ARM GAS  /tmp/ccPISa9a.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"system_stm32h7xx.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.SystemInit,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	SystemInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	SystemInit:
  27              	.LFB331:
  28              		.file 1 "./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c"
   1:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /**
   2:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   ******************************************************************************
   3:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @file    system_stm32h7xx.c
   4:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @author  MCD Application Team
   5:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
   7:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *   This file provides two functions and one global variable to be called from
   8:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *   user application:
   9:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *                      before branch to main program. This call is made inside
  11:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *                      the "startup_stm32h7xx.s" file.
  12:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
  13:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *                                  by the user application to setup the SysTick
  15:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *                                  timer or configure other parameters.
  16:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
  17:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *                                 be called whenever the core clock is changed
  19:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *                                 during program execution.
  20:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
  21:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
  22:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   ******************************************************************************
  23:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @attention
  24:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
  25:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  26:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * All rights reserved.</center></h2>
  27:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
  28:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  29:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * the "License"; You may not use this file except in compliance with the
  30:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * License. You may obtain a copy of the License at:
ARM GAS  /tmp/ccPISa9a.s 			page 2


  31:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  32:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
  33:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   ******************************************************************************
  34:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  35:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  36:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /** @addtogroup CMSIS
  37:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @{
  38:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  39:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  40:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /** @addtogroup stm32h7xx_system
  41:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @{
  42:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  43:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  44:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  45:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @{
  46:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  47:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  48:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #include "stm32h7xx_hal.h"
  49:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  50:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /**
  51:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @}
  52:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  53:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  54:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  55:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @{
  56:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  57:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  58:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /**
  59:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @}
  60:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  61:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  62:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  63:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @{
  64:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  65:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  66:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /************************* Miscellaneous Configuration ************************/
  67:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM mounted
  68:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****      on EVAL board as data memory  */
  69:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /*#define DATA_IN_ExtSRAM */
  70:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /*#define DATA_IN_ExtSDRAM*/
  71:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  72:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  73:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****      Internal SRAM. */
  74:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
  75:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #define VECT_TAB_OFFSET  0x00140000       /*!< Vector Table base offset field.
  76:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****                                       This value must be a multiple of 0x200. */
  77:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /******************************************************************************/
  78:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  79:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /**
  80:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @}
  81:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  82:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  83:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Macros
  84:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @{
  85:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  86:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  87:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /**
ARM GAS  /tmp/ccPISa9a.s 			page 3


  88:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @}
  89:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  90:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  91:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Variables
  92:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @{
  93:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
  94:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* This variable is updated in three ways:
  95:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
  96:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
  97:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
  98:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****          Note: If you use this function to configure the system clock; then there
  99:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 100:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****                variable is updated automatically.
 101:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
 102:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   uint32_t SystemCoreClock = 64000000;
 103:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   uint32_t SystemD2Clock = 64000000;
 104:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 105:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 106:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /**
 107:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @}
 108:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
 109:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 110:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 111:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @{
 112:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
 113:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 114:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   static void SystemInit_ExtMemCtl(void);
 115:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 116:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 117:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /**
 118:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @}
 119:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
 120:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 121:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 122:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @{
 123:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
 124:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 125:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /**
 126:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @brief  Setup the microcontroller system
 127:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         Initialize the FPU setting, vector table location and External memory
 128:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         configuration.
 129:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @param  None
 130:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @retval None
 131:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
 132:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** void SystemInit (void)
 133:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** {
  29              		.loc 1 133 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 134:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 135:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 136:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  34              		.loc 1 136 5 view .LVU1
  35              		.loc 1 136 16 is_stmt 0 view .LVU2
  36 0000 1A49     		ldr	r1, .L4
ARM GAS  /tmp/ccPISa9a.s 			page 4


 137:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   #endif
 138:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 139:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
 140:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****      detectable by the CPU after a WFI/WFE instruction.*/
 141:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****  SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 142:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 143:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #ifdef CORE_CM7
 144:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 145:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Set HSION bit */
 146:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->CR |= RCC_CR_HSION;
 147:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 148:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset CFGR register */
 149:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->CFGR = 0x00000000;
  37              		.loc 1 149 13 view .LVU3
  38 0002 0022     		movs	r2, #0
 146:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  39              		.loc 1 146 11 view .LVU4
  40 0004 1A4B     		ldr	r3, .L4+4
 150:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 151:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
 152:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->CR &= (uint32_t)0xEAF6ED7F;
  41              		.loc 1 152 11 view .LVU5
  42 0006 1B48     		ldr	r0, .L4+8
 133:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* FPU settings ------------------------------------------------------------*/
  43              		.loc 1 133 1 view .LVU6
  44 0008 F0B4     		push	{r4, r5, r6, r7}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 16
  47              		.cfi_offset 4, -16
  48              		.cfi_offset 5, -12
  49              		.cfi_offset 6, -8
  50              		.cfi_offset 7, -4
 136:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   #endif
  51              		.loc 1 136 16 view .LVU7
  52 000a D1F88840 		ldr	r4, [r1, #136]
 153:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 154:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset D1CFGR register */
 155:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->D1CFGR = 0x00000000;
 156:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 157:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset D2CFGR register */
 158:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->D2CFGR = 0x00000000;
 159:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 160:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset D3CFGR register */
 161:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->D3CFGR = 0x00000000;
 162:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 163:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLLCKSELR register */
 164:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->PLLCKSELR = 0x00000000;
 165:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 166:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLLCFGR register */
 167:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->PLLCFGR = 0x00000000;
 168:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 169:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->PLL1DIVR = 0x00000000;
 170:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
 171:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->PLL1FRACR = 0x00000000;
 172:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 173:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL2DIVR register */
 174:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->PLL2DIVR = 0x00000000;
ARM GAS  /tmp/ccPISa9a.s 			page 5


 175:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 176:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL2FRACR register */
 177:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 178:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->PLL2FRACR = 0x00000000;
 179:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 180:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->PLL3DIVR = 0x00000000;
 181:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 182:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL3FRACR register */
 183:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->PLL3FRACR = 0x00000000;
 184:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 185:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset HSEBYP bit */
 186:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 187:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 188:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Disable all interrupts */
 189:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   RCC->CIER = 0x00000000;
 190:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 191:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Enable CortexM7 HSEM EXTI line (line 78)*/
 192:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   EXTI_D2->EMR3 |= 0x4000;
 193:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 194:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 195:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *((__IO uint32_t*)0x51008108) = 0x00000001;
  53              		.loc 1 195 33 view .LVU8
  54 000e 0126     		movs	r6, #1
 192:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  55              		.loc 1 192 17 view .LVU9
  56 0010 194D     		ldr	r5, .L4+12
 136:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   #endif
  57              		.loc 1 136 16 view .LVU10
  58 0012 44F47004 		orr	r4, r4, #15728640
  59              		.loc 1 195 33 view .LVU11
  60 0016 194F     		ldr	r7, .L4+16
 136:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   #endif
  61              		.loc 1 136 16 view .LVU12
  62 0018 C1F88840 		str	r4, [r1, #136]
 141:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  63              		.loc 1 141 2 is_stmt 1 view .LVU13
 141:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  64              		.loc 1 141 11 is_stmt 0 view .LVU14
  65 001c 0C69     		ldr	r4, [r1, #16]
  66 001e 44F01004 		orr	r4, r4, #16
  67 0022 0C61     		str	r4, [r1, #16]
 146:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  68              		.loc 1 146 3 is_stmt 1 view .LVU15
 146:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  69              		.loc 1 146 11 is_stmt 0 view .LVU16
  70 0024 1C68     		ldr	r4, [r3]
  71 0026 3443     		orrs	r4, r4, r6
  72 0028 1C60     		str	r4, [r3]
 149:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  73              		.loc 1 149 3 is_stmt 1 view .LVU17
 149:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  74              		.loc 1 149 13 is_stmt 0 view .LVU18
  75 002a 1A61     		str	r2, [r3, #16]
 152:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  76              		.loc 1 152 3 is_stmt 1 view .LVU19
 152:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  77              		.loc 1 152 11 is_stmt 0 view .LVU20
ARM GAS  /tmp/ccPISa9a.s 			page 6


  78 002c 1C68     		ldr	r4, [r3]
  79 002e 2040     		ands	r0, r0, r4
 196:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 197:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 198:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /*
 199:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****    * Disable the FMC bank1 (enabled after reset).
 200:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****    * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 201:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****    * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 202:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****    */
 203:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   FMC_Bank1_R->BTCR[0] = 0x000030D2;
  80              		.loc 1 203 24 view .LVU21
  81 0030 43F2D204 		movw	r4, #12498
 152:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  82              		.loc 1 152 11 view .LVU22
  83 0034 1860     		str	r0, [r3]
 155:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  84              		.loc 1 155 3 is_stmt 1 view .LVU23
 155:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  85              		.loc 1 155 15 is_stmt 0 view .LVU24
  86 0036 9A61     		str	r2, [r3, #24]
 158:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  87              		.loc 1 158 3 is_stmt 1 view .LVU25
 158:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  88              		.loc 1 158 15 is_stmt 0 view .LVU26
  89 0038 DA61     		str	r2, [r3, #28]
 161:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  90              		.loc 1 161 3 is_stmt 1 view .LVU27
 161:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  91              		.loc 1 161 15 is_stmt 0 view .LVU28
  92 003a 1A62     		str	r2, [r3, #32]
 164:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  93              		.loc 1 164 3 is_stmt 1 view .LVU29
 164:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
  94              		.loc 1 164 18 is_stmt 0 view .LVU30
  95 003c 9A62     		str	r2, [r3, #40]
 167:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
  96              		.loc 1 167 3 is_stmt 1 view .LVU31
 167:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
  97              		.loc 1 167 16 is_stmt 0 view .LVU32
  98 003e DA62     		str	r2, [r3, #44]
 169:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
  99              		.loc 1 169 3 is_stmt 1 view .LVU33
 169:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
 100              		.loc 1 169 17 is_stmt 0 view .LVU34
 101 0040 1A63     		str	r2, [r3, #48]
 171:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 102              		.loc 1 171 3 is_stmt 1 view .LVU35
 171:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 103              		.loc 1 171 18 is_stmt 0 view .LVU36
 104 0042 5A63     		str	r2, [r3, #52]
 174:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 105              		.loc 1 174 3 is_stmt 1 view .LVU37
 174:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 106              		.loc 1 174 17 is_stmt 0 view .LVU38
 107 0044 9A63     		str	r2, [r3, #56]
 178:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 108              		.loc 1 178 3 is_stmt 1 view .LVU39
ARM GAS  /tmp/ccPISa9a.s 			page 7


 178:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 109              		.loc 1 178 18 is_stmt 0 view .LVU40
 110 0046 DA63     		str	r2, [r3, #60]
 180:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 111              		.loc 1 180 3 is_stmt 1 view .LVU41
 180:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 112              		.loc 1 180 17 is_stmt 0 view .LVU42
 113 0048 1A64     		str	r2, [r3, #64]
 183:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 114              		.loc 1 183 3 is_stmt 1 view .LVU43
 183:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 115              		.loc 1 183 18 is_stmt 0 view .LVU44
 116 004a 5A64     		str	r2, [r3, #68]
 186:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 117              		.loc 1 186 3 is_stmt 1 view .LVU45
 186:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 118              		.loc 1 186 11 is_stmt 0 view .LVU46
 119 004c 1868     		ldr	r0, [r3]
 120 004e 20F48020 		bic	r0, r0, #262144
 121 0052 1860     		str	r0, [r3]
 189:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 122              		.loc 1 189 3 is_stmt 1 view .LVU47
 189:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 123              		.loc 1 189 13 is_stmt 0 view .LVU48
 124 0054 1A66     		str	r2, [r3, #96]
 192:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 125              		.loc 1 192 3 is_stmt 1 view .LVU49
 192:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 126              		.loc 1 192 17 is_stmt 0 view .LVU50
 127 0056 6B6A     		ldr	r3, [r5, #36]
 128              		.loc 1 203 24 view .LVU51
 129 0058 0948     		ldr	r0, .L4+20
 192:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 130              		.loc 1 192 17 view .LVU52
 131 005a 43F48043 		orr	r3, r3, #16384
 204:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 205:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 206:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   SystemInit_ExtMemCtl();
 207:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 208:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 209:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #endif /* CORE_CM7*/
 210:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 211:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #ifdef CORE_CM4
 212:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 213:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 214:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #ifdef VECT_TAB_SRAM
 215:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 216:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #else
 217:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 218:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #endif
 219:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 220:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #else
 221:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #ifdef CORE_CM7
 222:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 223:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 224:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #ifdef VECT_TAB_SRAM
 225:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal SRAM
ARM GAS  /tmp/ccPISa9a.s 			page 8


 226:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #else
 227:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLAS
 132              		.loc 1 227 13 view .LVU53
 133 005e 094A     		ldr	r2, .L4+24
 192:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 134              		.loc 1 192 17 view .LVU54
 135 0060 6B62     		str	r3, [r5, #36]
 195:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 136              		.loc 1 195 3 is_stmt 1 view .LVU55
 195:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 137              		.loc 1 195 33 is_stmt 0 view .LVU56
 138 0062 3E60     		str	r6, [r7]
 203:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 139              		.loc 1 203 3 is_stmt 1 view .LVU57
 203:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 140              		.loc 1 203 24 is_stmt 0 view .LVU58
 141 0064 0460     		str	r4, [r0]
 142              		.loc 1 227 3 is_stmt 1 view .LVU59
 143              		.loc 1 227 13 is_stmt 0 view .LVU60
 144 0066 8A60     		str	r2, [r1, #8]
 228:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #endif
 229:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 230:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #else
 231:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #error Please #define CORE_CM4 or CORE_CM7
 232:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #endif
 233:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #endif
 234:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 235:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** }
 145              		.loc 1 235 1 view .LVU61
 146 0068 F0BC     		pop	{r4, r5, r6, r7}
 147              	.LCFI1:
 148              		.cfi_restore 7
 149              		.cfi_restore 6
 150              		.cfi_restore 5
 151              		.cfi_restore 4
 152              		.cfi_def_cfa_offset 0
 153 006a 7047     		bx	lr
 154              	.L5:
 155              		.align	2
 156              	.L4:
 157 006c 00ED00E0 		.word	-536810240
 158 0070 00440258 		.word	1476543488
 159 0074 7FEDF6EA 		.word	-352916097
 160 0078 C0000058 		.word	1476395200
 161 007c 08810051 		.word	1358987528
 162 0080 00400052 		.word	1375748096
 163 0084 00001408 		.word	135528448
 164              		.cfi_endproc
 165              	.LFE331:
 167              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 168              		.align	1
 169              		.p2align 2,,3
 170              		.global	SystemCoreClockUpdate
 171              		.syntax unified
 172              		.thumb
 173              		.thumb_func
 174              		.fpu fpv5-d16
ARM GAS  /tmp/ccPISa9a.s 			page 9


 176              	SystemCoreClockUpdate:
 177              	.LFB332:
 236:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 237:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** /**
 238:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 239:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         The SystemCoreClock variable contains the core clock , it can
 240:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 241:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         other parameters.
 242:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
 243:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @note   Each time the core clock changes, this function must be called
 244:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 245:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         based on this variable will be incorrect.
 246:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
 247:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @note   - The system frequency computed by this function is not the real
 248:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 249:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *           constant and the selected clock source:
 250:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
 251:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 252:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 253:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 254:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 255:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 256:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
 257:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 258:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 259:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *             in voltage and temperature.
 260:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 261:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *             64 MHz) but the real value may vary depending on the variations
 262:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *             in voltage and temperature.
 263:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
 264:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 265:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 266:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 267:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *              have wrong result.
 268:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *
 269:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *         - The result of this function could be not correct when using fractional
 270:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   *           value for HSE crystal.
 271:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @param  None
 272:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   * @retval None
 273:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   */
 274:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** void SystemCoreClockUpdate (void)
 275:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** {
 178              		.loc 1 275 1 is_stmt 1 view -0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              		@ link register save eliminated.
 276:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 183              		.loc 1 276 3 view .LVU63
 277:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   uint32_t common_system_clock;
 184              		.loc 1 277 3 view .LVU64
 278:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   float_t fracn1, pllvco;
 185              		.loc 1 278 3 view .LVU65
 279:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 280:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 281:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 282:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
ARM GAS  /tmp/ccPISa9a.s 			page 10


 186              		.loc 1 282 3 view .LVU66
 187              		.loc 1 282 14 is_stmt 0 view .LVU67
 188 0000 494A     		ldr	r2, .L22
 189 0002 1369     		ldr	r3, [r2, #16]
 190              		.loc 1 282 21 view .LVU68
 191 0004 03F03803 		and	r3, r3, #56
 192              		.loc 1 282 3 view .LVU69
 193 0008 102B     		cmp	r3, #16
 275:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 194              		.loc 1 275 1 view .LVU70
 195 000a 30B4     		push	{r4, r5}
 196              	.LCFI2:
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 4, -8
 199              		.cfi_offset 5, -4
 200              		.loc 1 282 3 view .LVU71
 201 000c 17D0     		beq	.L13
 202 000e 182B     		cmp	r3, #24
 203 0010 1ED0     		beq	.L8
 204 0012 B3B1     		cbz	r3, .L20
 283:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   {
 284:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 285:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 286:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
 287:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 288:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 289:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     common_system_clock = CSI_VALUE;
 205              		.loc 1 289 25 view .LVU72
 206 0014 454B     		ldr	r3, .L22+4
 207              	.L7:
 208              	.LVL0:
 290:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
 291:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 292:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 293:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     common_system_clock = HSE_VALUE;
 294:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
 295:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 296:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 297:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 298:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 299:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     SYSCLK = PLL_VCO / PLLR
 300:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     */
 301:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 302:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 303:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 304:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 305:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 306:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     if (pllm != 0U)
 307:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     {
 308:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       switch (pllsource)
 309:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       {
 310:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 311:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 312:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 314:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 315:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
ARM GAS  /tmp/ccPISa9a.s 			page 11


 316:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 317:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 318:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 319:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 320:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 321:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
 322:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 323:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 324:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 325:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       default:
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 327:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 328:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       }
 329:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 330:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 331:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     }
 332:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     else
 333:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     {
 334:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       common_system_clock = 0U;
 335:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     }
 336:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
 337:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 338:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   default:
 339:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     common_system_clock = CSI_VALUE;
 340:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
 341:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   }
 342:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 343:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 344:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 209              		.loc 1 344 3 is_stmt 1 view .LVU73
 210              		.loc 1 344 30 is_stmt 0 view .LVU74
 211 0016 444A     		ldr	r2, .L22
 212              		.loc 1 344 25 view .LVU75
 213 0018 4548     		ldr	r0, .L22+8
 214              		.loc 1 344 30 view .LVU76
 215 001a 9169     		ldr	r1, [r2, #24]
 216              	.LVL1:
 345:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 346:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 347:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 217              		.loc 1 347 3 is_stmt 1 view .LVU77
 348:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 349:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 350:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 218              		.loc 1 350 66 is_stmt 0 view .LVU78
 219 001c 9269     		ldr	r2, [r2, #24]
 344:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 220              		.loc 1 344 59 view .LVU79
 221 001e C1F30321 		ubfx	r1, r1, #8, #4
 222              	.LVL2:
 351:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 352:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 353:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   SystemCoreClock = SystemD2Clock;
 354:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #else
 355:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   SystemCoreClock = common_system_clock;
 223              		.loc 1 355 19 view .LVU80
 224 0022 444D     		ldr	r5, .L22+12
ARM GAS  /tmp/ccPISa9a.s 			page 12


 350:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 225              		.loc 1 350 93 view .LVU81
 226 0024 02F00F02 		and	r2, r2, #15
 350:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 227              		.loc 1 350 17 view .LVU82
 228 0028 434C     		ldr	r4, .L22+16
 344:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 229              		.loc 1 344 7 view .LVU83
 230 002a 415C     		ldrb	r1, [r0, r1]	@ zero_extendqisi2
 350:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 231              		.loc 1 350 118 view .LVU84
 232 002c 825C     		ldrb	r2, [r0, r2]	@ zero_extendqisi2
 347:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 233              		.loc 1 347 23 view .LVU85
 234 002e CB40     		lsrs	r3, r3, r1
 235              	.LVL3:
 350:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 236              		.loc 1 350 3 is_stmt 1 view .LVU86
 350:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 237              		.loc 1 350 118 is_stmt 0 view .LVU87
 238 0030 02F01F02 		and	r2, r2, #31
 239              		.loc 1 355 19 view .LVU88
 240 0034 2B60     		str	r3, [r5]
 350:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 241              		.loc 1 350 40 view .LVU89
 242 0036 D340     		lsrs	r3, r3, r2
 243              	.LVL4:
 350:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 244              		.loc 1 350 17 view .LVU90
 245 0038 2360     		str	r3, [r4]
 246              		.loc 1 355 3 is_stmt 1 view .LVU91
 356:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 357:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** }
 247              		.loc 1 357 1 is_stmt 0 view .LVU92
 248 003a 30BC     		pop	{r4, r5}
 249              	.LCFI3:
 250              		.cfi_remember_state
 251              		.cfi_restore 5
 252              		.cfi_restore 4
 253              		.cfi_def_cfa_offset 0
 254              		.loc 1 357 1 view .LVU93
 255 003c 7047     		bx	lr
 256              	.LVL5:
 257              	.L13:
 258              	.LCFI4:
 259              		.cfi_restore_state
 282:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****   {
 260              		.loc 1 282 3 view .LVU94
 261 003e 3F4B     		ldr	r3, .L22+20
 262 0040 E9E7     		b	.L7
 263              	.L20:
 285:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
 264              		.loc 1 285 5 is_stmt 1 view .LVU95
 285:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
 265              		.loc 1 285 57 is_stmt 0 view .LVU96
 266 0042 1368     		ldr	r3, [r2]
 285:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
ARM GAS  /tmp/ccPISa9a.s 			page 13


 267              		.loc 1 285 25 view .LVU97
 268 0044 3E4A     		ldr	r2, .L22+24
 285:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
 269              		.loc 1 285 78 view .LVU98
 270 0046 C3F3C103 		ubfx	r3, r3, #3, #2
 285:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     break;
 271              		.loc 1 285 25 view .LVU99
 272 004a 22FA03F3 		lsr	r3, r2, r3
 273              	.LVL6:
 286:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 274              		.loc 1 286 5 is_stmt 1 view .LVU100
 275 004e E2E7     		b	.L7
 276              	.LVL7:
 277              	.L8:
 301:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 278              		.loc 1 301 5 view .LVU101
 301:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 279              		.loc 1 301 21 is_stmt 0 view .LVU102
 280 0050 906A     		ldr	r0, [r2, #40]
 281              	.LVL8:
 302:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 282              		.loc 1 302 5 is_stmt 1 view .LVU103
 302:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 283              		.loc 1 302 17 is_stmt 0 view .LVU104
 284 0052 946A     		ldr	r4, [r2, #40]
 303:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 285              		.loc 1 303 22 view .LVU105
 286 0054 D16A     		ldr	r1, [r2, #44]
 306:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     {
 287              		.loc 1 306 8 view .LVU106
 288 0056 14F47C7F 		tst	r4, #1008
 302:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 289              		.loc 1 302 10 view .LVU107
 290 005a C4F30513 		ubfx	r3, r4, #4, #6
 291              	.LVL9:
 303:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 292              		.loc 1 303 5 is_stmt 1 view .LVU108
 304:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 293              		.loc 1 304 5 view .LVU109
 304:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 294              		.loc 1 304 50 is_stmt 0 view .LVU110
 295 005e 556B     		ldr	r5, [r2, #52]
 296              	.LVL10:
 306:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     {
 297              		.loc 1 306 5 is_stmt 1 view .LVU111
 306:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     {
 298              		.loc 1 306 8 is_stmt 0 view .LVU112
 299 0060 D9D0     		beq	.L7
 304:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 300              		.loc 1 304 85 view .LVU113
 301 0062 C5F3CC05 		ubfx	r5, r5, #3, #13
 302              	.LVL11:
 303:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 303              		.loc 1 303 15 view .LVU114
 304 0066 01F00101 		and	r1, r1, #1
 305              	.LVL12:
 301:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
ARM GAS  /tmp/ccPISa9a.s 			page 14


 306              		.loc 1 301 15 view .LVU115
 307 006a 00F00300 		and	r0, r0, #3
 308              	.LVL13:
 304:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 309              		.loc 1 304 23 view .LVU116
 310 006e 01FB05F1 		mul	r1, r1, r5
 311              	.LVL14:
 304:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 312              		.loc 1 304 23 view .LVU117
 313 0072 0128     		cmp	r0, #1
 304:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 314              		.loc 1 304 12 view .LVU118
 315 0074 07EE901A 		vmov	s15, r1	@ int
 316 0078 F8EEE77A 		vcvt.f32.s32	s15, s15
 308:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       {
 317              		.loc 1 308 7 is_stmt 1 view .LVU119
 318 007c 02D0     		beq	.L11
 319 007e 0228     		cmp	r0, #2
 320 0080 29D0     		beq	.L10
 321 0082 78B3     		cbz	r0, .L21
 322              	.L11:
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 323              		.loc 1 326 11 view .LVU120
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 324              		.loc 1 326 42 is_stmt 0 view .LVU121
 325 0084 07EE103A 		vmov	s14, r3	@ int
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 326              		.loc 1 326 40 view .LVU122
 327 0088 9FED2E5A 		vldr.32	s10, .L22+28
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 328              		.loc 1 326 42 view .LVU123
 329 008c F8EEC76A 		vcvt.f32.s32	s13, s14
 330              	.L19:
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 331              		.loc 1 326 83 view .LVU124
 332 0090 136B     		ldr	r3, [r2, #48]
 333              	.LVL15:
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 334              		.loc 1 326 40 view .LVU125
 335 0092 85EE267A 		vdiv.f32	s14, s10, s13
 336              	.LVL16:
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 337              		.loc 1 326 113 view .LVU126
 338 0096 DFED2C5A 		vldr.32	s11, .L22+32
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 339              		.loc 1 326 69 view .LVU127
 340 009a C3F30803 		ubfx	r3, r3, #0, #9
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 341              		.loc 1 326 60 view .LVU128
 342 009e 06EE903A 		vmov	s13, r3	@ int
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 343              		.loc 1 326 140 view .LVU129
 344 00a2 B7EE006A 		vmov.f32	s12, #1.0e+0
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 345              		.loc 1 326 60 view .LVU130
 346 00a6 F8EEE66A 		vcvt.f32.s32	s13, s13
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
ARM GAS  /tmp/ccPISa9a.s 			page 15


 347              		.loc 1 326 113 view .LVU131
 348 00aa E7EEA56A 		vfma.f32	s13, s15, s11
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 349              		.loc 1 326 140 view .LVU132
 350 00ae 76EE867A 		vadd.f32	s15, s13, s12
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 351              		.loc 1 326 18 view .LVU133
 352 00b2 27EE277A 		vmul.f32	s14, s14, s15
 353              	.LVL17:
 327:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       }
 354              		.loc 1 327 9 is_stmt 1 view .LVU134
 355              	.L12:
 329:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 356              		.loc 1 329 7 view .LVU135
 329:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 357              		.loc 1 329 20 is_stmt 0 view .LVU136
 358 00b6 1C4B     		ldr	r3, .L22
 359 00b8 1B6B     		ldr	r3, [r3, #48]
 360              	.LVL18:
 330:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     }
 361              		.loc 1 330 7 is_stmt 1 view .LVU137
 329:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 362              		.loc 1 329 50 is_stmt 0 view .LVU138
 363 00ba C3F34623 		ubfx	r3, r3, #9, #7
 364              	.LVL19:
 329:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 365              		.loc 1 329 12 view .LVU139
 366 00be 0133     		adds	r3, r3, #1
 330:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     }
 367              		.loc 1 330 57 view .LVU140
 368 00c0 07EE903A 		vmov	s15, r3	@ int
 369 00c4 F8EEE77A 		vcvt.f32.s32	s15, s15
 330:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     }
 370              		.loc 1 330 40 view .LVU141
 371 00c8 C7EE276A 		vdiv.f32	s13, s14, s15
 330:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     }
 372              		.loc 1 330 27 view .LVU142
 373 00cc FCEEE67A 		vcvt.u32.f32	s15, s13
 374 00d0 17EE903A 		vmov	r3, s15	@ int
 375              	.LVL20:
 330:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****     }
 376              		.loc 1 330 27 view .LVU143
 377 00d4 9FE7     		b	.L7
 378              	.LVL21:
 379              	.L10:
 322:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 380              		.loc 1 322 11 is_stmt 1 view .LVU144
 322:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 381              		.loc 1 322 42 is_stmt 0 view .LVU145
 382 00d6 07EE103A 		vmov	s14, r3	@ int
 322:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 383              		.loc 1 322 40 view .LVU146
 384 00da 9FED1C5A 		vldr.32	s10, .L22+36
 322:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         break;
 385              		.loc 1 322 42 view .LVU147
 386 00de F8EEC76A 		vcvt.f32.s32	s13, s14
 387 00e2 D5E7     		b	.L19
ARM GAS  /tmp/ccPISa9a.s 			page 16


 388              	.L21:
 312:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 389              		.loc 1 312 9 is_stmt 1 view .LVU148
 312:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 390              		.loc 1 312 39 is_stmt 0 view .LVU149
 391 00e4 1068     		ldr	r0, [r2]
 392              	.LVL22:
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 393              		.loc 1 313 9 is_stmt 1 view .LVU150
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 394              		.loc 1 313 40 is_stmt 0 view .LVU151
 395 00e6 07EE103A 		vmov	s14, r3	@ int
 312:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 396              		.loc 1 312 18 view .LVU152
 397 00ea 1549     		ldr	r1, .L22+24
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 398              		.loc 1 313 138 view .LVU153
 399 00ec F7EE005A 		vmov.f32	s11, #1.0e+0
 312:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 400              		.loc 1 312 60 view .LVU154
 401 00f0 C0F3C100 		ubfx	r0, r0, #3, #2
 402              	.LVL23:
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 403              		.loc 1 313 40 view .LVU155
 404 00f4 F8EEC74A 		vcvt.f32.s32	s9, s14
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 405              		.loc 1 313 81 view .LVU156
 406 00f8 136B     		ldr	r3, [r2, #48]
 407              	.LVL24:
 312:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 408              		.loc 1 312 18 view .LVU157
 409 00fa C140     		lsrs	r1, r1, r0
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 410              		.loc 1 313 111 view .LVU158
 411 00fc 9FED125A 		vldr.32	s10, .L22+32
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 412              		.loc 1 313 67 view .LVU159
 413 0100 C3F30803 		ubfx	r3, r3, #0, #9
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 414              		.loc 1 313 20 view .LVU160
 415 0104 06EE901A 		vmov	s13, r1	@ int
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 416              		.loc 1 313 67 view .LVU161
 417 0108 07EE103A 		vmov	s14, r3	@ int
 418              	.LVL25:
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 419              		.loc 1 313 20 view .LVU162
 420 010c F8EEE66A 		vcvt.f32.s32	s13, s13
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 421              		.loc 1 313 58 view .LVU163
 422 0110 B8EEC77A 		vcvt.f32.s32	s14, s14
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 423              		.loc 1 313 38 view .LVU164
 424 0114 86EEA46A 		vdiv.f32	s12, s13, s9
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 425              		.loc 1 313 111 view .LVU165
 426 0118 A7EE857A 		vfma.f32	s14, s15, s10
ARM GAS  /tmp/ccPISa9a.s 			page 17


 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 427              		.loc 1 313 138 view .LVU166
 428 011c 37EE257A 		vadd.f32	s14, s14, s11
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 429              		.loc 1 313 16 view .LVU167
 430 0120 27EE067A 		vmul.f32	s14, s14, s12
 431              	.LVL26:
 315:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx.c **** 
 432              		.loc 1 315 9 is_stmt 1 view .LVU168
 433 0124 C7E7     		b	.L12
 434              	.L23:
 435 0126 00BF     		.align	2
 436              	.L22:
 437 0128 00440258 		.word	1476543488
 438 012c 00093D00 		.word	4000000
 439 0130 00000000 		.word	.LANCHOR0
 440 0134 00000000 		.word	.LANCHOR2
 441 0138 00000000 		.word	.LANCHOR1
 442 013c 40787D01 		.word	25000000
 443 0140 0090D003 		.word	64000000
 444 0144 0024744A 		.word	1249125376
 445 0148 00000039 		.word	956301312
 446 014c 20BCBE4B 		.word	1270791200
 447              		.cfi_endproc
 448              	.LFE332:
 450              		.global	D1CorePrescTable
 451              		.global	SystemD2Clock
 452              		.global	SystemCoreClock
 453              		.section	.data.SystemCoreClock,"aw"
 454              		.align	2
 455              		.set	.LANCHOR2,. + 0
 458              	SystemCoreClock:
 459 0000 0090D003 		.word	64000000
 460              		.section	.data.SystemD2Clock,"aw"
 461              		.align	2
 462              		.set	.LANCHOR1,. + 0
 465              	SystemD2Clock:
 466 0000 0090D003 		.word	64000000
 467              		.section	.rodata.D1CorePrescTable,"a"
 468              		.align	2
 469              		.set	.LANCHOR0,. + 0
 472              	D1CorePrescTable:
 473 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 473      01020304 
 473      01020304 
 473      06
 474 000d 070809   		.ascii	"\007\010\011"
 475              		.text
 476              	.Letext0:
 477              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 478              		.file 3 "./Libraries/CMSIS/Core/Include/core_cm7.h"
 479              		.file 4 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 480              		.file 5 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
 481              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 482              		.file 7 "/usr/include/newlib/sys/_types.h"
 483              		.file 8 "/usr/include/newlib/sys/reent.h"
 484              		.file 9 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccPISa9a.s 			page 18


 485              		.file 10 "/usr/include/newlib/math.h"
 486              		.file 11 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 487              		.file 12 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 488              		.file 13 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 489              		.file 14 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccPISa9a.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32h7xx.c
     /tmp/ccPISa9a.s:17     .text.SystemInit:0000000000000000 $t
     /tmp/ccPISa9a.s:26     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccPISa9a.s:157    .text.SystemInit:000000000000006c $d
     /tmp/ccPISa9a.s:168    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccPISa9a.s:176    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccPISa9a.s:437    .text.SystemCoreClockUpdate:0000000000000128 $d
     /tmp/ccPISa9a.s:472    .rodata.D1CorePrescTable:0000000000000000 D1CorePrescTable
     /tmp/ccPISa9a.s:465    .data.SystemD2Clock:0000000000000000 SystemD2Clock
     /tmp/ccPISa9a.s:458    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccPISa9a.s:454    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccPISa9a.s:461    .data.SystemD2Clock:0000000000000000 $d
     /tmp/ccPISa9a.s:468    .rodata.D1CorePrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
