Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: CPU_R_M.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU_R_M.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU_R_M"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CPU_R_M
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\ipcore_dir\Inst_ROM_64x32bit_C.v" into library work
Parsing module <Inst_ROM_64x32bit_C>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\Inst_ROM_64x32bit_M.v" into library work
Parsing module <Inst_ROM_64x32bit_M>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\RegisterFile_32x32bit_M.v" into library work
Parsing module <RegisterFile_32x32bit_M>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\MultifunctionalALU_32bit_M.v" into library work
Parsing module <MultifunctionalALU_32bit_M>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\Fetch_Inst_M.v" into library work
Parsing module <Fetch_Inst_M>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\DecodingController_M.v" into library work
Parsing module <DecodingController_M>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\CPU_R_M.v" into library work
Parsing module <CPU_R_M>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU_R_M>.

Elaborating module <DecodingController_M>.

Elaborating module <Fetch_Inst_M>.

Elaborating module <Inst_ROM_64x32bit_M>.

Elaborating module <Inst_ROM_64x32bit_C>.
WARNING:HDLCompiler:1499 - "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\ipcore_dir\Inst_ROM_64x32bit_C.v" Line 39: Empty module <Inst_ROM_64x32bit_C> remains a black box.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\CPU_R_M.v" Line 51: Assignment to shamt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\CPU_R_M.v" Line 54: Assignment to address ignored, since the identifier is never used

Elaborating module <MultifunctionalALU_32bit_M>.

Elaborating module <RegisterFile_32x32bit_M>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU_R_M>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\CPU_R_M.v".
INFO:Xst:3210 - "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\CPU_R_M.v" line 44: Output port <shamt> of the instance <Fetch_Inst_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\CPU_R_M.v" line 44: Output port <address> of the instance <Fetch_Inst_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CPU_R_M> synthesized.

Synthesizing Unit <DecodingController_M>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\DecodingController_M.v".
    Found 64x3-bit Read Only RAM for signal <ALU_OP>
    Summary:
	inferred   1 RAM(s).
Unit <DecodingController_M> synthesized.

Synthesizing Unit <Fetch_Inst_M>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\Fetch_Inst_M.v".
    Found 6-bit register for signal <PC>.
    Found 6-bit adder for signal <PC_new<5:0>> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <Fetch_Inst_M> synthesized.

Synthesizing Unit <Inst_ROM_64x32bit_M>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\Inst_ROM_64x32bit_M.v".
    Summary:
	no macro.
Unit <Inst_ROM_64x32bit_M> synthesized.

Synthesizing Unit <MultifunctionalALU_32bit_M>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\MultifunctionalALU_32bit_M.v".
    Found 33-bit subtractor for signal <F_SUB> created at line 32.
    Found 33-bit adder for signal <n0049> created at line 31.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_15_OUT> created at line 41
    Found 32-bit 8-to-1 multiplexer for signal <F> created at line 26.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_15_o> created at line 40
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <MultifunctionalALU_32bit_M> synthesized.

Synthesizing Unit <RegisterFile_32x32bit_M>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_08_CPU_R\RegisterFile_32x32bit_M.v".
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 42.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 43.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <RegisterFile_32x32bit_M> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x3-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 6-bit adder                                           : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 6-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Inst_ROM_64x32bit_C.ngc>.
Loading core <Inst_ROM_64x32bit_C> for timing and area information for instance <Inst_ROM_64x32bit_IC>.

Synthesizing (advanced) Unit <DecodingController_M>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ALU_OP> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <func>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ALU_OP>        |          |
    -----------------------------------------------------------------------
Unit <DecodingController_M> synthesized (advanced).

Synthesizing (advanced) Unit <Fetch_Inst_M>.
The following registers are absorbed into counter <PC>: 1 register on signal <PC>.
Unit <Fetch_Inst_M> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x3-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 36
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU_R_M> ...

Optimizing unit <RegisterFile_32x32bit_M> ...

Optimizing unit <MultifunctionalALU_32bit_M> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU_R_M, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1030
 Flip-Flops                                            : 1030

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU_R_M.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2266
#      GND                         : 2
#      INV                         : 2
#      LUT2                        : 67
#      LUT3                        : 1045
#      LUT4                        : 43
#      LUT5                        : 73
#      LUT6                        : 815
#      MUXCY                       : 82
#      MUXF7                       : 71
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 1050
#      FD                          : 20
#      FDC                         : 6
#      FDCE                        : 1024
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 162
#      IBUF                        : 1
#      OBUF                        : 161

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1050  out of  126800     0%  
 Number of Slice LUTs:                 2045  out of  63400     3%  
    Number used as Logic:              2045  out of  63400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2060
   Number with an unused Flip Flop:    1010  out of   2060    49%  
   Number with an unused LUT:            15  out of   2060     0%  
   Number of fully used LUT-FF pairs:  1035  out of   2060    50%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         163
 Number of bonded IOBs:                 163  out of    210    77%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1050  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.589ns (Maximum Frequency: 94.438MHz)
   Minimum input arrival time before clock: 0.824ns
   Maximum output required time after clock: 7.339ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.589ns (frequency: 94.438MHz)
  Total number of paths / destination ports: 10413096 / 1050
-------------------------------------------------------------------------
Delay:               5.294ns (Levels of Logic = 10)
  Source:            Fetch_Inst_I/Inst_ROM_64x32bit_I/Inst_ROM_64x32bit_IC/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_21 (FF)
  Destination:       RegisterFile_32x32bit_I/REG_Files_31_992 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: Fetch_Inst_I/Inst_ROM_64x32bit_I/Inst_ROM_64x32bit_IC/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_21 to RegisterFile_32x32bit_I/REG_Files_31_992
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             258   0.361   0.521  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_21 (qspo<21>)
     end scope: 'Fetch_Inst_I/Inst_ROM_64x32bit_I/Inst_ROM_64x32bit_IC:qspo<21>'
     LUT6:I4->O            1   0.097   0.556  RegisterFile_32x32bit_I/Mmux_R_Data_A_849 (RegisterFile_32x32bit_I/Mmux_R_Data_A_849)
     LUT6:I2->O            1   0.097   0.000  RegisterFile_32x32bit_I/Mmux_R_Data_A_316 (RegisterFile_32x32bit_I/Mmux_R_Data_A_316)
     MUXF7:I1->O           7   0.279   0.711  RegisterFile_32x32bit_I/Mmux_R_Data_A_2_f7_15 (R_Data_A_24_OBUF)
     LUT5:I0->O            3   0.097   0.566  MultifunctionalALU_32bit_I/out6 (MultifunctionalALU_32bit_I/out5)
     LUT6:I2->O            9   0.097   0.332  MultifunctionalALU_32bit_I/out7 (MultifunctionalALU_32bit_I/_n0051)
     LUT6:I5->O            1   0.097   0.000  MultifunctionalALU_32bit_I/Mmux_F_3_lut1 (MultifunctionalALU_32bit_I/Mmux_F_3_lut1)
     MUXCY:S->O            1   0.583   0.295  MultifunctionalALU_32bit_I/Mmux_F_3_cy1 (MultifunctionalALU_32bit_I/Mmux_F_3)
     LUT3:I2->O           34   0.097   0.402  MultifunctionalALU_32bit_I/Mmux_F_2_f71 (W_Data_0_OBUF)
     LUT3:I2->O            1   0.097   0.000  RegisterFile_32x32bit_I/Mmux_REG_Files[0][31]_W_Data[31]_mux_32_OUT110 (RegisterFile_32x32bit_I/REG_Files[0][31]_W_Data[31]_mux_32_OUT<0>)
     FDCE:D                    0.008          RegisterFile_32x32bit_I/REG_Files_31_992
    ----------------------------------------
    Total                      5.294ns (1.910ns logic, 3.384ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1030 / 1030
-------------------------------------------------------------------------
Offset:              0.824ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       Fetch_Inst_I/PC_0 (FF)
  Destination Clock: clk rising

  Data Path: Reset to Fetch_Inst_I/PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1030   0.001   0.474  Reset_IBUF (Reset_IBUF)
     FDC:CLR                   0.349          Fetch_Inst_I/PC_0
    ----------------------------------------
    Total                      0.824ns (0.350ns logic, 0.474ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 678363 / 141
-------------------------------------------------------------------------
Offset:              7.339ns (Levels of Logic = 22)
  Source:            RegisterFile_32x32bit_I/REG_Files_31_224 (FF)
  Destination:       ZF (PAD)
  Source Clock:      clk falling

  Data Path: RegisterFile_32x32bit_I/REG_Files_31_224 to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.703  RegisterFile_32x32bit_I/REG_Files_31_224 (RegisterFile_32x32bit_I/REG_Files_31_224)
     LUT6:I0->O            1   0.097   0.556  RegisterFile_32x32bit_I/Mmux_R_Data_B_81 (RegisterFile_32x32bit_I/Mmux_R_Data_B_81)
     LUT6:I2->O            1   0.097   0.000  RegisterFile_32x32bit_I/Mmux_R_Data_B_3 (RegisterFile_32x32bit_I/Mmux_R_Data_B_3)
     MUXF7:I1->O          16   0.279   0.448  RegisterFile_32x32bit_I/Mmux_R_Data_B_2_f7 (R_Data_B_0_OBUF)
     LUT2:I0->O            1   0.097   0.000  MultifunctionalALU_32bit_I/Madd_n0049_lut<0>1 (MultifunctionalALU_32bit_I/Madd_n0049_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<0> (MultifunctionalALU_32bit_I/Madd_n0049_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<1> (MultifunctionalALU_32bit_I/Madd_n0049_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<2> (MultifunctionalALU_32bit_I/Madd_n0049_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<3> (MultifunctionalALU_32bit_I/Madd_n0049_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<4> (MultifunctionalALU_32bit_I/Madd_n0049_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<5> (MultifunctionalALU_32bit_I/Madd_n0049_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<6> (MultifunctionalALU_32bit_I/Madd_n0049_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<7> (MultifunctionalALU_32bit_I/Madd_n0049_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<8> (MultifunctionalALU_32bit_I/Madd_n0049_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<9> (MultifunctionalALU_32bit_I/Madd_n0049_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Madd_n0049_cy<10> (MultifunctionalALU_32bit_I/Madd_n0049_cy<10>)
     XORCY:CI->O           3   0.370   0.305  MultifunctionalALU_32bit_I/Madd_n0049_xor<11> (MultifunctionalALU_32bit_I/n0049<11>)
     LUT6:I5->O            1   0.097   0.511  MultifunctionalALU_32bit_I/Mmux_F21_SW2 (N52)
     LUT6:I3->O           34   0.097   0.800  MultifunctionalALU_32bit_I/Mmux_F22 (W_Data_11_OBUF)
     LUT6:I0->O            1   0.097   0.683  MultifunctionalALU_32bit_I/ZF<31>1 (MultifunctionalALU_32bit_I/ZF<31>)
     LUT6:I1->O            1   0.097   0.683  MultifunctionalALU_32bit_I/ZF<31>2 (MultifunctionalALU_32bit_I/ZF<31>1)
     LUT6:I1->O            1   0.097   0.279  MultifunctionalALU_32bit_I/ZF<31>7 (ZF_OBUF)
     OBUF:I->O                 0.000          ZF_OBUF (ZF)
    ----------------------------------------
    Total                      7.339ns (2.369ns logic, 4.970ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.255|         |    5.477|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.38 secs
 
--> 

Total memory usage is 4646156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

