0.6
2016.4
Jan 23 2017
19:37:30
D:/ECE 440/project2/project2.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/ECE 440/project2/project2.srcs/sim_1/new/tb.sv,1580432718,systemVerilog,,,,tb,,,,,,,,
D:/ECE 440/project2/project2.srcs/sources_1/new/dp.sv,1580341156,systemVerilog,,,,dp,,,,,,,,
D:/ECE 440/project2/project2.srcs/sources_1/new/fsm.sv,1580424658,systemVerilog,,,,fsm,,,,,,,,
D:/ECE 440/project2/project2.srcs/sources_1/new/gcd_core.sv,1580338132,systemVerilog,,,,gcd_core,,,,,,,,
