Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jun 25 12:19:28 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RS232dmaramtop_timing_summary_routed.rpt -rpx RS232dmaramtop_timing_summary_routed.rpx
| Design       : RS232dmaramtop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: DMA_ACK (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_envio_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_envio_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_recepcion_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_recepcion_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/ACK_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/Transmitter/estado_a_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/Transmitter/estado_a_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2145 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.889        0.000                      0                 2207        0.016        0.000                      0                 2207        3.000        0.000                       0                  2151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen    {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen_1  {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_Clk_Gen         37.889        0.000                      0                 2207        0.119        0.000                      0                 2207       24.500        0.000                       0                  2147  
  clkfbout_Clk_Gen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Clk_Gen_1       37.892        0.000                      0                 2207        0.119        0.000                      0                 2207       24.500        0.000                       0                  2147  
  clkfbout_Clk_Gen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Clk_Gen_1  clk_out1_Clk_Gen         37.889        0.000                      0                 2207        0.016        0.000                      0                 2207  
clk_out1_Clk_Gen    clk_out1_Clk_Gen_1       37.889        0.000                      0                 2207        0.016        0.000                      0                 2207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       37.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][0]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][0]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][2]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][2]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][4]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][4]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][6]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][6]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.629ns  (logic 0.952ns (8.186%)  route 10.677ns (91.814%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.232    10.968    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X43Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X43Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][7]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X43Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][7]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[144][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.482ns  (logic 0.952ns (8.291%)  route 10.530ns (91.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         6.571     9.057    bloqueDMA/write_en
    SLICE_X41Y180        LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  bloqueDMA/contents_ram[144][7]_i_1/O
                         net (fo=8, routed)           1.640    10.821    bloqueRAM/FSM_onehot_estado_a_reg[6]_118[0]
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.654    48.634    bloqueRAM/CLK
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][4]/C
                         clock pessimism              0.569    49.202    
                         clock uncertainty           -0.103    49.099    
    SLICE_X46Y174        FDRE (Setup_fdre_C_CE)      -0.169    48.930    bloqueRAM/contents_ram_reg[144][4]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[144][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.482ns  (logic 0.952ns (8.291%)  route 10.530ns (91.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         6.571     9.057    bloqueDMA/write_en
    SLICE_X41Y180        LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  bloqueDMA/contents_ram[144][7]_i_1/O
                         net (fo=8, routed)           1.640    10.821    bloqueRAM/FSM_onehot_estado_a_reg[6]_118[0]
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.654    48.634    bloqueRAM/CLK
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][7]/C
                         clock pessimism              0.569    49.202    
                         clock uncertainty           -0.103    49.099    
    SLICE_X46Y174        FDRE (Setup_fdre_C_CE)      -0.169    48.930    bloqueRAM/contents_ram_reg[144][7]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.111ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[151][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.479ns  (logic 0.952ns (8.293%)  route 10.527ns (91.707%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 48.632 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.120     9.606    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  bloqueDMA/contents_ram[151][7]_i_1/O
                         net (fo=8, routed)           1.087    10.818    bloqueRAM/FSM_onehot_estado_a_reg[6]_111[0]
    SLICE_X50Y175        FDRE                                         r  bloqueRAM/contents_ram_reg[151][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.652    48.632    bloqueRAM/CLK
    SLICE_X50Y175        FDRE                                         r  bloqueRAM/contents_ram_reg[151][6]/C
                         clock pessimism              0.569    49.200    
                         clock uncertainty           -0.103    49.097    
    SLICE_X50Y175        FDRE (Setup_fdre_C_CE)      -0.169    48.928    bloqueRAM/contents_ram_reg[151][6]
  -------------------------------------------------------------------
                         required time                         48.928    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                 38.111    

Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[156][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 0.952ns (8.326%)  route 10.482ns (91.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.148     9.634    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.758 r  bloqueDMA/contents_ram[156][7]_i_1/O
                         net (fo=8, routed)           1.014    10.772    bloqueRAM/FSM_onehot_estado_a_reg[6]_106[0]
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.657    48.637    bloqueRAM/CLK
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][0]/C
                         clock pessimism              0.569    49.205    
                         clock uncertainty           -0.103    49.102    
    SLICE_X46Y177        FDRE (Setup_fdre_C_CE)      -0.169    48.933    bloqueRAM/contents_ram_reg[156][0]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 38.161    

Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[156][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 0.952ns (8.326%)  route 10.482ns (91.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.148     9.634    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.758 r  bloqueDMA/contents_ram[156][7]_i_1/O
                         net (fo=8, routed)           1.014    10.772    bloqueRAM/FSM_onehot_estado_a_reg[6]_106[0]
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.657    48.637    bloqueRAM/CLK
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][2]/C
                         clock pessimism              0.569    49.205    
                         clock uncertainty           -0.103    49.102    
    SLICE_X46Y177        FDRE (Setup_fdre_C_CE)      -0.169    48.933    bloqueRAM/contents_ram_reg[156][2]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 38.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.642%)  route 0.166ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.644    -0.520    bloqueRS232/Shift/CLK
    SLICE_X8Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  bloqueRS232/Shift/Q_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.189    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.960    -0.713    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.463    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.308    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.645    -0.519    bloqueRS232/Shift/CLK
    SLICE_X9Y182         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  bloqueRS232/Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.268    bloqueRS232/Shift/shift_reg[0]
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.917    -0.756    bloqueRS232/Shift/CLK
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X9Y181         FDCE (Hold_fdce_C_D)         0.070    -0.436    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.645%)  route 0.221ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.644    -0.520    bloqueRS232/Shift/CLK
    SLICE_X8Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  bloqueRS232/Shift/Q_reg[6]/Q
                         net (fo=1, routed)           0.221    -0.135    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.960    -0.713    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.463    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.308    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.645    -0.519    bloqueRS232/Shift/CLK
    SLICE_X9Y182         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.257    bloqueRS232/Shift/shift_reg[3]
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.917    -0.756    bloqueRS232/Shift/CLK
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X9Y181         FDCE (Hold_fdce_C_D)         0.072    -0.434    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bloqueRS232/Receiver/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Receiver/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.674    -0.490    bloqueRS232/Receiver/CLK
    SLICE_X7Y183         FDCE                                         r  bloqueRS232/Receiver/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  bloqueRS232/Receiver/estado_a_reg[0]/Q
                         net (fo=18, routed)          0.133    -0.216    bloqueRS232/Receiver/estado_a[0]
    SLICE_X6Y183         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  bloqueRS232/Receiver/data_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    bloqueRS232/Receiver/data_siguiente[3]
    SLICE_X6Y183         FDCE                                         r  bloqueRS232/Receiver/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.949    -0.724    bloqueRS232/Receiver/CLK
    SLICE_X6Y183         FDCE                                         r  bloqueRS232/Receiver/data_count_reg[3]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X6Y183         FDCE (Hold_fdce_C_D)         0.120    -0.357    bloqueRS232/Receiver/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.720%)  route 0.295ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y180        FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.295    -0.062    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.962    -0.711    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    -0.440    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.257    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.164ns (64.768%)  route 0.089ns (35.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.089    -0.268    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.236    -0.521    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.053    -0.468    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.806%)  route 0.101ns (38.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDSE (Prop_fdse_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.101    -0.255    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[0]
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.236    -0.521    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.060    -0.461    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.241    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[2]
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.236    -0.521    
    SLICE_X9Y180         FDRE (Hold_fdre_C_D)         0.066    -0.455    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bloqueRS232/Transmitter/pulse_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.674    -0.490    bloqueRS232/Transmitter/clk_out1
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  bloqueRS232/Transmitter/pulse_width_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.199    bloqueRS232/Transmitter/pulse_width[5]
    SLICE_X2Y182         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  bloqueRS232/Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    bloqueRS232/Transmitter/pulse_siguiente[5]
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.949    -0.724    bloqueRS232/Transmitter/clk_out1
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.234    -0.490    
    SLICE_X2Y182         FDCE (Hold_fdce_C_D)         0.121    -0.369    bloqueRS232/Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y72     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y72     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   bloqueRS232/Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y175    bloqueRAM/contents_ram_reg[10][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y175    bloqueRAM/contents_ram_reg[10][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X33Y177    bloqueRAM/contents_ram_reg[10][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X33Y177    bloqueRAM/contents_ram_reg[10][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y173    bloqueRAM/contents_ram_reg[132][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y173    bloqueRAM/contents_ram_reg[132][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y174    bloqueRAM/contents_ram_reg[133][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y174    bloqueRAM/contents_ram_reg[133][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y174    bloqueRAM/contents_ram_reg[133][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y174    bloqueRAM/contents_ram_reg[133][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y175    bloqueRAM/contents_ram_reg[10][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y175    bloqueRAM/contents_ram_reg[10][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X33Y177    bloqueRAM/contents_ram_reg[10][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y199    bloqueRAM/contents_ram_reg[110][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y199    bloqueRAM/contents_ram_reg[110][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y199    bloqueRAM/contents_ram_reg[110][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y199    bloqueRAM/contents_ram_reg[110][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y199    bloqueRAM/contents_ram_reg[110][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y199    bloqueRAM/contents_ram_reg[110][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y199    bloqueRAM/contents_ram_reg[110][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen
  To Clock:  clkfbout_Clk_Gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   bloqueRS232/Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen_1
  To Clock:  clk_out1_Clk_Gen_1

Setup :            0  Failing Endpoints,  Worst Slack       37.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.892ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][0]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.100    49.105    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.900    bloqueRAM/contents_ram_reg[153][0]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.892    

Slack (MET) :             37.892ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][2]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.100    49.105    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.900    bloqueRAM/contents_ram_reg[153][2]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.892    

Slack (MET) :             37.892ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][4]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.100    49.105    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.900    bloqueRAM/contents_ram_reg[153][4]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.892    

Slack (MET) :             37.892ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][6]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.100    49.105    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.900    bloqueRAM/contents_ram_reg[153][6]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.892    

Slack (MET) :             37.932ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.629ns  (logic 0.952ns (8.186%)  route 10.677ns (91.814%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.232    10.968    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X43Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X43Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][7]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.100    49.105    
    SLICE_X43Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.900    bloqueRAM/contents_ram_reg[153][7]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 37.932    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[144][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.482ns  (logic 0.952ns (8.291%)  route 10.530ns (91.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         6.571     9.057    bloqueDMA/write_en
    SLICE_X41Y180        LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  bloqueDMA/contents_ram[144][7]_i_1/O
                         net (fo=8, routed)           1.640    10.821    bloqueRAM/FSM_onehot_estado_a_reg[6]_118[0]
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.654    48.634    bloqueRAM/CLK
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][4]/C
                         clock pessimism              0.569    49.202    
                         clock uncertainty           -0.100    49.103    
    SLICE_X46Y174        FDRE (Setup_fdre_C_CE)      -0.169    48.934    bloqueRAM/contents_ram_reg[144][4]
  -------------------------------------------------------------------
                         required time                         48.934    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[144][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.482ns  (logic 0.952ns (8.291%)  route 10.530ns (91.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         6.571     9.057    bloqueDMA/write_en
    SLICE_X41Y180        LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  bloqueDMA/contents_ram[144][7]_i_1/O
                         net (fo=8, routed)           1.640    10.821    bloqueRAM/FSM_onehot_estado_a_reg[6]_118[0]
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.654    48.634    bloqueRAM/CLK
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][7]/C
                         clock pessimism              0.569    49.202    
                         clock uncertainty           -0.100    49.103    
    SLICE_X46Y174        FDRE (Setup_fdre_C_CE)      -0.169    48.934    bloqueRAM/contents_ram_reg[144][7]
  -------------------------------------------------------------------
                         required time                         48.934    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.114ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[151][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.479ns  (logic 0.952ns (8.293%)  route 10.527ns (91.707%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 48.632 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.120     9.606    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  bloqueDMA/contents_ram[151][7]_i_1/O
                         net (fo=8, routed)           1.087    10.818    bloqueRAM/FSM_onehot_estado_a_reg[6]_111[0]
    SLICE_X50Y175        FDRE                                         r  bloqueRAM/contents_ram_reg[151][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.652    48.632    bloqueRAM/CLK
    SLICE_X50Y175        FDRE                                         r  bloqueRAM/contents_ram_reg[151][6]/C
                         clock pessimism              0.569    49.200    
                         clock uncertainty           -0.100    49.101    
    SLICE_X50Y175        FDRE (Setup_fdre_C_CE)      -0.169    48.932    bloqueRAM/contents_ram_reg[151][6]
  -------------------------------------------------------------------
                         required time                         48.932    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                 38.114    

Slack (MET) :             38.164ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[156][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 0.952ns (8.326%)  route 10.482ns (91.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.148     9.634    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.758 r  bloqueDMA/contents_ram[156][7]_i_1/O
                         net (fo=8, routed)           1.014    10.772    bloqueRAM/FSM_onehot_estado_a_reg[6]_106[0]
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.657    48.637    bloqueRAM/CLK
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][0]/C
                         clock pessimism              0.569    49.205    
                         clock uncertainty           -0.100    49.106    
    SLICE_X46Y177        FDRE (Setup_fdre_C_CE)      -0.169    48.937    bloqueRAM/contents_ram_reg[156][0]
  -------------------------------------------------------------------
                         required time                         48.937    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 38.164    

Slack (MET) :             38.164ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[156][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 0.952ns (8.326%)  route 10.482ns (91.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.148     9.634    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.758 r  bloqueDMA/contents_ram[156][7]_i_1/O
                         net (fo=8, routed)           1.014    10.772    bloqueRAM/FSM_onehot_estado_a_reg[6]_106[0]
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.657    48.637    bloqueRAM/CLK
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][2]/C
                         clock pessimism              0.569    49.205    
                         clock uncertainty           -0.100    49.106    
    SLICE_X46Y177        FDRE (Setup_fdre_C_CE)      -0.169    48.937    bloqueRAM/contents_ram_reg[156][2]
  -------------------------------------------------------------------
                         required time                         48.937    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 38.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.642%)  route 0.166ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.644    -0.520    bloqueRS232/Shift/CLK
    SLICE_X8Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  bloqueRS232/Shift/Q_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.189    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.960    -0.713    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.463    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.308    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.645    -0.519    bloqueRS232/Shift/CLK
    SLICE_X9Y182         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  bloqueRS232/Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.268    bloqueRS232/Shift/shift_reg[0]
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.917    -0.756    bloqueRS232/Shift/CLK
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X9Y181         FDCE (Hold_fdce_C_D)         0.070    -0.436    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.645%)  route 0.221ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.644    -0.520    bloqueRS232/Shift/CLK
    SLICE_X8Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  bloqueRS232/Shift/Q_reg[6]/Q
                         net (fo=1, routed)           0.221    -0.135    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.960    -0.713    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.463    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.308    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.645    -0.519    bloqueRS232/Shift/CLK
    SLICE_X9Y182         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.257    bloqueRS232/Shift/shift_reg[3]
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.917    -0.756    bloqueRS232/Shift/CLK
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X9Y181         FDCE (Hold_fdce_C_D)         0.072    -0.434    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bloqueRS232/Receiver/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Receiver/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.674    -0.490    bloqueRS232/Receiver/CLK
    SLICE_X7Y183         FDCE                                         r  bloqueRS232/Receiver/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  bloqueRS232/Receiver/estado_a_reg[0]/Q
                         net (fo=18, routed)          0.133    -0.216    bloqueRS232/Receiver/estado_a[0]
    SLICE_X6Y183         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  bloqueRS232/Receiver/data_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    bloqueRS232/Receiver/data_siguiente[3]
    SLICE_X6Y183         FDCE                                         r  bloqueRS232/Receiver/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.949    -0.724    bloqueRS232/Receiver/CLK
    SLICE_X6Y183         FDCE                                         r  bloqueRS232/Receiver/data_count_reg[3]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X6Y183         FDCE (Hold_fdce_C_D)         0.120    -0.357    bloqueRS232/Receiver/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.720%)  route 0.295ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y180        FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.295    -0.062    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.962    -0.711    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    -0.440    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.257    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.164ns (64.768%)  route 0.089ns (35.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.089    -0.268    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.236    -0.521    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.053    -0.468    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.806%)  route 0.101ns (38.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDSE (Prop_fdse_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.101    -0.255    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[0]
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.236    -0.521    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.060    -0.461    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.241    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[2]
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.236    -0.521    
    SLICE_X9Y180         FDRE (Hold_fdre_C_D)         0.066    -0.455    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bloqueRS232/Transmitter/pulse_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.674    -0.490    bloqueRS232/Transmitter/clk_out1
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  bloqueRS232/Transmitter/pulse_width_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.199    bloqueRS232/Transmitter/pulse_width[5]
    SLICE_X2Y182         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  bloqueRS232/Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    bloqueRS232/Transmitter/pulse_siguiente[5]
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.949    -0.724    bloqueRS232/Transmitter/clk_out1
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.234    -0.490    
    SLICE_X2Y182         FDCE (Hold_fdce_C_D)         0.121    -0.369    bloqueRS232/Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y72     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y72     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   bloqueRS232/Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y175    bloqueRAM/contents_ram_reg[10][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X32Y175    bloqueRAM/contents_ram_reg[10][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X33Y177    bloqueRAM/contents_ram_reg[10][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y176    bloqueRAM/contents_ram_reg[10][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X33Y177    bloqueRAM/contents_ram_reg[10][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y173    bloqueRAM/contents_ram_reg[132][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y173    bloqueRAM/contents_ram_reg[132][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y174    bloqueRAM/contents_ram_reg[133][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y174    bloqueRAM/contents_ram_reg[133][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y174    bloqueRAM/contents_ram_reg[133][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y174    bloqueRAM/contents_ram_reg[133][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y175    bloqueRAM/contents_ram_reg[10][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X32Y175    bloqueRAM/contents_ram_reg[10][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X33Y177    bloqueRAM/contents_ram_reg[10][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y199    bloqueRAM/contents_ram_reg[110][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y199    bloqueRAM/contents_ram_reg[110][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y199    bloqueRAM/contents_ram_reg[110][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y199    bloqueRAM/contents_ram_reg[110][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y199    bloqueRAM/contents_ram_reg[110][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y199    bloqueRAM/contents_ram_reg[110][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y199    bloqueRAM/contents_ram_reg[110][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen_1
  To Clock:  clkfbout_Clk_Gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   bloqueRS232/Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen_1
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       37.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][0]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][0]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][2]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][2]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][4]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][4]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][6]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][6]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.629ns  (logic 0.952ns (8.186%)  route 10.677ns (91.814%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.232    10.968    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X43Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X43Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][7]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X43Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][7]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[144][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.482ns  (logic 0.952ns (8.291%)  route 10.530ns (91.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         6.571     9.057    bloqueDMA/write_en
    SLICE_X41Y180        LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  bloqueDMA/contents_ram[144][7]_i_1/O
                         net (fo=8, routed)           1.640    10.821    bloqueRAM/FSM_onehot_estado_a_reg[6]_118[0]
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.654    48.634    bloqueRAM/CLK
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][4]/C
                         clock pessimism              0.569    49.202    
                         clock uncertainty           -0.103    49.099    
    SLICE_X46Y174        FDRE (Setup_fdre_C_CE)      -0.169    48.930    bloqueRAM/contents_ram_reg[144][4]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[144][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.482ns  (logic 0.952ns (8.291%)  route 10.530ns (91.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         6.571     9.057    bloqueDMA/write_en
    SLICE_X41Y180        LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  bloqueDMA/contents_ram[144][7]_i_1/O
                         net (fo=8, routed)           1.640    10.821    bloqueRAM/FSM_onehot_estado_a_reg[6]_118[0]
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.654    48.634    bloqueRAM/CLK
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][7]/C
                         clock pessimism              0.569    49.202    
                         clock uncertainty           -0.103    49.099    
    SLICE_X46Y174        FDRE (Setup_fdre_C_CE)      -0.169    48.930    bloqueRAM/contents_ram_reg[144][7]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.111ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[151][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.479ns  (logic 0.952ns (8.293%)  route 10.527ns (91.707%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 48.632 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.120     9.606    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  bloqueDMA/contents_ram[151][7]_i_1/O
                         net (fo=8, routed)           1.087    10.818    bloqueRAM/FSM_onehot_estado_a_reg[6]_111[0]
    SLICE_X50Y175        FDRE                                         r  bloqueRAM/contents_ram_reg[151][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.652    48.632    bloqueRAM/CLK
    SLICE_X50Y175        FDRE                                         r  bloqueRAM/contents_ram_reg[151][6]/C
                         clock pessimism              0.569    49.200    
                         clock uncertainty           -0.103    49.097    
    SLICE_X50Y175        FDRE (Setup_fdre_C_CE)      -0.169    48.928    bloqueRAM/contents_ram_reg[151][6]
  -------------------------------------------------------------------
                         required time                         48.928    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                 38.111    

Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[156][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 0.952ns (8.326%)  route 10.482ns (91.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.148     9.634    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.758 r  bloqueDMA/contents_ram[156][7]_i_1/O
                         net (fo=8, routed)           1.014    10.772    bloqueRAM/FSM_onehot_estado_a_reg[6]_106[0]
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.657    48.637    bloqueRAM/CLK
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][0]/C
                         clock pessimism              0.569    49.205    
                         clock uncertainty           -0.103    49.102    
    SLICE_X46Y177        FDRE (Setup_fdre_C_CE)      -0.169    48.933    bloqueRAM/contents_ram_reg[156][0]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 38.161    

Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[156][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 0.952ns (8.326%)  route 10.482ns (91.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.148     9.634    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.758 r  bloqueDMA/contents_ram[156][7]_i_1/O
                         net (fo=8, routed)           1.014    10.772    bloqueRAM/FSM_onehot_estado_a_reg[6]_106[0]
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.657    48.637    bloqueRAM/CLK
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][2]/C
                         clock pessimism              0.569    49.205    
                         clock uncertainty           -0.103    49.102    
    SLICE_X46Y177        FDRE (Setup_fdre_C_CE)      -0.169    48.933    bloqueRAM/contents_ram_reg[156][2]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 38.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.642%)  route 0.166ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.644    -0.520    bloqueRS232/Shift/CLK
    SLICE_X8Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  bloqueRS232/Shift/Q_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.189    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.960    -0.713    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.463    
                         clock uncertainty            0.103    -0.360    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.205    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.645    -0.519    bloqueRS232/Shift/CLK
    SLICE_X9Y182         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  bloqueRS232/Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.268    bloqueRS232/Shift/shift_reg[0]
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.917    -0.756    bloqueRS232/Shift/CLK
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.250    -0.506    
                         clock uncertainty            0.103    -0.403    
    SLICE_X9Y181         FDCE (Hold_fdce_C_D)         0.070    -0.333    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.645%)  route 0.221ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.644    -0.520    bloqueRS232/Shift/CLK
    SLICE_X8Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  bloqueRS232/Shift/Q_reg[6]/Q
                         net (fo=1, routed)           0.221    -0.135    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.960    -0.713    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.463    
                         clock uncertainty            0.103    -0.360    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.205    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.645    -0.519    bloqueRS232/Shift/CLK
    SLICE_X9Y182         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.257    bloqueRS232/Shift/shift_reg[3]
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.917    -0.756    bloqueRS232/Shift/CLK
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.250    -0.506    
                         clock uncertainty            0.103    -0.403    
    SLICE_X9Y181         FDCE (Hold_fdce_C_D)         0.072    -0.331    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bloqueRS232/Receiver/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Receiver/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.674    -0.490    bloqueRS232/Receiver/CLK
    SLICE_X7Y183         FDCE                                         r  bloqueRS232/Receiver/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  bloqueRS232/Receiver/estado_a_reg[0]/Q
                         net (fo=18, routed)          0.133    -0.216    bloqueRS232/Receiver/estado_a[0]
    SLICE_X6Y183         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  bloqueRS232/Receiver/data_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    bloqueRS232/Receiver/data_siguiente[3]
    SLICE_X6Y183         FDCE                                         r  bloqueRS232/Receiver/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.949    -0.724    bloqueRS232/Receiver/CLK
    SLICE_X6Y183         FDCE                                         r  bloqueRS232/Receiver/data_count_reg[3]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.103    -0.374    
    SLICE_X6Y183         FDCE (Hold_fdce_C_D)         0.120    -0.254    bloqueRS232/Receiver/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.720%)  route 0.295ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y180        FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.295    -0.062    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.962    -0.711    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    -0.440    
                         clock uncertainty            0.103    -0.337    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.154    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.164ns (64.768%)  route 0.089ns (35.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.089    -0.268    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.236    -0.521    
                         clock uncertainty            0.103    -0.418    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.053    -0.365    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.806%)  route 0.101ns (38.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDSE (Prop_fdse_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.101    -0.255    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[0]
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.236    -0.521    
                         clock uncertainty            0.103    -0.418    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.060    -0.358    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.241    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[2]
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.236    -0.521    
                         clock uncertainty            0.103    -0.418    
    SLICE_X9Y180         FDRE (Hold_fdre_C_D)         0.066    -0.352    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bloqueRS232/Transmitter/pulse_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.674    -0.490    bloqueRS232/Transmitter/clk_out1
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  bloqueRS232/Transmitter/pulse_width_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.199    bloqueRS232/Transmitter/pulse_width[5]
    SLICE_X2Y182         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  bloqueRS232/Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    bloqueRS232/Transmitter/pulse_siguiente[5]
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.949    -0.724    bloqueRS232/Transmitter/clk_out1
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.234    -0.490    
                         clock uncertainty            0.103    -0.387    
    SLICE_X2Y182         FDCE (Hold_fdce_C_D)         0.121    -0.266    bloqueRS232/Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen_1

Setup :            0  Failing Endpoints,  Worst Slack       37.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][0]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][0]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][2]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][2]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][4]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][4]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.889ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 0.952ns (8.158%)  route 10.718ns (91.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.273    11.008    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X45Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][6]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X45Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][6]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 37.889    

Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[153][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.629ns  (logic 0.952ns (8.186%)  route 10.677ns (91.814%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 48.636 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.125     9.611    bloqueDMA/write_en
    SLICE_X43Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  bloqueDMA/contents_ram[153][7]_i_1/O
                         net (fo=8, routed)           1.232    10.968    bloqueRAM/FSM_onehot_estado_a_reg[6]_109[0]
    SLICE_X43Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.656    48.636    bloqueRAM/CLK
    SLICE_X43Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[153][7]/C
                         clock pessimism              0.569    49.204    
                         clock uncertainty           -0.103    49.101    
    SLICE_X43Y174        FDRE (Setup_fdre_C_CE)      -0.205    48.896    bloqueRAM/contents_ram_reg[153][7]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[144][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.482ns  (logic 0.952ns (8.291%)  route 10.530ns (91.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         6.571     9.057    bloqueDMA/write_en
    SLICE_X41Y180        LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  bloqueDMA/contents_ram[144][7]_i_1/O
                         net (fo=8, routed)           1.640    10.821    bloqueRAM/FSM_onehot_estado_a_reg[6]_118[0]
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.654    48.634    bloqueRAM/CLK
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][4]/C
                         clock pessimism              0.569    49.202    
                         clock uncertainty           -0.103    49.099    
    SLICE_X46Y174        FDRE (Setup_fdre_C_CE)      -0.169    48.930    bloqueRAM/contents_ram_reg[144][4]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[144][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.482ns  (logic 0.952ns (8.291%)  route 10.530ns (91.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 48.634 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         6.571     9.057    bloqueDMA/write_en
    SLICE_X41Y180        LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  bloqueDMA/contents_ram[144][7]_i_1/O
                         net (fo=8, routed)           1.640    10.821    bloqueRAM/FSM_onehot_estado_a_reg[6]_118[0]
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.654    48.634    bloqueRAM/CLK
    SLICE_X46Y174        FDRE                                         r  bloqueRAM/contents_ram_reg[144][7]/C
                         clock pessimism              0.569    49.202    
                         clock uncertainty           -0.103    49.099    
    SLICE_X46Y174        FDRE (Setup_fdre_C_CE)      -0.169    48.930    bloqueRAM/contents_ram_reg[144][7]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.111ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[151][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.479ns  (logic 0.952ns (8.293%)  route 10.527ns (91.707%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 48.632 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.120     9.606    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  bloqueDMA/contents_ram[151][7]_i_1/O
                         net (fo=8, routed)           1.087    10.818    bloqueRAM/FSM_onehot_estado_a_reg[6]_111[0]
    SLICE_X50Y175        FDRE                                         r  bloqueRAM/contents_ram_reg[151][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.652    48.632    bloqueRAM/CLK
    SLICE_X50Y175        FDRE                                         r  bloqueRAM/contents_ram_reg[151][6]/C
                         clock pessimism              0.569    49.200    
                         clock uncertainty           -0.103    49.097    
    SLICE_X50Y175        FDRE (Setup_fdre_C_CE)      -0.169    48.928    bloqueRAM/contents_ram_reg[151][6]
  -------------------------------------------------------------------
                         required time                         48.928    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                 38.111    

Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[156][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 0.952ns (8.326%)  route 10.482ns (91.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.148     9.634    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.758 r  bloqueDMA/contents_ram[156][7]_i_1/O
                         net (fo=8, routed)           1.014    10.772    bloqueRAM/FSM_onehot_estado_a_reg[6]_106[0]
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.657    48.637    bloqueRAM/CLK
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][0]/C
                         clock pessimism              0.569    49.205    
                         clock uncertainty           -0.103    49.102    
    SLICE_X46Y177        FDRE (Setup_fdre_C_CE)      -0.169    48.933    bloqueRAM/contents_ram_reg[156][0]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 38.161    

Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRAM/contents_ram_reg[156][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 0.952ns (8.326%)  route 10.482ns (91.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 48.637 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.878    -0.662    bloqueDMA/clk_out1
    SLICE_X5Y178         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  bloqueDMA/FSM_onehot_estado_a_reg[9]/Q
                         net (fo=8, routed)           0.849     0.643    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[9]
    SLICE_X3Y177         LUT4 (Prop_lut4_I1_O)        0.124     0.767 r  bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2/O
                         net (fo=7, routed)           0.782     1.548    bloqueDMA/FSM_onehot_estado_s_reg[3]_i_2_n_0
    SLICE_X2Y177         LUT6 (Prop_lut6_I3_O)        0.124     1.672 r  bloqueDMA/contents_ram[16][7]_i_6/O
                         net (fo=1, routed)           0.689     2.362    bloqueDMA/Write_en0
    SLICE_X2Y177         LUT2 (Prop_lut2_I1_O)        0.124     2.486 r  bloqueDMA/contents_ram[16][7]_i_2/O
                         net (fo=256, routed)         7.148     9.634    bloqueDMA/write_en
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.124     9.758 r  bloqueDMA/contents_ram[156][7]_i_1/O
                         net (fo=8, routed)           1.014    10.772    bloqueRAM/FSM_onehot_estado_a_reg[6]_106[0]
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.657    48.637    bloqueRAM/CLK
    SLICE_X46Y177        FDRE                                         r  bloqueRAM/contents_ram_reg[156][2]/C
                         clock pessimism              0.569    49.205    
                         clock uncertainty           -0.103    49.102    
    SLICE_X46Y177        FDRE (Setup_fdre_C_CE)      -0.169    48.933    bloqueRAM/contents_ram_reg[156][2]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 38.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.642%)  route 0.166ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.644    -0.520    bloqueRS232/Shift/CLK
    SLICE_X8Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  bloqueRS232/Shift/Q_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.189    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.960    -0.713    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.463    
                         clock uncertainty            0.103    -0.360    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.205    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.645    -0.519    bloqueRS232/Shift/CLK
    SLICE_X9Y182         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  bloqueRS232/Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.268    bloqueRS232/Shift/shift_reg[0]
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.917    -0.756    bloqueRS232/Shift/CLK
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.250    -0.506    
                         clock uncertainty            0.103    -0.403    
    SLICE_X9Y181         FDCE (Hold_fdce_C_D)         0.070    -0.333    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.645%)  route 0.221ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.644    -0.520    bloqueRS232/Shift/CLK
    SLICE_X8Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  bloqueRS232/Shift/Q_reg[6]/Q
                         net (fo=1, routed)           0.221    -0.135    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.960    -0.713    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.463    
                         clock uncertainty            0.103    -0.360    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.205    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.645    -0.519    bloqueRS232/Shift/CLK
    SLICE_X9Y182         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  bloqueRS232/Shift/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.257    bloqueRS232/Shift/shift_reg[3]
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.917    -0.756    bloqueRS232/Shift/CLK
    SLICE_X9Y181         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.250    -0.506    
                         clock uncertainty            0.103    -0.403    
    SLICE_X9Y181         FDCE (Hold_fdce_C_D)         0.072    -0.331    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bloqueRS232/Receiver/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Receiver/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.674    -0.490    bloqueRS232/Receiver/CLK
    SLICE_X7Y183         FDCE                                         r  bloqueRS232/Receiver/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  bloqueRS232/Receiver/estado_a_reg[0]/Q
                         net (fo=18, routed)          0.133    -0.216    bloqueRS232/Receiver/estado_a[0]
    SLICE_X6Y183         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  bloqueRS232/Receiver/data_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    bloqueRS232/Receiver/data_siguiente[3]
    SLICE_X6Y183         FDCE                                         r  bloqueRS232/Receiver/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.949    -0.724    bloqueRS232/Receiver/CLK
    SLICE_X6Y183         FDCE                                         r  bloqueRS232/Receiver/data_count_reg[3]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.103    -0.374    
    SLICE_X6Y183         FDCE (Hold_fdce_C_D)         0.120    -0.254    bloqueRS232/Receiver/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.720%)  route 0.295ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y180        FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.295    -0.062    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.962    -0.711    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y72         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    -0.440    
                         clock uncertainty            0.103    -0.337    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.154    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.164ns (64.768%)  route 0.089ns (35.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.089    -0.268    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.236    -0.521    
                         clock uncertainty            0.103    -0.418    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.053    -0.365    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.806%)  route 0.101ns (38.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDSE (Prop_fdse_C_Q)         0.164    -0.357 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.101    -0.255    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[0]
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.236    -0.521    
                         clock uncertainty            0.103    -0.418    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.060    -0.358    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.643    -0.521    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.241    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[2]
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.916    -0.757    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y180         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.236    -0.521    
                         clock uncertainty            0.103    -0.418    
    SLICE_X9Y180         FDRE (Hold_fdre_C_D)         0.066    -0.352    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bloqueRS232/Transmitter/pulse_width_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.674    -0.490    bloqueRS232/Transmitter/clk_out1
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  bloqueRS232/Transmitter/pulse_width_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.199    bloqueRS232/Transmitter/pulse_width[5]
    SLICE_X2Y182         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  bloqueRS232/Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    bloqueRS232/Transmitter/pulse_siguiente[5]
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    bloqueRS232/Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  bloqueRS232/Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    bloqueRS232/Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.949    -0.724    bloqueRS232/Transmitter/clk_out1
    SLICE_X2Y182         FDCE                                         r  bloqueRS232/Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.234    -0.490    
                         clock uncertainty            0.103    -0.387    
    SLICE_X2Y182         FDCE (Hold_fdce_C_D)         0.121    -0.266    bloqueRS232/Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.112    





