
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/module_7_segments.v ; synth_gowin -top module_7_segments -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Successfully finished Verilog frontend.

2. Executing SYNTH_GOWIN pass.

2.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Analyzing design hierarchy..
Top module:  \module_7_segments

2.2.2. Analyzing design hierarchy..
Top module:  \module_7_segments
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$464'.
Cleaned up 1 empty switch.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$460 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$458 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$456 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$454 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$452 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$450 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$448 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$446 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$440 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$438 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$436 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$434 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$432 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$430 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$428 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$426 in module DFFS.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:79$238 in module module_7_segments.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:64$225 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:64$225 in module module_7_segments.
Marked 64 switch rules as full_case in process $proc$../design/module_7_segments.v:45$14 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:35$12 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:24$6 in module module_7_segments.
Removed a total of 1 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 35 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$461'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$459'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$457'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$455'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$453'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$451'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$449'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$447'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$445'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$443'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$441'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$439'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$437'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$435'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$433'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$431'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$429'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$427'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$425'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$423'.
  Set init value: \Q = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$460'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$458'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$456'.
Found async reset \PRESET in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$454'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$440'.
Found async reset \CLEAR in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$438'.
Found async reset \PRESET in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$436'.
Found async reset \PRESET in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$434'.
Found async reset \rst_i in `\module_7_segments.$proc$../design/module_7_segments.v:24$6'.

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~85 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$464'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$461'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$460'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$459'.
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$458'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$457'.
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$456'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$455'.
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$454'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$453'.
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$452'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$451'.
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$450'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$449'.
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$448'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$447'.
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$446'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$445'.
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$444'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$443'.
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$442'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$441'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$440'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$439'.
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$438'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$437'.
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$436'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$435'.
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$434'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$433'.
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$432'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$431'.
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$430'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$429'.
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$428'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$427'.
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$426'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$425'.
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$424'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$423'.
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$422'.
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:79$238'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:64$225'.
     1/1: $1\digito_o[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:45$14'.
     1/64: $64$unnamed_block$2.temp[27:24]$222
     2/64: $63$unnamed_block$2.temp[23:20]$219
     3/64: $62$unnamed_block$2.temp[19:16]$216
     4/64: $61$unnamed_block$2.temp[15:12]$213
     5/64: $60$unnamed_block$2.temp[27:24]$209
     6/64: $59$unnamed_block$2.temp[23:20]$206
     7/64: $58$unnamed_block$2.temp[19:16]$203
     8/64: $57$unnamed_block$2.temp[15:12]$200
     9/64: $56$unnamed_block$2.temp[27:24]$196
    10/64: $55$unnamed_block$2.temp[23:20]$193
    11/64: $54$unnamed_block$2.temp[19:16]$190
    12/64: $53$unnamed_block$2.temp[15:12]$187
    13/64: $52$unnamed_block$2.temp[27:24]$183
    14/64: $51$unnamed_block$2.temp[23:20]$180
    15/64: $50$unnamed_block$2.temp[19:16]$177
    16/64: $49$unnamed_block$2.temp[15:12]$174
    17/64: $48$unnamed_block$2.temp[27:24]$170
    18/64: $47$unnamed_block$2.temp[23:20]$167
    19/64: $46$unnamed_block$2.temp[19:16]$164
    20/64: $45$unnamed_block$2.temp[15:12]$161
    21/64: $44$unnamed_block$2.temp[27:24]$157
    22/64: $43$unnamed_block$2.temp[23:20]$154
    23/64: $42$unnamed_block$2.temp[19:16]$151
    24/64: $41$unnamed_block$2.temp[15:12]$148
    25/64: $40$unnamed_block$2.temp[27:24]$144
    26/64: $39$unnamed_block$2.temp[23:20]$141
    27/64: $38$unnamed_block$2.temp[19:16]$138
    28/64: $37$unnamed_block$2.temp[15:12]$135
    29/64: $36$unnamed_block$2.temp[27:24]$131
    30/64: $35$unnamed_block$2.temp[23:20]$128
    31/64: $34$unnamed_block$2.temp[19:16]$125
    32/64: $33$unnamed_block$2.temp[15:12]$122
    33/64: $32$unnamed_block$2.temp[27:24]$118
    34/64: $31$unnamed_block$2.temp[23:20]$115
    35/64: $30$unnamed_block$2.temp[19:16]$112
    36/64: $29$unnamed_block$2.temp[15:12]$109
    37/64: $28$unnamed_block$2.temp[27:24]$105
    38/64: $27$unnamed_block$2.temp[23:20]$102
    39/64: $26$unnamed_block$2.temp[19:16]$99
    40/64: $25$unnamed_block$2.temp[15:12]$96
    41/64: $24$unnamed_block$2.temp[27:24]$92
    42/64: $23$unnamed_block$2.temp[23:20]$89
    43/64: $22$unnamed_block$2.temp[19:16]$86
    44/64: $21$unnamed_block$2.temp[15:12]$83
    45/64: $20$unnamed_block$2.temp[27:24]$79
    46/64: $19$unnamed_block$2.temp[23:20]$76
    47/64: $18$unnamed_block$2.temp[19:16]$73
    48/64: $17$unnamed_block$2.temp[15:12]$70
    49/64: $16$unnamed_block$2.temp[27:24]$66
    50/64: $15$unnamed_block$2.temp[23:20]$63
    51/64: $14$unnamed_block$2.temp[19:16]$60
    52/64: $13$unnamed_block$2.temp[15:12]$57
    53/64: $12$unnamed_block$2.temp[27:24]$53
    54/64: $11$unnamed_block$2.temp[23:20]$50
    55/64: $10$unnamed_block$2.temp[19:16]$47
    56/64: $9$unnamed_block$2.temp[15:12]$44
    57/64: $8$unnamed_block$2.temp[27:24]$40
    58/64: $7$unnamed_block$2.temp[23:20]$37
    59/64: $6$unnamed_block$2.temp[19:16]$34
    60/64: $5$unnamed_block$2.temp[15:12]$31
    61/64: $4$unnamed_block$2.temp[27:24]$27
    62/64: $3$unnamed_block$2.temp[23:20]$24
    63/64: $2$unnamed_block$2.temp[19:16]$21
    64/64: $1$unnamed_block$2.temp[15:12]$18
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:35$12'.
     1/1: $0\digito_sel[1:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:24$6'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\module_7_segments.\catodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:79$238'.
No latch inferred for signal `\module_7_segments.\anodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:64$225'.
No latch inferred for signal `\module_7_segments.\digito_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:64$225'.
No latch inferred for signal `\module_7_segments.$bitselwrite$mask$../design/module_7_segments.v:75$3' from process `\module_7_segments.$proc$../design/module_7_segments.v:64$225'.
No latch inferred for signal `\module_7_segments.$bitselwrite$data$../design/module_7_segments.v:75$4' from process `\module_7_segments.$proc$../design/module_7_segments.v:64$225'.
No latch inferred for signal `\module_7_segments.$bitselwrite$sel$../design/module_7_segments.v:75$5' from process `\module_7_segments.$proc$../design/module_7_segments.v:64$225'.
No latch inferred for signal `\module_7_segments.\bcd_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:45$14'.
No latch inferred for signal `\module_7_segments.$unnamed_block$2.i' from process `\module_7_segments.$proc$../design/module_7_segments.v:45$14'.
No latch inferred for signal `\module_7_segments.$unnamed_block$2.temp' from process `\module_7_segments.$proc$../design/module_7_segments.v:45$14'.

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$464'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$464'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$460'.
  created $adff cell `$procdff$759' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$458'.
  created $adff cell `$procdff$760' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$456'.
  created $adff cell `$procdff$761' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$454'.
  created $adff cell `$procdff$762' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$452'.
  created $dff cell `$procdff$763' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$450'.
  created $dff cell `$procdff$764' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$448'.
  created $dff cell `$procdff$765' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$446'.
  created $dff cell `$procdff$766' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$444'.
  created $dff cell `$procdff$767' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$442'.
  created $dff cell `$procdff$768' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$440'.
  created $adff cell `$procdff$769' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$438'.
  created $adff cell `$procdff$770' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$436'.
  created $adff cell `$procdff$771' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$434'.
  created $adff cell `$procdff$772' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$432'.
  created $dff cell `$procdff$773' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$430'.
  created $dff cell `$procdff$774' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$428'.
  created $dff cell `$procdff$775' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$426'.
  created $dff cell `$procdff$776' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$424'.
  created $dff cell `$procdff$777' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$422'.
  created $dff cell `$procdff$778' with positive edge clock.
Creating register for signal `\module_7_segments.\digito_sel' using process `\module_7_segments.$proc$../design/module_7_segments.v:35$12'.
  created $dff cell `$procdff$779' with positive edge clock.
Creating register for signal `\module_7_segments.\cuenta_salida' using process `\module_7_segments.$proc$../design/module_7_segments.v:24$6'.
  created $adff cell `$procdff$780' with positive edge clock and negative level reset.
Creating register for signal `\module_7_segments.\en_conmutador' using process `\module_7_segments.$proc$../design/module_7_segments.v:24$6'.
  created $adff cell `$procdff$781' with positive edge clock and negative level reset.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$464'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$461'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$460'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$460'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$459'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$458'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$457'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$456'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$456'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$455'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$454'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$453'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$452'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$452'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$451'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$450'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$450'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$449'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$448'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$448'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$447'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$446'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$446'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$445'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$444'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$444'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$443'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$442'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$441'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$440'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$440'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$439'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$438'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$437'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$436'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$436'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$435'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$434'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$433'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$432'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$432'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$431'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$430'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$430'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$429'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$428'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$428'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$427'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$426'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$426'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$425'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$424'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$424'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$423'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$422'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:79$238'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:79$238'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:64$225'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:64$225'.
Found and cleaned up 64 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:45$14'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:45$14'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:35$12'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:35$12'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:24$6'.
Cleaned up 86 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.
<suppressed ~38 debug messages>

2.4. Executing FLATTEN pass (flatten design).

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing SYNTH pass.

2.7.1. Executing PROC pass (convert processes to netlists).

2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.7.1.4. Executing PROC_INIT pass (extract init attributes).

2.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

2.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.
<suppressed ~2 debug messages>

2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..
Removed 1 unused cells and 191 unused wires.
<suppressed ~4 debug messages>

2.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_7_segments...
Found and reported 0 problems.

2.7.5. Executing OPT pass (performing simple optimizations).

2.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_7_segments..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_7_segments.
Performed a total of 0 changes.

2.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_7_segments..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

2.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_7_segments.
Performed a total of 0 changes.

2.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

2.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..

2.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.7.5.16. Finished OPT passes. (There is nothing left to do.)

2.7.6. Executing FSM pass (extract and optimize FSM).

2.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).

2.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..

2.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.7.7. Executing OPT pass (performing simple optimizations).

2.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_7_segments..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

2.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_7_segments.
Performed a total of 0 changes.

2.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$779 ($dff) from module module_7_segments (D = $procmux$755_Y, Q = \digito_sel, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$782 ($sdff) from module module_7_segments (D = $add$../design/module_7_segments.v:38$13_Y, Q = \digito_sel).

2.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

2.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_7_segments..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

2.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_7_segments.
Performed a total of 0 changes.

2.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

2.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..

2.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.7.7.16. Finished OPT passes. (There is nothing left to do.)

2.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_7_segments.$auto$mem.cc:319:emit$511 ($auto$proc_rom.cc:150:do_switch$509).
Removed top 16 bits (of 32) from port Y of cell module_7_segments.$sub$../design/module_7_segments.v:29$9 ($sub).
Removed top 17 bits (of 32) from mux cell module_7_segments.$ternary$../design/module_7_segments.v:29$10 ($mux).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$17 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$19 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$19 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$30 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$32 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$32 ($add).
Removed top 3 bits (of 4) from port A of cell module_7_segments.$ge$../design/module_7_segments.v:53$33 ($ge).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$33 ($ge).
Removed top 3 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:53$35 ($add).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$35 ($add).
Removed top 29 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$35 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$43 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$45 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$45 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$46 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$48 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$48 ($add).
Removed top 3 bits (of 4) from port A of cell module_7_segments.$ge$../design/module_7_segments.v:54$49 ($ge).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$49 ($ge).
Removed top 3 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:54$51 ($add).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$51 ($add).
Removed top 29 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$51 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$56 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$58 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$58 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$59 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$61 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$61 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$62 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$64 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$64 ($add).
Removed top 3 bits (of 4) from port A of cell module_7_segments.$ge$../design/module_7_segments.v:55$65 ($ge).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$65 ($ge).
Removed top 3 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$67 ($add).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$67 ($add).
Removed top 29 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$67 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$69 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$71 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$71 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$72 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$74 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$74 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$75 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$77 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$77 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$78 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$80 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$80 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$82 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$84 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$84 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$85 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$87 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$87 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$88 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$90 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$90 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$91 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$93 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$93 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$95 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$97 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$97 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$98 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$100 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$100 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$101 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$103 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$103 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$104 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$106 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$106 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$108 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$110 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$110 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$111 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$113 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$113 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$114 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$116 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$116 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$117 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$119 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$119 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$121 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$123 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$123 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$124 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$126 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$126 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$127 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$129 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$129 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$130 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$132 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$132 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$134 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$136 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$136 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$137 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$139 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$139 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$140 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$142 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$142 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$143 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$145 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$145 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$147 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$149 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$149 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$150 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$152 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$152 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$153 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$155 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$155 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$156 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$158 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$158 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$160 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$162 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$162 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$163 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$165 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$165 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$166 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$168 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$168 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$169 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$171 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$171 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$173 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$175 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$175 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$176 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$178 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$178 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$179 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$181 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$181 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$182 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$184 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$184 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$186 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$188 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$188 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$189 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$191 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$191 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$192 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$194 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$194 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$195 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$197 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$197 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$199 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$201 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$201 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$202 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$204 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$204 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$205 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$207 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$207 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$208 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$210 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$210 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:52$212 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:52$214 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:52$214 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:53$215 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:53$217 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:53$217 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:54$218 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:54$220 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:54$220 ($add).
Removed top 29 bits (of 32) from port B of cell module_7_segments.$ge$../design/module_7_segments.v:55$221 ($ge).
Removed top 30 bits (of 32) from port B of cell module_7_segments.$add$../design/module_7_segments.v:55$223 ($add).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$223 ($add).
Removed top 29 bits (of 32) from port A of cell module_7_segments.$neg$../design/module_7_segments.v:0$230 ($neg).
Converting cell module_7_segments.$neg$../design/module_7_segments.v:0$230 ($neg) from signed to unsigned.
Removed top 1 bits (of 3) from port A of cell module_7_segments.$neg$../design/module_7_segments.v:0$230 ($neg).
Removed top 28 bits (of 32) from port Y of cell module_7_segments.$shift$../design/module_7_segments.v:0$234 ($shift).
Removed top 1 bits (of 2) from port B of cell module_7_segments.$procmux$560_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$563 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$575 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$587 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$599 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$611 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$623 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$635 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$647 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$659 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$671 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$683 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$695 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$707 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$722 ($mux).
Removed top 1 bits (of 4) from mux cell module_7_segments.$procmux$737 ($mux).
Removed top 1 bits (of 16) from port Y of cell module_7_segments.$sub$../design/module_7_segments.v:29$9 ($sub).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$80 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$80 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$93 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$93 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$106 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$106 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$119 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$119 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$132 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$132 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$145 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$145 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$158 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$158 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$171 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$171 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$184 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$184 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$197 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$197 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$210 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$210 ($add).
Removed top 1 bits (of 4) from port Y of cell module_7_segments.$add$../design/module_7_segments.v:55$223 ($add).
Removed top 1 bits (of 4) from port A of cell module_7_segments.$add$../design/module_7_segments.v:55$223 ($add).
Removed top 1 bits (of 4) from wire module_7_segments.$11$unnamed_block$2.temp[23:20]$50.
Removed top 1 bits (of 4) from wire module_7_segments.$16$unnamed_block$2.temp[27:24]$66.
Removed top 1 bits (of 4) from wire module_7_segments.$20$unnamed_block$2.temp[27:24]$79.
Removed top 1 bits (of 4) from wire module_7_segments.$24$unnamed_block$2.temp[27:24]$92.
Removed top 1 bits (of 4) from wire module_7_segments.$28$unnamed_block$2.temp[27:24]$105.
Removed top 1 bits (of 4) from wire module_7_segments.$32$unnamed_block$2.temp[27:24]$118.
Removed top 1 bits (of 4) from wire module_7_segments.$36$unnamed_block$2.temp[27:24]$131.
Removed top 1 bits (of 4) from wire module_7_segments.$40$unnamed_block$2.temp[27:24]$144.
Removed top 1 bits (of 4) from wire module_7_segments.$44$unnamed_block$2.temp[27:24]$157.
Removed top 1 bits (of 4) from wire module_7_segments.$48$unnamed_block$2.temp[27:24]$170.
Removed top 1 bits (of 4) from wire module_7_segments.$52$unnamed_block$2.temp[27:24]$183.
Removed top 1 bits (of 4) from wire module_7_segments.$56$unnamed_block$2.temp[27:24]$196.
Removed top 1 bits (of 4) from wire module_7_segments.$6$unnamed_block$2.temp[19:16]$34.
Removed top 1 bits (of 4) from wire module_7_segments.$60$unnamed_block$2.temp[27:24]$209.
Removed top 1 bits (of 4) from wire module_7_segments.$64$unnamed_block$2.temp[27:24]$222.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:52$110_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:52$149_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:52$175_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:52$19_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:52$201_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:52$32_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:52$58_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:52$97_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:53$139_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:53$165_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:53$191_Y.
Removed top 28 bits (of 32) from wire module_7_segments.$add$../design/module_7_segments.v:54$103_Y.
Removed top 17 bits (of 32) from wire module_7_segments.$sub$../design/module_7_segments.v:29$9_Y.

2.7.9. Executing PEEPOPT pass (run peephole optimizers).

2.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

2.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_7_segments:
  creating $macc model for $add$../design/module_7_segments.v:38$13 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$110 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$123 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$136 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$149 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$162 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$175 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$188 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$19 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$201 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$214 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$32 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$45 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$58 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$71 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$84 ($add).
  creating $macc model for $add$../design/module_7_segments.v:52$97 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$100 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$113 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$126 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$139 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$152 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$165 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$178 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$191 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$204 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$217 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$35 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$48 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$61 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$74 ($add).
  creating $macc model for $add$../design/module_7_segments.v:53$87 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$103 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$116 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$129 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$142 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$155 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$168 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$181 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$194 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$207 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$220 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$51 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$64 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$77 ($add).
  creating $macc model for $add$../design/module_7_segments.v:54$90 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$106 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$119 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$132 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$145 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$158 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$171 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$184 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$197 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$210 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$223 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$67 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$80 ($add).
  creating $macc model for $add$../design/module_7_segments.v:55$93 ($add).
  creating $macc model for $neg$../design/module_7_segments.v:0$230 ($neg).
  creating $macc model for $sub$../design/module_7_segments.v:29$9 ($sub).
  creating $alu model for $macc $sub$../design/module_7_segments.v:29$9.
  creating $alu model for $macc $neg$../design/module_7_segments.v:0$230.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$93.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$80.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$67.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$223.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$210.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$197.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$184.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$171.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$158.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$145.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$132.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$119.
  creating $alu model for $macc $add$../design/module_7_segments.v:55$106.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$90.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$77.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$64.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$51.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$220.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$207.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$194.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$181.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$168.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$155.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$142.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$129.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$116.
  creating $alu model for $macc $add$../design/module_7_segments.v:54$103.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$87.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$74.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$61.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$48.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$35.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$217.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$204.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$191.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$178.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$165.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$152.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$139.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$126.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$113.
  creating $alu model for $macc $add$../design/module_7_segments.v:53$100.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$97.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$84.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$71.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$58.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$45.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$32.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$214.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$201.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$19.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$188.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$175.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$162.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$149.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$136.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$123.
  creating $alu model for $macc $add$../design/module_7_segments.v:52$110.
  creating $alu model for $macc $add$../design/module_7_segments.v:38$13.
  creating $alu model for $ge$../design/module_7_segments.v:52$108 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$121 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$134 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$147 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$160 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$17 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$173 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$186 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$199 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$212 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$30 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$43 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$56 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$69 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$82 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:52$95 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$111 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$124 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$137 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$150 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$163 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$176 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$189 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$202 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$215 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$33 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$46 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$59 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$72 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$85 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:53$98 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$101 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$114 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$127 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$140 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$153 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$166 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$179 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$192 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$205 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$218 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$49 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$62 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$75 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:54$88 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$104 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$117 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$130 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$143 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$156 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$169 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$182 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$195 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$208 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$221 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$65 ($ge): merged with $ge$../design/module_7_segments.v:54$49.
  creating $alu model for $ge$../design/module_7_segments.v:55$78 ($ge): new $alu
  creating $alu model for $ge$../design/module_7_segments.v:55$91 ($ge): new $alu
  creating $alu cell for $ge$../design/module_7_segments.v:55$91: $auto$alumacc.cc:485:replace_alu$869
  creating $alu cell for $ge$../design/module_7_segments.v:55$78: $auto$alumacc.cc:485:replace_alu$878
  creating $alu cell for $ge$../design/module_7_segments.v:55$221: $auto$alumacc.cc:485:replace_alu$887
  creating $alu cell for $ge$../design/module_7_segments.v:55$208: $auto$alumacc.cc:485:replace_alu$896
  creating $alu cell for $ge$../design/module_7_segments.v:55$195: $auto$alumacc.cc:485:replace_alu$905
  creating $alu cell for $ge$../design/module_7_segments.v:55$182: $auto$alumacc.cc:485:replace_alu$914
  creating $alu cell for $ge$../design/module_7_segments.v:55$169: $auto$alumacc.cc:485:replace_alu$923
  creating $alu cell for $ge$../design/module_7_segments.v:55$156: $auto$alumacc.cc:485:replace_alu$932
  creating $alu cell for $ge$../design/module_7_segments.v:55$143: $auto$alumacc.cc:485:replace_alu$941
  creating $alu cell for $ge$../design/module_7_segments.v:55$130: $auto$alumacc.cc:485:replace_alu$950
  creating $alu cell for $ge$../design/module_7_segments.v:55$117: $auto$alumacc.cc:485:replace_alu$959
  creating $alu cell for $ge$../design/module_7_segments.v:55$104: $auto$alumacc.cc:485:replace_alu$968
  creating $alu cell for $ge$../design/module_7_segments.v:54$88: $auto$alumacc.cc:485:replace_alu$977
  creating $alu cell for $ge$../design/module_7_segments.v:54$75: $auto$alumacc.cc:485:replace_alu$986
  creating $alu cell for $ge$../design/module_7_segments.v:54$62: $auto$alumacc.cc:485:replace_alu$995
  creating $alu cell for $ge$../design/module_7_segments.v:54$49, $ge$../design/module_7_segments.v:55$65: $auto$alumacc.cc:485:replace_alu$1004
  creating $alu cell for $ge$../design/module_7_segments.v:54$218: $auto$alumacc.cc:485:replace_alu$1019
  creating $alu cell for $ge$../design/module_7_segments.v:54$205: $auto$alumacc.cc:485:replace_alu$1028
  creating $alu cell for $ge$../design/module_7_segments.v:54$192: $auto$alumacc.cc:485:replace_alu$1037
  creating $alu cell for $ge$../design/module_7_segments.v:54$179: $auto$alumacc.cc:485:replace_alu$1046
  creating $alu cell for $ge$../design/module_7_segments.v:54$166: $auto$alumacc.cc:485:replace_alu$1055
  creating $alu cell for $ge$../design/module_7_segments.v:54$153: $auto$alumacc.cc:485:replace_alu$1064
  creating $alu cell for $ge$../design/module_7_segments.v:54$140: $auto$alumacc.cc:485:replace_alu$1073
  creating $alu cell for $ge$../design/module_7_segments.v:54$127: $auto$alumacc.cc:485:replace_alu$1082
  creating $alu cell for $ge$../design/module_7_segments.v:54$114: $auto$alumacc.cc:485:replace_alu$1091
  creating $alu cell for $ge$../design/module_7_segments.v:54$101: $auto$alumacc.cc:485:replace_alu$1100
  creating $alu cell for $ge$../design/module_7_segments.v:53$98: $auto$alumacc.cc:485:replace_alu$1109
  creating $alu cell for $ge$../design/module_7_segments.v:53$85: $auto$alumacc.cc:485:replace_alu$1118
  creating $alu cell for $ge$../design/module_7_segments.v:53$72: $auto$alumacc.cc:485:replace_alu$1127
  creating $alu cell for $ge$../design/module_7_segments.v:53$59: $auto$alumacc.cc:485:replace_alu$1136
  creating $alu cell for $ge$../design/module_7_segments.v:53$46: $auto$alumacc.cc:485:replace_alu$1145
  creating $alu cell for $ge$../design/module_7_segments.v:53$33: $auto$alumacc.cc:485:replace_alu$1154
  creating $alu cell for $ge$../design/module_7_segments.v:53$215: $auto$alumacc.cc:485:replace_alu$1167
  creating $alu cell for $ge$../design/module_7_segments.v:53$202: $auto$alumacc.cc:485:replace_alu$1176
  creating $alu cell for $ge$../design/module_7_segments.v:53$189: $auto$alumacc.cc:485:replace_alu$1185
  creating $alu cell for $ge$../design/module_7_segments.v:53$176: $auto$alumacc.cc:485:replace_alu$1194
  creating $alu cell for $ge$../design/module_7_segments.v:53$163: $auto$alumacc.cc:485:replace_alu$1203
  creating $alu cell for $ge$../design/module_7_segments.v:53$150: $auto$alumacc.cc:485:replace_alu$1212
  creating $alu cell for $ge$../design/module_7_segments.v:53$137: $auto$alumacc.cc:485:replace_alu$1221
  creating $alu cell for $ge$../design/module_7_segments.v:53$124: $auto$alumacc.cc:485:replace_alu$1230
  creating $alu cell for $ge$../design/module_7_segments.v:53$111: $auto$alumacc.cc:485:replace_alu$1239
  creating $alu cell for $ge$../design/module_7_segments.v:52$95: $auto$alumacc.cc:485:replace_alu$1248
  creating $alu cell for $ge$../design/module_7_segments.v:52$82: $auto$alumacc.cc:485:replace_alu$1257
  creating $alu cell for $ge$../design/module_7_segments.v:52$69: $auto$alumacc.cc:485:replace_alu$1266
  creating $alu cell for $ge$../design/module_7_segments.v:52$56: $auto$alumacc.cc:485:replace_alu$1275
  creating $alu cell for $ge$../design/module_7_segments.v:52$43: $auto$alumacc.cc:485:replace_alu$1284
  creating $alu cell for $ge$../design/module_7_segments.v:52$30: $auto$alumacc.cc:485:replace_alu$1293
  creating $alu cell for $ge$../design/module_7_segments.v:52$212: $auto$alumacc.cc:485:replace_alu$1302
  creating $alu cell for $ge$../design/module_7_segments.v:52$199: $auto$alumacc.cc:485:replace_alu$1311
  creating $alu cell for $ge$../design/module_7_segments.v:52$186: $auto$alumacc.cc:485:replace_alu$1320
  creating $alu cell for $ge$../design/module_7_segments.v:52$173: $auto$alumacc.cc:485:replace_alu$1329
  creating $alu cell for $ge$../design/module_7_segments.v:52$17: $auto$alumacc.cc:485:replace_alu$1338
  creating $alu cell for $ge$../design/module_7_segments.v:52$160: $auto$alumacc.cc:485:replace_alu$1347
  creating $alu cell for $ge$../design/module_7_segments.v:52$147: $auto$alumacc.cc:485:replace_alu$1356
  creating $alu cell for $ge$../design/module_7_segments.v:52$134: $auto$alumacc.cc:485:replace_alu$1365
  creating $alu cell for $ge$../design/module_7_segments.v:52$121: $auto$alumacc.cc:485:replace_alu$1374
  creating $alu cell for $ge$../design/module_7_segments.v:52$108: $auto$alumacc.cc:485:replace_alu$1383
  creating $alu cell for $add$../design/module_7_segments.v:38$13: $auto$alumacc.cc:485:replace_alu$1392
  creating $alu cell for $add$../design/module_7_segments.v:52$110: $auto$alumacc.cc:485:replace_alu$1395
  creating $alu cell for $add$../design/module_7_segments.v:52$123: $auto$alumacc.cc:485:replace_alu$1398
  creating $alu cell for $add$../design/module_7_segments.v:52$136: $auto$alumacc.cc:485:replace_alu$1401
  creating $alu cell for $add$../design/module_7_segments.v:52$149: $auto$alumacc.cc:485:replace_alu$1404
  creating $alu cell for $add$../design/module_7_segments.v:52$162: $auto$alumacc.cc:485:replace_alu$1407
  creating $alu cell for $add$../design/module_7_segments.v:52$175: $auto$alumacc.cc:485:replace_alu$1410
  creating $alu cell for $add$../design/module_7_segments.v:52$188: $auto$alumacc.cc:485:replace_alu$1413
  creating $alu cell for $add$../design/module_7_segments.v:52$19: $auto$alumacc.cc:485:replace_alu$1416
  creating $alu cell for $add$../design/module_7_segments.v:52$201: $auto$alumacc.cc:485:replace_alu$1419
  creating $alu cell for $add$../design/module_7_segments.v:52$214: $auto$alumacc.cc:485:replace_alu$1422
  creating $alu cell for $add$../design/module_7_segments.v:52$32: $auto$alumacc.cc:485:replace_alu$1425
  creating $alu cell for $add$../design/module_7_segments.v:52$45: $auto$alumacc.cc:485:replace_alu$1428
  creating $alu cell for $add$../design/module_7_segments.v:52$58: $auto$alumacc.cc:485:replace_alu$1431
  creating $alu cell for $add$../design/module_7_segments.v:52$71: $auto$alumacc.cc:485:replace_alu$1434
  creating $alu cell for $add$../design/module_7_segments.v:52$84: $auto$alumacc.cc:485:replace_alu$1437
  creating $alu cell for $add$../design/module_7_segments.v:52$97: $auto$alumacc.cc:485:replace_alu$1440
  creating $alu cell for $add$../design/module_7_segments.v:53$100: $auto$alumacc.cc:485:replace_alu$1443
  creating $alu cell for $add$../design/module_7_segments.v:53$113: $auto$alumacc.cc:485:replace_alu$1446
  creating $alu cell for $add$../design/module_7_segments.v:53$126: $auto$alumacc.cc:485:replace_alu$1449
  creating $alu cell for $add$../design/module_7_segments.v:53$139: $auto$alumacc.cc:485:replace_alu$1452
  creating $alu cell for $add$../design/module_7_segments.v:53$152: $auto$alumacc.cc:485:replace_alu$1455
  creating $alu cell for $add$../design/module_7_segments.v:53$165: $auto$alumacc.cc:485:replace_alu$1458
  creating $alu cell for $add$../design/module_7_segments.v:53$178: $auto$alumacc.cc:485:replace_alu$1461
  creating $alu cell for $add$../design/module_7_segments.v:53$191: $auto$alumacc.cc:485:replace_alu$1464
  creating $alu cell for $add$../design/module_7_segments.v:53$204: $auto$alumacc.cc:485:replace_alu$1467
  creating $alu cell for $add$../design/module_7_segments.v:53$217: $auto$alumacc.cc:485:replace_alu$1470
  creating $alu cell for $add$../design/module_7_segments.v:53$35: $auto$alumacc.cc:485:replace_alu$1473
  creating $alu cell for $add$../design/module_7_segments.v:53$48: $auto$alumacc.cc:485:replace_alu$1476
  creating $alu cell for $add$../design/module_7_segments.v:53$61: $auto$alumacc.cc:485:replace_alu$1479
  creating $alu cell for $add$../design/module_7_segments.v:53$74: $auto$alumacc.cc:485:replace_alu$1482
  creating $alu cell for $add$../design/module_7_segments.v:53$87: $auto$alumacc.cc:485:replace_alu$1485
  creating $alu cell for $add$../design/module_7_segments.v:54$103: $auto$alumacc.cc:485:replace_alu$1488
  creating $alu cell for $add$../design/module_7_segments.v:54$116: $auto$alumacc.cc:485:replace_alu$1491
  creating $alu cell for $add$../design/module_7_segments.v:54$129: $auto$alumacc.cc:485:replace_alu$1494
  creating $alu cell for $add$../design/module_7_segments.v:54$142: $auto$alumacc.cc:485:replace_alu$1497
  creating $alu cell for $add$../design/module_7_segments.v:54$155: $auto$alumacc.cc:485:replace_alu$1500
  creating $alu cell for $add$../design/module_7_segments.v:54$168: $auto$alumacc.cc:485:replace_alu$1503
  creating $alu cell for $add$../design/module_7_segments.v:54$181: $auto$alumacc.cc:485:replace_alu$1506
  creating $alu cell for $add$../design/module_7_segments.v:54$194: $auto$alumacc.cc:485:replace_alu$1509
  creating $alu cell for $add$../design/module_7_segments.v:54$207: $auto$alumacc.cc:485:replace_alu$1512
  creating $alu cell for $add$../design/module_7_segments.v:54$220: $auto$alumacc.cc:485:replace_alu$1515
  creating $alu cell for $add$../design/module_7_segments.v:54$64: $auto$alumacc.cc:485:replace_alu$1518
  creating $alu cell for $add$../design/module_7_segments.v:54$77: $auto$alumacc.cc:485:replace_alu$1521
  creating $alu cell for $add$../design/module_7_segments.v:54$90: $auto$alumacc.cc:485:replace_alu$1524
  creating $alu cell for $add$../design/module_7_segments.v:55$106: $auto$alumacc.cc:485:replace_alu$1527
  creating $alu cell for $add$../design/module_7_segments.v:55$119: $auto$alumacc.cc:485:replace_alu$1530
  creating $alu cell for $add$../design/module_7_segments.v:55$132: $auto$alumacc.cc:485:replace_alu$1533
  creating $alu cell for $add$../design/module_7_segments.v:55$145: $auto$alumacc.cc:485:replace_alu$1536
  creating $alu cell for $add$../design/module_7_segments.v:55$158: $auto$alumacc.cc:485:replace_alu$1539
  creating $alu cell for $add$../design/module_7_segments.v:55$171: $auto$alumacc.cc:485:replace_alu$1542
  creating $alu cell for $add$../design/module_7_segments.v:55$184: $auto$alumacc.cc:485:replace_alu$1545
  creating $alu cell for $add$../design/module_7_segments.v:55$197: $auto$alumacc.cc:485:replace_alu$1548
  creating $alu cell for $add$../design/module_7_segments.v:55$210: $auto$alumacc.cc:485:replace_alu$1551
  creating $alu cell for $add$../design/module_7_segments.v:55$223: $auto$alumacc.cc:485:replace_alu$1554
  creating $alu cell for $add$../design/module_7_segments.v:54$51: $auto$alumacc.cc:485:replace_alu$1557
  creating $alu cell for $add$../design/module_7_segments.v:55$67: $auto$alumacc.cc:485:replace_alu$1560
  creating $alu cell for $add$../design/module_7_segments.v:55$80: $auto$alumacc.cc:485:replace_alu$1563
  creating $alu cell for $add$../design/module_7_segments.v:55$93: $auto$alumacc.cc:485:replace_alu$1566
  creating $alu cell for $neg$../design/module_7_segments.v:0$230: $auto$alumacc.cc:485:replace_alu$1569
  creating $alu cell for $sub$../design/module_7_segments.v:29$9: $auto$alumacc.cc:485:replace_alu$1572
  created 118 $alu and 0 $macc cells.

2.7.12. Executing SHARE pass (SAT-based resource sharing).

2.7.13. Executing OPT pass (performing simple optimizations).

2.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.
<suppressed ~4 debug messages>

2.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_7_segments..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

2.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_7_segments.
Performed a total of 0 changes.

2.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

2.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..
Removed 0 unused cells and 66 unused wires.
<suppressed ~1 debug messages>

2.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_7_segments..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

2.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_7_segments.
Performed a total of 0 changes.

2.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..

2.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.7.13.16. Finished OPT passes. (There is nothing left to do.)

2.7.14. Executing MEMORY pass.

2.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:150:do_switch$509'[0] in module `\module_7_segments': no output FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$509'[0] in module `\module_7_segments': no address FF found.

2.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..

2.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..

2.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..

2.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_7_segments.$auto$proc_rom.cc:150:do_switch$509
<suppressed ~6 debug messages>

2.9. Executing TECHMAP pass (map to technology primitives).

2.9.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

2.9.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

2.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.
<suppressed ~147 debug messages>

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.10.3. Executing OPT_DFF pass (perform DFF optimizations).

2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..
Removed 59 unused cells and 128 unused wires.
<suppressed ~60 debug messages>

2.10.5. Finished fast OPT passes.

2.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:150:do_switch$509 in module \module_7_segments:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.
<suppressed ~4 debug messages>

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_7_segments..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_7_segments.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][3][2]$1962:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$a$1948
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$a$1948 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$a$1948 [6:2] = { 3'001 $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$a$1948 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][3][1]$1959:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$b$1946
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$b$1946 [4] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$b$1946 [2] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$b$1946 [6:5] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$b$1946 [3] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$b$1946 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][3][0]$1956:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945 [6:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][3][3]$1965:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [3] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [6:4] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [2] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [3] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [3] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][3][4]$1968:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][2]$a$1951
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][2]$a$1951 [4]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][2]$a$1951 [6:5] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][2]$a$1951 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $procmux$698:
      Old ports: A={ 2'00 $10$unnamed_block$2.temp[19:16]$47 [3] $14$unnamed_block$2.temp[19:16]$60 [3] }, B={ 1'0 $add$../design/module_7_segments.v:54$77_Y [2:0] }, Y=$19$unnamed_block$2.temp[23:20]$76
      New ports: A={ 1'0 $10$unnamed_block$2.temp[19:16]$47 [3] $14$unnamed_block$2.temp[19:16]$60 [3] }, B=$add$../design/module_7_segments.v:54$77_Y [2:0], Y=$19$unnamed_block$2.temp[23:20]$76 [2:0]
      New connections: $19$unnamed_block$2.temp[23:20]$76 [3] = 1'0
  Optimizing cells in module \module_7_segments.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][2]$1950:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][2]$a$1951, B=7'1111111, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][2]$a$1951 [4] 1'0 }, B=2'11, Y={ $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [4] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [6:5] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [3:1] } = { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$1947:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$a$1948, B=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$b$1940
      New ports: A={ 2'01 $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$a$1948 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$a$1948 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [3] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [3] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [3] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][1]$b$1949 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$b$1940 [5:3] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$b$1940 [1:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$b$1940 [6] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$b$1940 [2] } = { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$b$1940 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$1944:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945, B=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$b$1946, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$a$1939
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$a$1945 [0] }, B={ 2'01 $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$b$1946 [4] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][2][0]$b$1946 [2] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$a$1939 [6:4] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$a$1939 [2] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$a$1939 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$a$1939 [3] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$a$1939 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][0]$a$1939 [0] 1'0 }
  Optimizing cells in module \module_7_segments.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$1941:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942, B=7'1111111, Y=$memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [4] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][1][1]$a$1942 [0] }, B=2'11, Y={ $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937 [4] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937 [6:5] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937 [3:1] } = { $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937 [0] $memory$auto$proc_rom.cc:150:do_switch$509$rdmux[0][0][0]$b$1937 [0] }
  Optimizing cells in module \module_7_segments.
Performed a total of 10 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.
<suppressed ~17 debug messages>

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_7_segments..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_7_segments.
Performed a total of 0 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..
Removed 1 unused cells and 16 unused wires.
<suppressed ~2 debug messages>

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.12.16. Rerunning OPT passes. (Maybe there is more to do..)

2.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_7_segments..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

2.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_7_segments.
Performed a total of 0 changes.

2.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
Removed a total of 0 cells.

2.12.20. Executing OPT_DFF pass (perform DFF optimizations).

2.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..

2.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.12.23. Finished OPT passes. (There is nothing left to do.)

2.13. Executing TECHMAP pass (map to technology primitives).

2.13.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.13.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

2.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$5b0ede14b4db92d138787fe354258a10340a14bd\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_gw1n_alu for cells of type $alu.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:9765f9dcdfc0f6ca1c3e550e5cfd8c586a7470af$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx'.

2.13.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9765f9dcdfc0f6ca1c3e550e5cfd8c586a7470af$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2304.
    dead port 2/2 on $mux $procmux$2298.
    dead port 2/2 on $mux $procmux$2292.
Removed 3 multiplexer ports.
<suppressed ~613 debug messages>

2.13.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9765f9dcdfc0f6ca1c3e550e5cfd8c586a7470af$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx.
<suppressed ~35 debug messages>
Removed 55 unused cells and 69 unused wires.
Using template $paramod$constmap:9765f9dcdfc0f6ca1c3e550e5cfd8c586a7470af$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1139 debug messages>

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.
<suppressed ~920 debug messages>

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_7_segments'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

2.14.3. Executing OPT_DFF pass (perform DFF optimizations).

2.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..
Removed 120 unused cells and 2210 unused wires.
<suppressed ~121 debug messages>

2.14.5. Finished fast OPT passes.

2.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_7_segments.anodo_o using OBUF.
Mapping port module_7_segments.bin_i using IBUF.
Mapping port module_7_segments.catodo_o using OBUF.
Mapping port module_7_segments.clk_i using IBUF.
Mapping port module_7_segments.rst_i using IBUF.

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_7_segments..

2.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~41 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_7_segments.

2.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.21. Executing ABC pass (technology mapping using ABC).

2.21.1. Extracting gate netlist of module `\module_7_segments' to `<abc-temp-dir>/input.blif'..
Extracted 637 gates and 958 wires to a netlist network with 319 inputs and 223 outputs.

2.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      304
ABC RESULTS:        internal signals:      416
ABC RESULTS:           input signals:      319
ABC RESULTS:          output signals:      223
Removing temp directory.
Removed 0 unused cells and 914 unused wires.

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.22.2. Continuing TECHMAP pass.
Using template $paramod$890aa4bf43da5c1aa2675735a695df30d4242c49\$lut for cells of type $lut.
Using template $paramod$0196238465e9897681c14fa001c9aa86522fb04d\$lut for cells of type $lut.
Using template $paramod$3badaa355f695d2e4252efe181d8b1a3b348085e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$2cd9fe6a958425f3e0bd2e16de48a6c48bef365e\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$96a27a162c50e4c45a55e906f82b903446144f6d\$lut for cells of type $lut.
Using template $paramod$e7971887a13e5a5f9afbd748be4f328546ffd47a\$lut for cells of type $lut.
Using template $paramod$d0d9d2191fa65e67d2bbb2da14e29343210c5dc3\$lut for cells of type $lut.
Using template $paramod$df0e01b69498569aea4ae5dc9ce3ee9b57026865\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$7dc691eff9c19c447a0aa5c89d15688d738c97a5\$lut for cells of type $lut.
Using template $paramod$05efeda20a334027d28eb157281546a68d031903\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$89ad8e405130ef2164cb20ef208b5730649c6360\$lut for cells of type $lut.
Using template $paramod$633697dc5d30f7d99a386a9b9ce5e3690ad27dbc\$lut for cells of type $lut.
Using template $paramod$eab4cda1d388399808ca8130b6d69cdcaca2fa04\$lut for cells of type $lut.
Using template $paramod$188ccb25fb089bc750108fcfd2118ce78e8deef6\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$3ddb6b5fd891ce962b48a4f676df08f9907ce51e\$lut for cells of type $lut.
Using template $paramod$896a75ec71ac8fe44c58ae77d75aaa3c413b4acd\$lut for cells of type $lut.
Using template $paramod$e6c52ae3774cbd8351bef720bedd498d3f1980ee\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$7a387db61e5d640257a739dd940c66e09df49dd4\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$baa9bd463aa45ac478516c9422dd1eeb7a7ea985\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$f448042cbf43e478e93408e5e83c7e8fa9872fe6\$lut for cells of type $lut.
Using template $paramod$e02d61ad9a3ad4925334337a4a48bbc76de57755\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$bbbb64386b555cc1df8aa214efc72a5aed123638\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$17c28f46c9d1c92413bf0406bb94666b3e04f401\$lut for cells of type $lut.
Using template $paramod$99e8e978b22ef71f0dc5bc15b07fc355d272684f\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$2066bd0a4d21aab3481bee1669174d41b7b1c176\$lut for cells of type $lut.
Using template $paramod$66cd289664d55f7a503ee93aa59c6910fdb2f821\$lut for cells of type $lut.
Using template $paramod$126a0d2392c585059570b54a8e128caca8a62725\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$278bd683847eac7727dff8003a1c1f2b20cfb7c6\$lut for cells of type $lut.
Using template $paramod$cea8b6ed1335b409ccf7610a545b45a83bdc2358\$lut for cells of type $lut.
Using template $paramod$0736eed7c19ea673411395ef2924bd58a4db1745\$lut for cells of type $lut.
Using template $paramod$08284b47f6e9ec3eefa9ea39d2209edf13a93943\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$66de93a8797a1b1e6711788260ab2af9c401a5ca\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$cffc32aa148e7f2b736ac83593f1693dc0d60cab\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$e144b215bcd18129bc79dba4ab66871fc4e63076\$lut for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$87112c7d511269df645aa80f0e41752d7498bc47\$lut for cells of type $lut.
Using template $paramod$d2512ebe6663c31cb470ffd68fddd80f54bf203a\$lut for cells of type $lut.
Using template $paramod$f795e832a275d5dbfc1cb20d462f5c213ef3a66f\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$8fe1172215970c5cfaa06557ac89463d76ef7f31\$lut for cells of type $lut.
Using template $paramod$6b866d7dd68398b38813873e4274c39b671c1e72\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$f9e86ea65bec101b035781a93ff96bf8ca2f650f\$lut for cells of type $lut.
Using template $paramod$5754787260a6d9371bd532954fc01a3012794551\$lut for cells of type $lut.
Using template $paramod$d25727babb2a012b39f3dbe41638b3490e1013c8\$lut for cells of type $lut.
Using template $paramod$e9665c5efadaba6f958762b7b0914e6e34ad07f9\$lut for cells of type $lut.
Using template $paramod$1105389d7dd9bb30649af81306ba16328e2f6e49\$lut for cells of type $lut.
Using template $paramod$d536a8c142ae983cb20af10cfebaf51a1b83165b\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$bd37f918ad560b8c87afe4a2c5ddf52f5f464cb0\$lut for cells of type $lut.
Using template $paramod$98ea2a50a3ce5cc32ae7342411658e8dd20deb67\$lut for cells of type $lut.
Using template $paramod$6bbd7bd519bdf810bc739079888abc149eff6551\$lut for cells of type $lut.
Using template $paramod$57b30c0318d69466ffa9607d539c64a853f08af3\$lut for cells of type $lut.
Using template $paramod$4a3d1b9e8a0767c5f9f36d1bdfe837b8bb96b210\$lut for cells of type $lut.
Using template $paramod$8888942bff6ede60d365689c42bb552c493730c7\$lut for cells of type $lut.
Using template $paramod$0dd9d789a2a2e6d3f3b7c7d813f2eec2821fced3\$lut for cells of type $lut.
Using template $paramod$dadff75c617cf87bb5b8cfe47ca6c69fb6925370\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$f25ae0d655bf0d7a0af97c0c90d4486133c793c5\$lut for cells of type $lut.
Using template $paramod$7486ffe51b25e3bb79f13b605cf9877f51fe269c\$lut for cells of type $lut.
Using template $paramod$00a5bc45e6667f51f28d5b4677f421958cecc119\$lut for cells of type $lut.
Using template $paramod$cba70b6e653a9200d4db4a28a637d318ceb4e4f3\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$a12f95c32b5a23d79018bbf9562b8711b7a1ad13\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$d8029ce76ea320315888cc1bb450896cac4c4cbb\$lut for cells of type $lut.
Using template $paramod$8383d291062d61b17e5bd2f15faa3abd209eebbb\$lut for cells of type $lut.
Using template $paramod$7c3d4af6dd20a6d54d98d6cd39426f3561a97c91\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$5c2495a61e1b8f97faa9dc3a30371463499f230a\$lut for cells of type $lut.
Using template $paramod$75eda58f62284d9b1f70c43ea12a946492d039b2\$lut for cells of type $lut.
Using template $paramod$b6f9cb1c9fddc015cfe3e4eaf30744db84517e06\$lut for cells of type $lut.
Using template $paramod$de78dfab5faeb3b19c8c4475b9473a96175ad8b4\$lut for cells of type $lut.
Using template $paramod$68c2d917ade15535823dfdb1f50494b9389d2157\$lut for cells of type $lut.
Using template $paramod$8e1c87d5070945b7e7c06ac326ebc41d24984bf3\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$985b8c6226458aeee0c489d49653c554aea712bf\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$d062e4f0d96c4f2eeba04fe7c109e2a936524446\$lut for cells of type $lut.
Using template $paramod$62a13cf862c5a41622ac53b969d09acfb3da2813\$lut for cells of type $lut.
Using template $paramod$1f3d9e41b8852a046a8964629407ac2a74581a71\$lut for cells of type $lut.
Using template $paramod$7125b224d5920c893c2dd3de98a266451c2ebe7d\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$409c4097513d24698dea0a41adaef88fb5763b1b\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$cef5d3958ab64c02e4880553d4ca20b5707ff190\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$855f23e45a7beea2204f9e477a9aed1518323e04\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$882cbe7d6315d9010455da05d483de0d678a30e0\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$9d7b7b647bdfb84c8d2e249b3daf583559e1695e\$lut for cells of type $lut.
Using template $paramod$93b5f6e7db8efb1537b79dfc1f663f0f74aa48c7\$lut for cells of type $lut.
Using template $paramod$0bfaa34ef6d5b8c233add8f10ba847a550719cf0\$lut for cells of type $lut.
Using template $paramod$623c283ced79d4cc9f5eb815743848c13a3f5fe9\$lut for cells of type $lut.
Using template $paramod$fd65618cfe724b012d4cd9dc0432493a46328fd0\$lut for cells of type $lut.
Using template $paramod$76a8ef4801e4adce8b30f917406a4936e15b0782\$lut for cells of type $lut.
Using template $paramod$f6e38361e06f879961f5a6215fa3730a4bf62c2c\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$66a6dcc10725e4ac1083ccf27e0d8f49e2c645ce\$lut for cells of type $lut.
Using template $paramod$9a72434367750a64c9520e7103d707a40253f257\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$a1fb261c4791e5f2263e51595a298951c27d694e\$lut for cells of type $lut.
Using template $paramod$598ad1ff8d164c74b593188af1b3e7f6f1cebc2a\$lut for cells of type $lut.
Using template $paramod$105408ce2103fec44002ffc2c2569d7bac644f40\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$c35f1a48371d24f258e7f9d0539656fd2e06b622\$lut for cells of type $lut.
Using template $paramod$e894218c812d611fb11e02373e450bd0d86d2e01\$lut for cells of type $lut.
Using template $paramod$87f463b6a2b969f61ba41a329d99b50cca2c32c6\$lut for cells of type $lut.
Using template $paramod$33b8c09e62faceb5a5bfa3a5a0eb8d71391e0ebe\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$1b019fb2691c89746677f175fc508aec5b1beaab\$lut for cells of type $lut.
Using template $paramod$c9a6e0b6d014125350c508ac59e8520e6c27ccf1\$lut for cells of type $lut.
Using template $paramod$293844410263aba65a1bd6585913bafbb05212f4\$lut for cells of type $lut.
Using template $paramod$d64a71791903437464a4044e1ee10ad57ab2ce5a\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$2b57d0e3e8212197cc22968c82b3a63399ef9d9c\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$0b85318774852620c0ec5114584faa89f1276fcf\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$12b768d11b4c66ec9f92a3269ddf0b7f1b4db9b3\$lut for cells of type $lut.
Using template $paramod$09a001b35ae5c43dbf4f7bff57e62a336258d0e0\$lut for cells of type $lut.
Using template $paramod$60dcf00e0c128bdd65488ca2d840e372c78684bf\$lut for cells of type $lut.
Using template $paramod$693b2706ca522f5849d7240532881f8f08ca2f8d\$lut for cells of type $lut.
Using template $paramod$276082fc154c041363616334fabfb35863499558\$lut for cells of type $lut.
Using template $paramod$7d747fdc6cc67d89e68f008e3c4dc736e21dd2b9\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$39c0466fa3f55ae820aafadf59fed24bd0c60a40\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3892 debug messages>

2.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_7_segments.
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4499.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4506.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4637.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4637.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4637.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4450$auto$blifparse.cc:525:parse_blif$4704.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)

2.24. Executing SETUNDEF pass (replace undef values with defined constants).

2.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 3360 unused wires.

2.26. Executing AUTONAME pass.
Renamed 106794 objects in module module_7_segments (157 iterations).
<suppressed ~3874 debug messages>

2.27. Executing HIERARCHY pass (managing design hierarchy).

2.27.1. Analyzing design hierarchy..
Top module:  \module_7_segments

2.27.2. Analyzing design hierarchy..
Top module:  \module_7_segments
Removed 0 unused modules.

2.28. Printing statistics.

=== module_7_segments ===

   Number of wires:               1803
   Number of wire bits:           3418
   Number of public wires:        1803
   Number of public wire bits:    3418
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2080
     ALU                           385
     DFFC                            6
     DFFP                           10
     DFFRE                           2
     GND                             1
     IBUF                           18
     LUT1                          625
     LUT2                           86
     LUT3                           49
     LUT4                          215
     MUX2_LUT5                     427
     MUX2_LUT6                     198
     MUX2_LUT7                      38
     MUX2_LUT8                       8
     OBUF                           11
     VCC                             1

2.29. Executing CHECK pass (checking for obvious problems).
Checking module module_7_segments...
Found and reported 0 problems.

2.30. Executing JSON backend.

End of script. Logfile hash: d8238fbfad
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 24x opt_expr (0 sec), 1% 19x opt_clean (0 sec), ...
