// Seed: 1085170950
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1
);
  assign id_0 = id_3 + id_3;
  xnor primCall (id_0, id_5, id_7, id_6);
  always begin : LABEL_0
    id_1 <= id_3;
  end
  tri1 id_4 = -1'b0, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4
  );
endmodule
module module_2 (
    input wand id_0
);
  if (1)
    `define pp_2 0
  else assign id_3 = 1;
  wire id_4;
  \id_5 (
      -1, id_0
  );
endmodule
module module_3 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output tri id_6,
    output wor id_7
);
  assign id_5 = 1'b0;
  module_2 modCall_1 (id_2);
  assign modCall_1.id_3 = 0;
endmodule
