


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


ENTITY Data_FROM_ADC IS


						GENERIC ( display_resulation: INTEGER :=7);		-- counter to get to 97KHz ferquincy 


PORT (

	clk_in : IN STD_LOGIC;
	clr  :   IN STD_LOGIC;
	
	
	
	clock_divider_out_vector: OUT std_logic_vector(display_resulation downto 0)


    );
END Data_FROM_ADC;


ARCHITECTURE Behavioral_Data_FROM_ADC OF Data_FROM_ADC IS


SIGNAL counter:std_logic_vector(display_counter downto 0);





		BEGIN
	
		

		
		clock_divider :PROCESS(clk_in,counter,clr )
						
			BEGIN 

			IF (clk_in'event and clk_in='1') THEN -- starting the  counter 
							counter<= counter+1;
							
	
							

			END IF;
			END PROCESS clock_divider;
		
		clock_divider_out_vector <= counter;




END Behavioral_Data_FROM_ADC;