#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  7 10:40:09 2024
# Process ID: 45262
# Current directory: /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master
# Command line: vivado
# Log file: /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/vivado.log
# Journal file: /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/vivado.jou
# Running On: anthony-HP-Pavilion-Laptop-15-cc1xx, OS: Linux, CPU Frequency: 3692.627 MHz, CPU Physical cores: 4, Host memory: 12422 MB
#-----------------------------------------------------------
start_gui
open_project /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.xpr
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/slave_CRC.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/slave_CRC.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
close [ open /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/sources_1/new/uart_tx.vhd w ]
add_files /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/sources_1/new/uart_tx.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/slave_CRC.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
