lib_name: span_ion
cell_name: comparator_fd_stage_offset
pins: [ "VDD", "VSS", "VINP", "VINN", "IBP_OS", "VOSP", "VOSN", "VOUTP", "B", "IBN_OS", "VOUTN", "Bb", "IBN_MAIN", "IBP_MAIN" ]
instances:
  XOFFSET:
    lib_name: span_ion
    cell_name: comparator_fd_offset
    instpins:
      IBN:
        direction: input
        net_name: "IBN_OS"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VOSN"
        num_bits: 1
      IBP:
        direction: input
        net_name: "IBP_OS"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VOSP"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VOUTN"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VOUTP"
        num_bits: 1
      B:
        direction: input
        net_name: "B"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN16:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN15:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN14:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XMAIN:
    lib_name: span_ion
    cell_name: comparator_fd_stage
    instpins:
      IBN:
        direction: input
        net_name: "IBN_MAIN"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VOUTN"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VOUTP"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VINN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VINP"
        num_bits: 1
