#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  7 11:02:14 2024
# Process ID: 25096
# Current directory: C:/GitHub/jesd204/layers/axi_ad9680_tpl
# Command line: vivado.exe C:\GitHub\jesd204\layers\axi_ad9680_tpl\axi_ad9680_tpl.xpr
# Log file: C:/GitHub/jesd204/layers/axi_ad9680_tpl/vivado.log
# Journal file: C:/GitHub/jesd204/layers/axi_ad9680_tpl\vivado.jou
# Running On: PSD033, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 8388 MB
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'iwavesystems.com::iw-g30m-c7ev-4e004g-e008g-lea:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/jesd204/layers/axi_ad9680_tpl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/jesd204/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:01:06 ; elapsed = 00:01:53 . Memory (MB): peak = 2758.047 ; gain = 1357.348
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/github/jesd204/layers/axi_ad9680_tpl/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'axi_ad9860_tpl' - hence not re-generating.
WARNING: [IP_Flow 19-4963] axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0 has board value specified. The packaged IP will be restricted to usage with board 'iwavesystems.com:iw-g30m-c7ev-4e004g-e008g-lea:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/jesd204/layers/axi_ad9680_tpl/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0/axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_xlslice_0_0/axi_ad9860_tpl_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_0/axi_ad9860_tpl_enable_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_1/axi_ad9860_tpl_enable_xlslice_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_valid_xlslice_0_0/axi_ad9860_tpl_valid_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_2/axi_ad9860_tpl_enable_xlslice_0_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_data_xlslice_0_0/axi_ad9860_tpl_data_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/synth/axi_ad9860_tpl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/axi_ad9860_tpl_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/hdl/axi_ad9860_tpl_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0/axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_xlslice_0_0/axi_ad9860_tpl_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_0/axi_ad9860_tpl_enable_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_1/axi_ad9860_tpl_enable_xlslice_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_valid_xlslice_0_0/axi_ad9860_tpl_valid_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_2/axi_ad9860_tpl_enable_xlslice_0_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_data_xlslice_0_0/axi_ad9860_tpl_data_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/sim/axi_ad9860_tpl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/hdl/axi_ad9860_tpl_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
set_property name axi_ad9680_tpl [ipx::current_core]
set_property display_name axi_ad9680_tpl_v1_0 [ipx::current_core]
set_property description axi_ad9680_tpl_v1_0 [ipx::current_core]
open_bd_design {C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/axi_ad9860_tpl.bd}
Reading block design file <C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/axi_ad9860_tpl.bd>...
Adding component instance block -- analog.devices:user:ad_ip_jesd204_tpl_adc:1.0 - ad_ip_jesd204_tpl_adc
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_xlslice_1
Successfully read diagram <axi_ad9860_tpl> from block design file <C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/axi_ad9860_tpl.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2875.660 ; gain = 59.805
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0 has board value specified. The packaged IP will be restricted to usage with board 'iwavesystems.com:iw-g30m-c7ev-4e004g-e008g-lea:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'axi_ad9860_tpl' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/jesd204/layers/axi_ad9680_tpl/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi': References existing memory map 's_axi'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'link_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/jesd204/layers/axi_ad9680_tpl
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/jesd204/layers/axi_ad9680_tpl'
close_project
open_project C:/GitHub/jesd204/ips/axi_dmac/axi_dmac.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/GitHub/jesd204/ips/axi_dmac/axi_dmac.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'iwavesystems.com::iw-g30m-c7ev-4e004g-e008g-lea:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/jesd204/ips/axi_dmac'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 3157.906 ; gain = 135.074
ipx::open_ipxact_file C:/github/jesd204/ips/axi_dmac/component.xml
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/GitHub/jesd204/ips/axi_dmac/sync_data.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/jesd204/ips/axi_dmac/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/resp.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/ad_mem_asym.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/inc_id.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/address_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_burst_memory.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_regmap.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_regmap_request.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_reset_manager.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_resize_dest.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_resize_src.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_response_manager.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_transfer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_register_slice.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/data_mover.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dest_axi_mm.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dest_axi_stream.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dest_fifo_inf.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dmac_2d_transfer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dmac_sg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/request_arb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/request_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/response_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/response_handler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/splitter.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/src_axi_mm.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/src_axi_stream.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/src_fifo_inf.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/sync_bits.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/sync_event.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/sync_gray.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/up_axi.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/util_axis_fifo.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/util_axis_fifo_address_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/resp.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/ad_mem_asym.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/inc_id.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/address_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_burst_memory.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_regmap.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_regmap_request.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_reset_manager.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_resize_dest.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_resize_src.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_response_manager.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_transfer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_register_slice.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/data_mover.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dest_axi_mm.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dest_axi_stream.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dest_fifo_inf.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dmac_2d_transfer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dmac_sg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/request_arb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/request_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/response_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/response_handler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/splitter.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/src_axi_mm.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/src_axi_stream.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/src_fifo_inf.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/sync_bits.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/sync_event.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/sync_gray.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/up_axi.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/util_axis_fifo.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/util_axis_fifo_address_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
update_compile_order -fileset sources_1
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TSTRB [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_strb [ipx::get_port_maps TSTRB -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TUSER [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_user [ipx::get_port_maps TUSER -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_last [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TDEST [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_dest [ipx::get_port_maps TDEST -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TKEEP [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_keep [ipx::get_port_maps TKEEP -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_id [ipx::get_port_maps TID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/GitHub/jesd204/ips/axi_dmac/sync_data.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/jesd204/ips/axi_dmac/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_request_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_data_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_address_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_response_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'src_request_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'src_data_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'src_address_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'src_response_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'up_req_measured_burst_length' has a dependency on the module local parameter or undefined parameter 'BYTES_PER_BURST_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'up_dma_req_dest_address' has a dependency on the module local parameter or undefined parameter 'BYTES_PER_BEAT_WIDTH_DEST'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'up_dma_req_src_address' has a dependency on the module local parameter or undefined parameter 'BYTES_PER_BEAT_WIDTH_SRC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'up_dma_req_sg_address' has a dependency on the module local parameter or undefined parameter 'BYTES_PER_BEAT_WIDTH_SG'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "inc_id.vh" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "resp.vh" from the top-level HDL file.
INFO: [IP_Flow 19-3164] Bus Interface 'm_dest_axi': References existing address space 'm_dest_axi'.
INFO: [IP_Flow 19-3164] Bus Interface 'm_sg_axi': References existing address space 'm_sg_axi'.
INFO: [IP_Flow 19-3164] Bus Interface 'm_src_axi': References existing address space 'm_src_axi'.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi': References existing memory map 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'fifo_rd_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'fifo_wr_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'm_axis_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/jesd204/ips/axi_dmac
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/jesd204/ips/axi_dmac'
close_project
open_project C:/GitHub/jesd204/ips/axi_dmac/axi_dmac.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/GitHub/jesd204/ips/axi_dmac/axi_dmac.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'iwavesystems.com::iw-g30m-c7ev-4e004g-e008g-lea:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/jesd204/ips/axi_dmac'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3977.340 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/github/jesd204/ips/axi_dmac/component.xml
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/GitHub/jesd204/ips/axi_dmac/sync_data.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/jesd204/ips/axi_dmac/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/resp.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/ad_mem_asym.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/inc_id.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/address_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_burst_memory.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_regmap.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_regmap_request.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_reset_manager.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_resize_dest.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_resize_src.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_response_manager.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_transfer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_register_slice.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/data_mover.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dest_axi_mm.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dest_axi_stream.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dest_fifo_inf.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dmac_2d_transfer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/dmac_sg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/request_arb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/request_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/response_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/response_handler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/splitter.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/src_axi_mm.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/src_axi_stream.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/src_fifo_inf.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/sync_bits.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/sync_event.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/sync_gray.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/up_axi.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/util_axis_fifo.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/util_axis_fifo_address_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/resp.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/ad_mem_asym.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/inc_id.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/address_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_burst_memory.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_regmap.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_regmap_request.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_reset_manager.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_resize_dest.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_resize_src.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_response_manager.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac_transfer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_register_slice.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/data_mover.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dest_axi_mm.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dest_axi_stream.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dest_fifo_inf.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dmac_2d_transfer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/dmac_sg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/request_arb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/request_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/response_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/response_handler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/splitter.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/src_axi_mm.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/src_axi_stream.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/src_fifo_inf.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/sync_bits.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/sync_event.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/sync_gray.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/up_axi.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/util_axis_fifo.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/util_axis_fifo_address_generator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/ips/axi_dmac/axi_dmac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/GitHub/jesd204/ips/axi_dmac/sync_data.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/jesd204/ips/axi_dmac/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_request_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_data_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_address_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_response_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'src_request_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'src_data_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'src_address_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'src_response_id' has a dependency on the module local parameter or undefined parameter 'ID_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'up_req_measured_burst_length' has a dependency on the module local parameter or undefined parameter 'BYTES_PER_BURST_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'up_dma_req_dest_address' has a dependency on the module local parameter or undefined parameter 'BYTES_PER_BEAT_WIDTH_DEST'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'up_dma_req_src_address' has a dependency on the module local parameter or undefined parameter 'BYTES_PER_BEAT_WIDTH_SRC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'up_dma_req_sg_address' has a dependency on the module local parameter or undefined parameter 'BYTES_PER_BEAT_WIDTH_SG'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "inc_id.vh" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "resp.vh" from the top-level HDL file.
INFO: [IP_Flow 19-3164] Bus Interface 'm_dest_axi': References existing address space 'm_dest_axi'.
INFO: [IP_Flow 19-3164] Bus Interface 'm_sg_axi': References existing address space 'm_sg_axi'.
INFO: [IP_Flow 19-3164] Bus Interface 'm_src_axi': References existing address space 'm_src_axi'.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi': References existing memory map 's_axi'.
ipx::add_bus_interface fifo_rd [ipx::current_core]
set_property abstraction_type_vlnv analog.com:interface:fifo_rd_rtl:1.0 [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]
set_property bus_type_vlnv analog.com:interface:fifo_rd:1.0 [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]
set_property interface_mode slave [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]
ipx::add_port_map EN [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]
set_property physical_name fifo_rd_en [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]]
ipx::add_port_map UNDERFLOW [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]
set_property physical_name fifo_rd_underflow [ipx::get_port_maps UNDERFLOW -of_objects [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]]
ipx::add_port_map XFER_REQ [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]
set_property physical_name fifo_rd_xfer_req [ipx::get_port_maps XFER_REQ -of_objects [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]]
ipx::add_port_map DATA [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]
set_property physical_name fifo_rd_dout [ipx::get_port_maps DATA -of_objects [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]]
ipx::add_port_map VALID [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]
set_property physical_name fifo_rd_valid [ipx::get_port_maps VALID -of_objects [ipx::get_bus_interfaces fifo_rd -of_objects [ipx::current_core]]]
ipx::add_bus_interface fifo_wr [ipx::current_core]
set_property abstraction_type_vlnv analog.com:interface:fifo_wr_rtl:1.0 [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]
set_property bus_type_vlnv analog.com:interface:fifo_wr:1.0 [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]
set_property interface_mode slave [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]
ipx::add_port_map EN [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]
set_property physical_name fifo_wr_en [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]]
ipx::add_port_map XFER_REQ [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]
set_property physical_name fifo_wr_xfer_req [ipx::get_port_maps XFER_REQ -of_objects [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]]
ipx::add_port_map SYNC [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]
set_property physical_name fifo_wr_sync [ipx::get_port_maps SYNC -of_objects [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]]
ipx::add_port_map DATA [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]
set_property physical_name fifo_wr_din [ipx::get_port_maps DATA -of_objects [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]]
ipx::add_port_map OVERFLOW [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]
set_property physical_name fifo_wr_overflow [ipx::get_port_maps OVERFLOW -of_objects [ipx::get_bus_interfaces fifo_wr -of_objects [ipx::current_core]]]
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TSTRB [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_strb [ipx::get_port_maps TSTRB -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TUSER [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_user [ipx::get_port_maps TUSER -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TDEST [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_dest [ipx::get_port_maps TDEST -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_last [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TKEEP [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_keep [ipx::get_port_maps TKEEP -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_id [ipx::get_port_maps TID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'fifo_rd_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'fifo_wr_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'm_axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/jesd204/ips/axi_dmac
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/jesd204/ips/axi_dmac'
close_project
open_project C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'iwavesystems.com::iw-g30m-c7ev-4e004g-e008g-lea:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/jesd204/layers/axi_ad9680_tpl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/jesd204/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 4142.195 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/axi_ad9860_tpl.bd}
Reading block design file <C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/axi_ad9860_tpl.bd>...
Adding component instance block -- analog.devices:user:ad_ip_jesd204_tpl_adc:1.0 - ad_ip_jesd204_tpl_adc
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_xlslice_1
Successfully read diagram <axi_ad9860_tpl> from block design file <C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/axi_ad9860_tpl.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4173.324 ; gain = 31.129
delete_bd_objs [get_bd_nets link_data_1] [get_bd_ports link_data]
startgroup
create_bd_port -dir I -from 127 -to 0 link_data
connect_bd_net [get_bd_pins /ad_ip_jesd204_tpl_adc/link_data] [get_bd_ports link_data]
endgroup
save_bd_design
Wrote  : <C:\GitHub\jesd204\layers\axi_ad9680_tpl\axi_ad9680_tpl.srcs\sources_1\bd\axi_ad9860_tpl\axi_ad9860_tpl.bd> 
Wrote  : <C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ui/bd_3ac3e41a.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.runs/synth_1/axi_ad9860_tpl_wrapper.dcp to C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 3
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ad_ip_jesd204_tpl_adc/adc_sync_in
/ad_ip_jesd204_tpl_adc/adc_sync_manual_req_in

Wrote  : <C:\GitHub\jesd204\layers\axi_ad9680_tpl\axi_ad9680_tpl.srcs\sources_1\bd\axi_ad9860_tpl\axi_ad9860_tpl.bd> 
Verilog Output written to : c:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/synth/axi_ad9860_tpl.v
Verilog Output written to : c:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/sim/axi_ad9860_tpl.v
Verilog Output written to : c:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/hdl/axi_ad9860_tpl_wrapper.v
Exporting to file c:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/hw_handoff/axi_ad9860_tpl.hwh
Generated Hardware Definition File c:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/synth/axi_ad9860_tpl.hwdef
[Thu Nov  7 11:47:35 2024] Launched synth_1...
Run output will be captured here: C:/GitHub/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 4449.422 ; gain = 249.660
ipx::open_ipxact_file C:/github/jesd204/layers/axi_ad9680_tpl/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'axi_ad9860_tpl' - hence not re-generating.
WARNING: [IP_Flow 19-4963] axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0 has board value specified. The packaged IP will be restricted to usage with board 'iwavesystems.com:iw-g30m-c7ev-4e004g-e008g-lea:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/jesd204/layers/axi_ad9680_tpl/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0/axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_xlslice_0_0/axi_ad9860_tpl_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_0/axi_ad9860_tpl_enable_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_1/axi_ad9860_tpl_enable_xlslice_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_valid_xlslice_0_0/axi_ad9860_tpl_valid_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_2/axi_ad9860_tpl_enable_xlslice_0_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_data_xlslice_0_0/axi_ad9860_tpl_data_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/synth/axi_ad9860_tpl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/axi_ad9860_tpl_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/hdl/axi_ad9860_tpl_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0/axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_xlslice_0_0/axi_ad9860_tpl_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_0/axi_ad9860_tpl_enable_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_1/axi_ad9860_tpl_enable_xlslice_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_valid_xlslice_0_0/axi_ad9860_tpl_valid_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_enable_xlslice_0_2/axi_ad9860_tpl_enable_xlslice_0_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.srcs/sources_1/bd/axi_ad9860_tpl/ip/axi_ad9860_tpl_data_xlslice_0_0/axi_ad9860_tpl_data_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/sim/axi_ad9860_tpl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/github/jesd204/layers/axi_ad9680_tpl/axi_ad9680_tpl.gen/sources_1/bd/axi_ad9860_tpl/hdl/axi_ad9860_tpl_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::open_ipxact_file: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4451.891 ; gain = 0.000
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] axi_ad9860_tpl_ad_ip_jesd204_tpl_adc_0_0 has board value specified. The packaged IP will be restricted to usage with board 'iwavesystems.com:iw-g30m-c7ev-4e004g-e008g-lea:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'axi_ad9860_tpl' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/jesd204/layers/axi_ad9680_tpl/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi': References existing memory map 's_axi'.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'link_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/jesd204/layers/axi_ad9680_tpl
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/jesd204/layers/axi_ad9680_tpl'
