Analysis & Elaboration report for mips_single_cycle_16
Sat Jan 21 18:43:55 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component|altsyncram_4pk1:auto_generated
  6. Source assignments for mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component|altsyncram_8uu2:auto_generated
  7. Source assignments for mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component|altsyncram_igs1:auto_generated
  8. Parameter Settings for User Entity Instance: mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component
  9. Parameter Settings for User Entity Instance: mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component
 10. Parameter Settings for User Entity Instance: mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component
 11. altsyncram Parameter Settings by Entity Instance
 12. Analysis & Elaboration Settings
 13. Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16"
 14. Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mult_16:_mult_16"
 15. Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16"
 16. Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers"
 17. Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath"
 18. Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16"
 19. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Jan 21 18:43:55 2023       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; mips_single_cycle_16                        ;
; Top-level Entity Name         ; mips_single_cycle_16_tb                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem                                ; data_mem.v      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem                              ; instr_mem.v     ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers ; registers.v     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component|altsyncram_4pk1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component|altsyncram_8uu2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component|altsyncram_igs1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                                               ; Type                                                 ;
+------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                   ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                                  ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                 ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                                  ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                 ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                                                   ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                                                                 ; Untyped                                              ;
; WIDTH_A                            ; 32                                                                  ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                                                                  ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                                                                ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0                                                              ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                                ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                                ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                                ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                                                ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                                ; Untyped                                              ;
; WIDTH_B                            ; 1                                                                   ; Untyped                                              ;
; WIDTHAD_B                          ; 1                                                                   ; Untyped                                              ;
; NUMWORDS_B                         ; 1                                                                   ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                                              ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                              ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                                              ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                                              ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                        ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                                              ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                                                ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                                ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                                ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                                ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                                ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                                ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                                   ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                                   ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                                                   ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                ; Untyped                                              ;
; INIT_FILE                          ; D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                              ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                                                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                              ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                              ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                              ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                              ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                     ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                     ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                                               ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                               ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                                   ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                                           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_4pk1                                                     ; Untyped                                              ;
+------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                                  ; Type                                                                           ;
+------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                      ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                     ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                    ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                     ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                    ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                                                                      ; Untyped                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ; Untyped                                                                        ;
; WIDTH_A                            ; 16                                                                     ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 4                                                                      ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 16                                                                     ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                                                                 ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                                                   ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                                                   ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                   ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                                                                   ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                                                   ; Untyped                                                                        ;
; WIDTH_B                            ; 16                                                                     ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 4                                                                      ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 16                                                                     ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK0                                                                 ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                                 ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                 ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                                                                 ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0                                                                 ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                 ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                                                                   ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                   ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                                                   ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                                                   ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                   ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                                                   ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                                                      ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                                      ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                   ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                                                                      ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                   ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                   ; Untyped                                                                        ;
; INIT_FILE                          ; D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/reg_file.mif ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                 ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                                                      ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                 ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                                                 ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                 ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                                                 ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                        ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                        ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                                                                  ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                  ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                                                      ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V                                                              ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_8uu2                                                        ; Untyped                                                                        ;
+------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                                                              ; Type                                                ;
+------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                  ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                                 ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                                 ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                                                  ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT                                                        ; Untyped                                             ;
; WIDTH_A                            ; 16                                                                 ; Signed Integer                                      ;
; WIDTHAD_A                          ; 16                                                                 ; Signed Integer                                      ;
; NUMWORDS_A                         ; 65536                                                              ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0                                                             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                               ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                               ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                               ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                                                               ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                               ; Untyped                                             ;
; WIDTH_B                            ; 1                                                                  ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                                                  ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                                                  ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                                                             ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                             ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                             ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                             ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                       ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                             ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                                                               ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                               ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                               ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                               ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                               ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                               ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                                  ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                                  ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                               ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                                                  ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                               ; Untyped                                             ;
; INIT_FILE                          ; D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/data.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                             ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                                                  ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                             ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                             ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                             ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                             ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                    ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                    ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                                                              ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                              ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                                  ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                                          ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_igs1                                                    ; Untyped                                             ;
+------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                               ;
; Entity Instance                           ; mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
; Entity Instance                           ; mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
; Entity Instance                           ; mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                  ;
+---------------------------------------------------------------------------------+-------------------------+----------------------+
; Option                                                                          ; Setting                 ; Default Value        ;
+---------------------------------------------------------------------------------+-------------------------+----------------------+
; Device                                                                          ; 5CEBA4F23C7             ;                      ;
; Top-level entity name                                                           ; mips_single_cycle_16_tb ; mips_single_cycle_16 ;
; Family name                                                                     ; Cyclone V               ; Cyclone V            ;
; Use smart compilation                                                           ; Off                     ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                   ;
; Enable compact report table                                                     ; Off                     ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                     ; Off                  ;
; Preserve fewer node names                                                       ; On                      ; On                   ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable               ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                    ; Auto                 ;
; Safe State Machine                                                              ; Off                     ; Off                  ;
; Extract Verilog State Machines                                                  ; On                      ; On                   ;
; Extract VHDL State Machines                                                     ; On                      ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                     ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                      ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                   ;
; Parallel Synthesis                                                              ; On                      ; On                   ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                      ; On                   ;
; Power-Up Don't Care                                                             ; On                      ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                  ;
; Remove Duplicate Registers                                                      ; On                      ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                     ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                     ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                     ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                      ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                     ; Off                  ;
; Optimization Technique                                                          ; Balanced                ; Balanced             ;
; Carry Chain Length                                                              ; 70                      ; 70                   ;
; Auto Carry Chains                                                               ; On                      ; On                   ;
; Auto Open-Drain Pins                                                            ; On                      ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                  ;
; Auto ROM Replacement                                                            ; On                      ; On                   ;
; Auto RAM Replacement                                                            ; On                      ; On                   ;
; Auto DSP Block Replacement                                                      ; On                      ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                   ;
; Strict RAM Replacement                                                          ; Off                     ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                      ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                  ;
; Auto Resource Sharing                                                           ; Off                     ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                      ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                      ; On                   ;
; Report Parameter Settings                                                       ; On                      ; On                   ;
; Report Source Assignments                                                       ; On                      ; On                   ;
; Report Connectivity Checks                                                      ; On                      ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                    ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation   ;
; HDL message level                                                               ; Level2                  ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                     ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                  ;
; Clock MUX Protection                                                            ; On                      ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                  ;
; Block Design Naming                                                             ; Auto                    ; Auto                 ;
; SDC constraint protection                                                       ; Off                     ; Off                  ;
; Synthesis Effort                                                                ; Auto                    ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                     ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                   ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                  ;
+---------------------------------------------------------------------------------+-------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16" ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                         ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+
; in5[15..1] ; Input ; Info     ; Stuck at GND                                                                                    ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mult_16:_mult_16" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; product[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16" ;
+------+--------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                         ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                                                                    ;
; wren_a ; Input ; Info     ; Stuck at GND                                                                                                    ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath"                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_single_cycle_16:_mips_single_cycle_16"                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; write_reg_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_data_a     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_data_b     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset          ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 21 18:43:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle_16 -c mips_single_cycle_16 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mips_single_cycle_16.v
    Info (12023): Found entity 1: mips_single_cycle_16 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_next.v
    Info (12023): Found entity 1: pc_next File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/pc_next.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_16.v
    Info (12023): Found entity 1: alu_16 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_16.v
    Info (12023): Found entity 1: mult_16 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_16_control.v
    Info (12023): Found entity 1: mult_16_control File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_16_datapath.v
    Info (12023): Found entity 1: mult_16_datapath File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16_datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_16.v
    Info (12023): Found entity 1: or_16 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/or_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8to1_16.v
    Info (12023): Found entity 1: mux8to1_16 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux8to1_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8to1.v
    Info (12023): Found entity 1: mux8to1 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux8to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_16.v
    Info (12023): Found entity 1: mux2to1_16 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux2to1_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_16.v
    Info (12023): Found entity 1: add_16 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_4.v
    Info (12023): Found entity 1: add_4 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_1.v
    Info (12023): Found entity 1: add_1 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder_1.v
    Info (12023): Found entity 1: full_adder_1 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/full_adder_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_adder_1.v
    Info (12023): Found entity 1: half_adder_1 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/half_adder_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_16.v
    Info (12023): Found entity 1: and_16 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/and_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_mem.v
    Info (12023): Found entity 1: instr_mem File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: data_mem File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file registers.v
    Info (12023): Found entity 1: registers File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mips_single_cycle_16_tb.v
    Info (12023): Found entity 1: mips_single_cycle_16_tb File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file instr_mem_tb.v
    Info (12023): Found entity 1: instr_mem_tb File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register_file_tb.v
    Info (12023): Found entity 1: register_file_tb File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/register_file_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mult_16_tb.v
    Info (12023): Found entity 1: mult_16_tb File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_16_tb.v
    Info (12023): Found entity 1: alu_16_tb File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_mem_tb.v
    Info (12023): Found entity 1: data_mem_tb File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file registers_tb.v
    Info (12023): Found entity 1: registers_tb File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers_tb.v Line: 3
Info (12127): Elaborating entity "mips_single_cycle_16_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at mips_single_cycle_16_tb.v(19): assignments to clock create a combinational loop File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v Line: 19
Warning (10755): Verilog HDL warning at mips_single_cycle_16_tb.v(23): assignments to fast_clock create a combinational loop File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v Line: 23
Warning (10175): Verilog HDL warning at mips_single_cycle_16_tb.v(27): ignoring unsupported system task File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v Line: 27
Info (12128): Elaborating entity "mips_single_cycle_16" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v Line: 16
Info (12128): Elaborating entity "control_unit" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|control_unit:_control_unit" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16.v Line: 29
Info (12128): Elaborating entity "datapath" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16.v Line: 58
Warning (10036): Verilog HDL or VHDL warning at datapath.v(71): object "shamt" assigned a value but never read File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v Line: 71
Info (12128): Elaborating entity "pc_next" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|pc_next:_pc_next" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v Line: 49
Info (12128): Elaborating entity "instr_mem" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem.v Line: 81
Info (12130): Elaborated megafunction instantiation "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem.v Line: 81
Info (12133): Instantiated megafunction "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4pk1.tdf
    Info (12023): Found entity 1: altsyncram_4pk1 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_4pk1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4pk1" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component|altsyncram_4pk1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 1007 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif Line: 1
    Warning (113027): Addresses ranging from 17 to 1023 are not initialized File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif Line: 1
Warning (113031): 8 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8 warnings found, and 8 warnings are reported. File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif Line: 1
    Warning (113030): Memory Initialization File address 1 is reinitialized File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/ Line: 9
    Warning (113030): Memory Initialization File address 2 is reinitialized File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/ Line: 9
    Warning (113030): Memory Initialization File address 3 is reinitialized File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/ Line: 9
    Warning (113030): Memory Initialization File address 4 is reinitialized File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/ Line: 9
    Warning (113030): Memory Initialization File address 5 is reinitialized File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/ Line: 9
    Warning (113030): Memory Initialization File address 6 is reinitialized File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/ Line: 9
    Warning (113030): Memory Initialization File address 7 is reinitialized File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/ Line: 9
    Warning (113030): Memory Initialization File address 8 is reinitialized File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/ Line: 10
Info (12128): Elaborating entity "register_file" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v Line: 100
Info (12128): Elaborating entity "registers" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/register_file.v Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers.v Line: 103
Info (12130): Elaborated megafunction instantiation "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers.v Line: 103
Info (12133): Instantiated megafunction "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers.v Line: 103
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/reg_file.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8uu2.tdf
    Info (12023): Found entity 1: altsyncram_8uu2 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_8uu2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8uu2" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component|altsyncram_8uu2:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "alu_16" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v Line: 112
Info (12128): Elaborating entity "add_16" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v Line: 34
Info (12128): Elaborating entity "add_4" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_16.v Line: 11
Info (12128): Elaborating entity "add_1" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g0" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_4.v Line: 11
Info (12128): Elaborating entity "full_adder_1" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g0|full_adder_1:g1" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_1.v Line: 11
Info (12128): Elaborating entity "half_adder_1" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g0|full_adder_1:g1|half_adder_1:g0" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/full_adder_1.v Line: 10
Info (12128): Elaborating entity "mult_16" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mult_16:_mult_16" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v Line: 41
Info (12128): Elaborating entity "mult_16_datapath" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mult_16:_mult_16|mult_16_datapath:d0" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16.v Line: 25
Info (12128): Elaborating entity "mult_16_control" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mult_16:_mult_16|mult_16_control:c0" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16.v Line: 38
Info (12128): Elaborating entity "and_16" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|and_16:_and_16" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v Line: 49
Info (12128): Elaborating entity "or_16" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|or_16:_or_16" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v Line: 50
Info (12128): Elaborating entity "mux8to1_16" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v Line: 63
Info (12128): Elaborating entity "mux2to1_16" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux8to1_16.v Line: 17
Info (12128): Elaborating entity "mux2to1" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g15" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux2to1_16.v Line: 7
Info (12128): Elaborating entity "data_mem" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem.v Line: 88
Info (12130): Elaborated megafunction instantiation "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem.v Line: 88
Info (12133): Instantiated megafunction "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_igs1.tdf
    Info (12023): Found entity 1: altsyncram_igs1 File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_igs1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_igs1" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component|altsyncram_igs1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component|altsyncram_igs1:auto_generated|decode_dla:decode3" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_igs1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component|altsyncram_igs1:auto_generated|mux_chb:mux2" File: D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_igs1.tdf Line: 45
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Sat Jan 21 18:43:55 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:20


