===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 4.7952 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2669 (  3.5%)    0.2669 (  5.6%)  FIR Parser
    6.6318 ( 85.8%)    3.6997 ( 77.2%)  'firrtl.circuit' Pipeline
    0.1442 (  1.9%)    0.0808 (  1.7%)    'firrtl.module' Pipeline
    0.1291 (  1.7%)    0.0720 (  1.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0151 (  0.2%)    0.0087 (  0.2%)      LowerCHIRRTL
    0.0113 (  0.1%)    0.0113 (  0.2%)    InferWidths
    0.0517 (  0.7%)    0.0517 (  1.1%)    InferResets
    0.0021 (  0.0%)    0.0021 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.1290 (  1.7%)    0.1290 (  2.7%)    LowerFIRRTLTypes
    5.1462 ( 66.6%)    2.8687 ( 59.8%)    'firrtl.module' Pipeline
    0.1002 (  1.3%)    0.0574 (  1.2%)      ExpandWhens
    5.0460 ( 65.3%)    2.8259 ( 58.9%)      Canonicalizer
    0.0216 (  0.3%)    0.0216 (  0.4%)    Inliner
    0.0250 (  0.3%)    0.0250 (  0.5%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.5113 (  6.6%)    0.5113 ( 10.7%)    'firrtl.module' Pipeline
    0.5113 (  6.6%)    0.5113 ( 10.7%)      Canonicalizer
    0.1128 (  1.5%)    0.1128 (  2.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.6418 (  8.3%)    0.6418 ( 13.4%)  'hw.module' Pipeline
    0.0010 (  0.0%)    0.0010 (  0.0%)    HWCleanup
    0.0319 (  0.4%)    0.0319 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.6078 (  7.9%)    0.6078 ( 12.7%)    Canonicalizer
    0.0010 (  0.0%)    0.0010 (  0.0%)    HWLegalizeModules
    0.0058 (  0.1%)    0.0058 (  0.1%)  HWLegalizeNames
    0.0156 (  0.2%)    0.0156 (  0.3%)  'hw.module' Pipeline
    0.0156 (  0.2%)    0.0156 (  0.3%)    PrettifyVerilog
    0.0515 (  0.7%)    0.0515 (  1.1%)  ExportVerilog emission
    0.0010 (  0.0%)    0.0010 (  0.0%)  Rest
    7.7273 (100.0%)    4.7952 (100.0%)  Total

{
  totalTime: 4.805,
  maxMemory: 69992448
}
