# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jun 24 2018 00:19:12

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for led|refclk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (led|refclk:R vs. led|refclk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst_in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led_0
			6.2.2::Path details for port: led_1
		6.3::PI to PO Path Details
			6.3.1::Path details for port: led_2
			6.3.2::Path details for port: led_3
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst_in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led_0
			6.5.2::Path details for port: led_1
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: led_2
			6.6.2::Path details for port: led_3
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: led|refclk  | Frequency: 174.09 MHz  | Target: 122.40 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
led|refclk    led|refclk     8170             2426        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
rst_in     refclk      3249         led|refclk:R           


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led_0      refclk      9359          led|refclk:R           
led_1      refclk      9724          led|refclk:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
rst_in             led_2               12657       
rst_in             led_3               7313        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
rst_in     refclk      -2729       led|refclk:R           


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led_0      refclk      9059                  led|refclk:R           
led_1      refclk      9424                  led|refclk:R           


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
rst_in             led_2               11746               
rst_in             led_3               6843                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for led|refclk
****************************************
Clock: led|refclk
Frequency: 174.09 MHz | Target: 122.40 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_21_LC_1_8_3/in1
Capture Clock    : count_21_LC_1_8_3/clk
Setup Constraint : 8170p
Path slack       : 2426p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4805
------------------------------------------   ---- 
End-of-path arrival time (ps)                7806
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
count_RNO_0_14_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5561   2426  RISE       1
count_RNO_0_14_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5688   2426  RISE       2
count_RNO_0_15_LC_2_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              5688   2426  RISE       1
count_RNO_0_15_LC_2_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              5814   2426  RISE       2
count_16_LC_2_8_7/carryin            LogicCell40_SEQ_MODE_1010      0              5814   2426  RISE       1
count_16_LC_2_8_7/carryout           LogicCell40_SEQ_MODE_1010    126              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              6136   2426  RISE       2
count_RNO_0_17_LC_2_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              6136   2426  RISE       1
count_RNO_0_17_LC_2_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              6263   2426  RISE       2
count_18_LC_2_9_1/carryin            LogicCell40_SEQ_MODE_1010      0              6263   2426  RISE       1
count_18_LC_2_9_1/carryout           LogicCell40_SEQ_MODE_1010    126              6389   2426  RISE       2
count_19_LC_2_9_2/carryin            LogicCell40_SEQ_MODE_1010      0              6389   2426  RISE       1
count_19_LC_2_9_2/carryout           LogicCell40_SEQ_MODE_1010    126              6515   2426  RISE       2
count_RNO_0_20_LC_2_9_3/carryin      LogicCell40_SEQ_MODE_0000      0              6515   2426  RISE       1
count_RNO_0_20_LC_2_9_3/carryout     LogicCell40_SEQ_MODE_0000    126              6641   2426  RISE       1
I__347/I                             InMux                          0              6641   2426  RISE       1
I__347/O                             InMux                        259              6901   2426  RISE       1
count_RNO_0_21_LC_2_9_4/in3          LogicCell40_SEQ_MODE_0000      0              6901   2426  RISE       1
count_RNO_0_21_LC_2_9_4/lcout        LogicCell40_SEQ_MODE_0000    316              7216   2426  RISE       1
I__345/I                             LocalMux                       0              7216   2426  RISE       1
I__345/O                             LocalMux                     330              7546   2426  RISE       1
I__346/I                             InMux                          0              7546   2426  RISE       1
I__346/O                             InMux                        259              7806   2426  RISE       1
count_21_LC_1_8_3/in1                LogicCell40_SEQ_MODE_1010      0              7806   2426  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (led|refclk:R vs. led|refclk:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_21_LC_1_8_3/in1
Capture Clock    : count_21_LC_1_8_3/clk
Setup Constraint : 8170p
Path slack       : 2426p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4805
------------------------------------------   ---- 
End-of-path arrival time (ps)                7806
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
count_RNO_0_14_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5561   2426  RISE       1
count_RNO_0_14_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5688   2426  RISE       2
count_RNO_0_15_LC_2_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              5688   2426  RISE       1
count_RNO_0_15_LC_2_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              5814   2426  RISE       2
count_16_LC_2_8_7/carryin            LogicCell40_SEQ_MODE_1010      0              5814   2426  RISE       1
count_16_LC_2_8_7/carryout           LogicCell40_SEQ_MODE_1010    126              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              6136   2426  RISE       2
count_RNO_0_17_LC_2_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              6136   2426  RISE       1
count_RNO_0_17_LC_2_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              6263   2426  RISE       2
count_18_LC_2_9_1/carryin            LogicCell40_SEQ_MODE_1010      0              6263   2426  RISE       1
count_18_LC_2_9_1/carryout           LogicCell40_SEQ_MODE_1010    126              6389   2426  RISE       2
count_19_LC_2_9_2/carryin            LogicCell40_SEQ_MODE_1010      0              6389   2426  RISE       1
count_19_LC_2_9_2/carryout           LogicCell40_SEQ_MODE_1010    126              6515   2426  RISE       2
count_RNO_0_20_LC_2_9_3/carryin      LogicCell40_SEQ_MODE_0000      0              6515   2426  RISE       1
count_RNO_0_20_LC_2_9_3/carryout     LogicCell40_SEQ_MODE_0000    126              6641   2426  RISE       1
I__347/I                             InMux                          0              6641   2426  RISE       1
I__347/O                             InMux                        259              6901   2426  RISE       1
count_RNO_0_21_LC_2_9_4/in3          LogicCell40_SEQ_MODE_0000      0              6901   2426  RISE       1
count_RNO_0_21_LC_2_9_4/lcout        LogicCell40_SEQ_MODE_0000    316              7216   2426  RISE       1
I__345/I                             LocalMux                       0              7216   2426  RISE       1
I__345/O                             LocalMux                     330              7546   2426  RISE       1
I__346/I                             InMux                          0              7546   2426  RISE       1
I__346/O                             InMux                        259              7806   2426  RISE       1
count_21_LC_1_8_3/in1                LogicCell40_SEQ_MODE_1010      0              7806   2426  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst_in    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_in
Clock Port        : refclk
Clock Reference   : led|refclk:R
Setup Time        : 3249


Data Path Delay                5710
+ Setup Time                      0
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3249

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_in                                          led                        0      0                  RISE  1       
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
rst_in_ibuf_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__73/I                                         Odrv4                      0      1207               RISE  1       
I__73/O                                         Odrv4                      351    1558               RISE  1       
I__75/I                                         Span4Mux_h                 0      1558               RISE  1       
I__75/O                                         Span4Mux_h                 302    1859               RISE  1       
I__77/I                                         Span4Mux_v                 0      1859               RISE  1       
I__77/O                                         Span4Mux_v                 351    2210               RISE  1       
I__79/I                                         LocalMux                   0      2210               RISE  1       
I__79/O                                         LocalMux                   330    2540               RISE  1       
I__81/I                                         InMux                      0      2540               RISE  1       
I__81/O                                         InMux                      259    2799               RISE  1       
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000  0      2799               RISE  1       
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000  449    3248               RISE  1       
I__69/I                                         Odrv4                      0      3248               RISE  1       
I__69/O                                         Odrv4                      351    3599               RISE  1       
I__70/I                                         IoSpan4Mux                 0      3599               RISE  1       
I__70/O                                         IoSpan4Mux                 288    3886               RISE  1       
I__71/I                                         LocalMux                   0      3886               RISE  1       
I__71/O                                         LocalMux                   330    4216               RISE  1       
I__72/I                                         IoInMux                    0      4216               RISE  1       
I__72/O                                         IoInMux                    259    4475               RISE  1       
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4475               RISE  1       
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5093               RISE  25      
I__365/I                                        gio2CtrlBuf                0      5093               RISE  1       
I__365/O                                        gio2CtrlBuf                0      5093               RISE  1       
I__366/I                                        GlobalMux                  0      5093               RISE  1       
I__366/O                                        GlobalMux                  154    5247               RISE  1       
I__367/I                                        SRMux                      0      5247               RISE  1       
I__367/O                                        SRMux                      463    5710               RISE  1       
count_10_LC_1_8_7/sr                            LogicCell40_SEQ_MODE_1010  0      5710               RISE  1       

Capture Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
refclk                                               led                        0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__377/I                                             gio2CtrlBuf                0      1998               RISE  1       
I__377/O                                             gio2CtrlBuf                0      1998               RISE  1       
I__378/I                                             GlobalMux                  0      1998               RISE  1       
I__378/O                                             GlobalMux                  154    2153               RISE  1       
I__380/I                                             ClkMux                     0      2153               RISE  1       
I__380/O                                             ClkMux                     309    2461               RISE  1       
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led_0     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_0
Clock Port         : refclk
Clock Reference    : led|refclk:R
Clock to Out Delay : 9359


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6358
---------------------------- ------
Clock To Out Delay             9359

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
refclk                                               led                        0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__377/I                                             gio2CtrlBuf                0      1998               RISE  1       
I__377/O                                             gio2CtrlBuf                0      1998               RISE  1       
I__378/I                                             GlobalMux                  0      1998               RISE  1       
I__378/O                                             GlobalMux                  154    2153               RISE  1       
I__380/I                                             ClkMux                     0      2153               RISE  1       
I__380/O                                             ClkMux                     309    2461               RISE  1       
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0Z_0_LC_1_8_1/lcout          LogicCell40_SEQ_MODE_1011  540    3001               FALL  1       
I__102/I                         Odrv4                      0      3001               FALL  1       
I__102/O                         Odrv4                      372    3373               FALL  1       
I__103/I                         Span4Mux_h                 0      3373               FALL  1       
I__103/O                         Span4Mux_h                 316    3689               FALL  1       
I__104/I                         Span4Mux_s3_h              0      3689               FALL  1       
I__104/O                         Span4Mux_s3_h              231    3920               FALL  1       
I__105/I                         IoSpan4Mux                 0      3920               FALL  1       
I__105/O                         IoSpan4Mux                 323    4243               FALL  1       
I__106/I                         LocalMux                   0      4243               FALL  1       
I__106/O                         LocalMux                   309    4551               FALL  1       
I__107/I                         IoInMux                    0      4551               FALL  1       
I__107/O                         IoInMux                    217    4769               FALL  1       
led_0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4769               FALL  1       
led_0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7006               FALL  1       
led_0_obuf_iopad/DIN             IO_PAD                     0      7006               FALL  1       
led_0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9359               FALL  1       
led_0                            led                        0      9359               FALL  1       

6.2.2::Path details for port: led_1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_1
Clock Port         : refclk
Clock Reference    : led|refclk:R
Clock to Out Delay : 9724


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6723
---------------------------- ------
Clock To Out Delay             9724

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
refclk                                               led                        0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__377/I                                             gio2CtrlBuf                0      1998               RISE  1       
I__377/O                                             gio2CtrlBuf                0      1998               RISE  1       
I__378/I                                             GlobalMux                  0      1998               RISE  1       
I__378/O                                             GlobalMux                  154    2153               RISE  1       
I__380/I                                             ClkMux                     0      2153               RISE  1       
I__380/O                                             ClkMux                     309    2461               RISE  1       
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0Z_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1011  540    3001               FALL  1       
I__91/I                          Odrv4                      0      3001               FALL  1       
I__91/O                          Odrv4                      372    3373               FALL  1       
I__92/I                          Span4Mux_h                 0      3373               FALL  1       
I__92/O                          Span4Mux_h                 316    3689               FALL  1       
I__93/I                          Span4Mux_h                 0      3689               FALL  1       
I__93/O                          Span4Mux_h                 316    4004               FALL  1       
I__94/I                          Span4Mux_v                 0      4004               FALL  1       
I__94/O                          Span4Mux_v                 372    4376               FALL  1       
I__95/I                          Span4Mux_s3_h              0      4376               FALL  1       
I__95/O                          Span4Mux_s3_h              231    4607               FALL  1       
I__96/I                          LocalMux                   0      4607               FALL  1       
I__96/O                          LocalMux                   309    4916               FALL  1       
I__97/I                          IoInMux                    0      4916               FALL  1       
I__97/O                          IoInMux                    217    5133               FALL  1       
led_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5133               FALL  1       
led_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7371               FALL  1       
led_1_obuf_iopad/DIN             IO_PAD                     0      7371               FALL  1       
led_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9724               FALL  1       
led_1                            led                        0      9724               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: led_2     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led_2
Input Port       : rst_in
Pad to Pad Delay : 12657

Pad to Pad Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_in                                            led                        0      0                  RISE  1       
rst_in_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
rst_in_ibuf_iopad/DOUT                            IO_PAD                     590    590                RISE  1       
rst_in_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
rst_in_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__73/I                                           Odrv4                      0      1207               RISE  1       
I__73/O                                           Odrv4                      351    1558               RISE  1       
I__75/I                                           Span4Mux_h                 0      1558               RISE  1       
I__75/O                                           Span4Mux_h                 302    1859               RISE  1       
I__77/I                                           Span4Mux_v                 0      1859               RISE  1       
I__77/O                                           Span4Mux_v                 351    2210               RISE  1       
I__79/I                                           LocalMux                   0      2210               RISE  1       
I__79/O                                           LocalMux                   330    2540               RISE  1       
I__81/I                                           InMux                      0      2540               RISE  1       
I__81/O                                           InMux                      259    2799               RISE  1       
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                  LogicCell40_SEQ_MODE_0000  0      2799               RISE  1       
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout                LogicCell40_SEQ_MODE_0000  449    3248               RISE  1       
I__69/I                                           Odrv4                      0      3248               RISE  1       
I__69/O                                           Odrv4                      351    3599               RISE  1       
I__70/I                                           IoSpan4Mux                 0      3599               RISE  1       
I__70/O                                           IoSpan4Mux                 288    3886               RISE  1       
I__71/I                                           LocalMux                   0      3886               RISE  1       
I__71/O                                           LocalMux                   330    4216               RISE  1       
I__72/I                                           IoInMux                    0      4216               RISE  1       
I__72/O                                           IoInMux                    259    4475               RISE  1       
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER    ICE_GB                     0      4475               RISE  1       
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT          ICE_GB                     617    5093               RISE  25      
I__365/I                                          gio2CtrlBuf                0      5093               RISE  1       
I__365/O                                          gio2CtrlBuf                0      5093               RISE  1       
I__366/I                                          GlobalMux                  0      5093               RISE  1       
I__366/O                                          GlobalMux                  154    5247               RISE  1       
I__374/I                                          Glb2LocalMux               0      5247               RISE  1       
I__374/O                                          Glb2LocalMux               449    5696               RISE  1       
I__375/I                                          LocalMux                   0      5696               RISE  1       
I__375/O                                          LocalMux                   330    6025               RISE  1       
I__376/I                                          InMux                      0      6025               RISE  1       
I__376/O                                          InMux                      259    6285               RISE  1       
GB_BUFFER_led_3_c_i_g_THRU_LUT4_0_LC_1_4_3/in0    LogicCell40_SEQ_MODE_0000  0      6285               RISE  1       
GB_BUFFER_led_3_c_i_g_THRU_LUT4_0_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_0000  449    6734               RISE  1       
I__83/I                                           Odrv12                     0      6734               RISE  1       
I__83/O                                           Odrv12                     491    7225               RISE  1       
I__84/I                                           Span12Mux_s6_h             0      7225               RISE  1       
I__84/O                                           Span12Mux_s6_h             252    7477               RISE  1       
I__85/I                                           LocalMux                   0      7477               RISE  1       
I__85/O                                           LocalMux                   330    7807               RISE  1       
I__86/I                                           IoInMux                    0      7807               RISE  1       
I__86/O                                           IoInMux                    259    8066               RISE  1       
led_2_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      8066               RISE  1       
led_2_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   10304              FALL  1       
led_2_obuf_iopad/DIN                              IO_PAD                     0      10304              FALL  1       
led_2_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2353   12657              FALL  1       
led_2                                             led                        0      12657              FALL  1       

6.3.2::Path details for port: led_3     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led_3
Input Port       : rst_in
Pad to Pad Delay : 7313

Pad to Pad Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
rst_in                           led                     0      0                  RISE  1       
rst_in_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
rst_in_ibuf_iopad/DOUT           IO_PAD                  590    590                RISE  1       
rst_in_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
rst_in_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__74/I                          Odrv4                   0      1207               RISE  1       
I__74/O                          Odrv4                   351    1558               RISE  1       
I__76/I                          IoSpan4Mux              0      1558               RISE  1       
I__76/O                          IoSpan4Mux              288    1845               RISE  1       
I__78/I                          IoSpan4Mux              0      1845               RISE  1       
I__78/O                          IoSpan4Mux              288    2133               RISE  1       
I__80/I                          LocalMux                0      2133               RISE  1       
I__80/O                          LocalMux                330    2463               RISE  1       
I__82/I                          IoInMux                 0      2463               RISE  1       
I__82/O                          IoInMux                 259    2722               RISE  1       
led_3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2722               RISE  1       
led_3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   4959               FALL  1       
led_3_obuf_iopad/DIN             IO_PAD                  0      4959               FALL  1       
led_3_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2353   7313               FALL  1       
led_3                            led                     0      7313               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst_in    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_in
Clock Port        : refclk
Clock Reference   : led|refclk:R
Hold Time         : -2729


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5190
---------------------------- ------
Hold Time                     -2729

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_in                                          led                        0      0                  FALL  1       
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
rst_in_ibuf_iopad/DOUT                          IO_PAD                     540    540                FALL  1       
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__73/I                                         Odrv4                      0      1003               FALL  1       
I__73/O                                         Odrv4                      372    1375               FALL  1       
I__75/I                                         Span4Mux_h                 0      1375               FALL  1       
I__75/O                                         Span4Mux_h                 316    1690               FALL  1       
I__77/I                                         Span4Mux_v                 0      1690               FALL  1       
I__77/O                                         Span4Mux_v                 372    2062               FALL  1       
I__79/I                                         LocalMux                   0      2062               FALL  1       
I__79/O                                         LocalMux                   309    2371               FALL  1       
I__81/I                                         InMux                      0      2371               FALL  1       
I__81/O                                         InMux                      217    2588               FALL  1       
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000  0      2588               FALL  1       
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000  386    2974               FALL  1       
I__69/I                                         Odrv4                      0      2974               FALL  1       
I__69/O                                         Odrv4                      372    3345               FALL  1       
I__70/I                                         IoSpan4Mux                 0      3345               FALL  1       
I__70/O                                         IoSpan4Mux                 323    3668               FALL  1       
I__71/I                                         LocalMux                   0      3668               FALL  1       
I__71/O                                         LocalMux                   309    3977               FALL  1       
I__72/I                                         IoInMux                    0      3977               FALL  1       
I__72/O                                         IoInMux                    217    4194               FALL  1       
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4194               FALL  1       
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                     561    4755               FALL  25      
I__365/I                                        gio2CtrlBuf                0      4755               FALL  1       
I__365/O                                        gio2CtrlBuf                0      4755               FALL  1       
I__366/I                                        GlobalMux                  0      4755               FALL  1       
I__366/O                                        GlobalMux                  77     4832               FALL  1       
I__367/I                                        SRMux                      0      4832               FALL  1       
I__367/O                                        SRMux                      358    5190               FALL  1       
count_10_LC_1_8_7/sr                            LogicCell40_SEQ_MODE_1010  0      5190               FALL  1       

Capture Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
refclk                                               led                        0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__377/I                                             gio2CtrlBuf                0      1998               RISE  1       
I__377/O                                             gio2CtrlBuf                0      1998               RISE  1       
I__378/I                                             GlobalMux                  0      1998               RISE  1       
I__378/O                                             GlobalMux                  154    2153               RISE  1       
I__380/I                                             ClkMux                     0      2153               RISE  1       
I__380/O                                             ClkMux                     309    2461               RISE  1       
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led_0     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_0
Clock Port         : refclk
Clock Reference    : led|refclk:R
Clock to Out Delay : 9059


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6058
---------------------------- ------
Clock To Out Delay             9059

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
refclk                                               led                        0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__377/I                                             gio2CtrlBuf                0      1998               RISE  1       
I__377/O                                             gio2CtrlBuf                0      1998               RISE  1       
I__378/I                                             GlobalMux                  0      1998               RISE  1       
I__378/O                                             GlobalMux                  154    2153               RISE  1       
I__380/I                                             ClkMux                     0      2153               RISE  1       
I__380/O                                             ClkMux                     309    2461               RISE  1       
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0Z_0_LC_1_8_1/lcout          LogicCell40_SEQ_MODE_1011  540    3001               RISE  1       
I__102/I                         Odrv4                      0      3001               RISE  1       
I__102/O                         Odrv4                      351    3352               RISE  1       
I__103/I                         Span4Mux_h                 0      3352               RISE  1       
I__103/O                         Span4Mux_h                 302    3654               RISE  1       
I__104/I                         Span4Mux_s3_h              0      3654               RISE  1       
I__104/O                         Span4Mux_s3_h              231    3885               RISE  1       
I__105/I                         IoSpan4Mux                 0      3885               RISE  1       
I__105/O                         IoSpan4Mux                 288    4173               RISE  1       
I__106/I                         LocalMux                   0      4173               RISE  1       
I__106/O                         LocalMux                   330    4502               RISE  1       
I__107/I                         IoInMux                    0      4502               RISE  1       
I__107/O                         IoInMux                    259    4762               RISE  1       
led_0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4762               RISE  1       
led_0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6768               RISE  1       
led_0_obuf_iopad/DIN             IO_PAD                     0      6768               RISE  1       
led_0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   9059               RISE  1       
led_0                            led                        0      9059               RISE  1       

6.5.2::Path details for port: led_1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_1
Clock Port         : refclk
Clock Reference    : led|refclk:R
Clock to Out Delay : 9424


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6423
---------------------------- ------
Clock To Out Delay             9424

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
refclk                                               led                        0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__377/I                                             gio2CtrlBuf                0      1998               RISE  1       
I__377/O                                             gio2CtrlBuf                0      1998               RISE  1       
I__378/I                                             GlobalMux                  0      1998               RISE  1       
I__378/O                                             GlobalMux                  154    2153               RISE  1       
I__380/I                                             ClkMux                     0      2153               RISE  1       
I__380/O                                             ClkMux                     309    2461               RISE  1       
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0Z_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1011  540    3001               RISE  1       
I__91/I                          Odrv4                      0      3001               RISE  1       
I__91/O                          Odrv4                      351    3352               RISE  1       
I__92/I                          Span4Mux_h                 0      3352               RISE  1       
I__92/O                          Span4Mux_h                 302    3654               RISE  1       
I__93/I                          Span4Mux_h                 0      3654               RISE  1       
I__93/O                          Span4Mux_h                 302    3955               RISE  1       
I__94/I                          Span4Mux_v                 0      3955               RISE  1       
I__94/O                          Span4Mux_v                 351    4306               RISE  1       
I__95/I                          Span4Mux_s3_h              0      4306               RISE  1       
I__95/O                          Span4Mux_s3_h              231    4537               RISE  1       
I__96/I                          LocalMux                   0      4537               RISE  1       
I__96/O                          LocalMux                   330    4867               RISE  1       
I__97/I                          IoInMux                    0      4867               RISE  1       
I__97/O                          IoInMux                    259    5126               RISE  1       
led_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5126               RISE  1       
led_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7132               RISE  1       
led_1_obuf_iopad/DIN             IO_PAD                     0      7132               RISE  1       
led_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   9424               RISE  1       
led_1                            led                        0      9424               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: led_2     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led_2
Input Port       : rst_in
Pad to Pad Delay : 11746

Pad to Pad Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_in                                            led                        0      0                  FALL  1       
rst_in_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  FALL  1       
rst_in_ibuf_iopad/DOUT                            IO_PAD                     540    540                FALL  1       
rst_in_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
rst_in_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__73/I                                           Odrv4                      0      1003               FALL  1       
I__73/O                                           Odrv4                      372    1375               FALL  1       
I__75/I                                           Span4Mux_h                 0      1375               FALL  1       
I__75/O                                           Span4Mux_h                 316    1690               FALL  1       
I__77/I                                           Span4Mux_v                 0      1690               FALL  1       
I__77/O                                           Span4Mux_v                 372    2062               FALL  1       
I__79/I                                           LocalMux                   0      2062               FALL  1       
I__79/O                                           LocalMux                   309    2371               FALL  1       
I__81/I                                           InMux                      0      2371               FALL  1       
I__81/O                                           InMux                      217    2588               FALL  1       
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                  LogicCell40_SEQ_MODE_0000  0      2588               FALL  1       
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout                LogicCell40_SEQ_MODE_0000  386    2974               FALL  1       
I__69/I                                           Odrv4                      0      2974               FALL  1       
I__69/O                                           Odrv4                      372    3345               FALL  1       
I__70/I                                           IoSpan4Mux                 0      3345               FALL  1       
I__70/O                                           IoSpan4Mux                 323    3668               FALL  1       
I__71/I                                           LocalMux                   0      3668               FALL  1       
I__71/O                                           LocalMux                   309    3977               FALL  1       
I__72/I                                           IoInMux                    0      3977               FALL  1       
I__72/O                                           IoInMux                    217    4194               FALL  1       
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER    ICE_GB                     0      4194               FALL  1       
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT          ICE_GB                     561    4755               FALL  25      
I__365/I                                          gio2CtrlBuf                0      4755               FALL  1       
I__365/O                                          gio2CtrlBuf                0      4755               FALL  1       
I__366/I                                          GlobalMux                  0      4755               FALL  1       
I__366/O                                          GlobalMux                  77     4832               FALL  1       
I__374/I                                          Glb2LocalMux               0      4832               FALL  1       
I__374/O                                          Glb2LocalMux               358    5190               FALL  1       
I__375/I                                          LocalMux                   0      5190               FALL  1       
I__375/O                                          LocalMux                   309    5499               FALL  1       
I__376/I                                          InMux                      0      5499               FALL  1       
I__376/O                                          InMux                      217    5716               FALL  1       
GB_BUFFER_led_3_c_i_g_THRU_LUT4_0_LC_1_4_3/in0    LogicCell40_SEQ_MODE_0000  0      5716               FALL  1       
GB_BUFFER_led_3_c_i_g_THRU_LUT4_0_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_0000  386    6102               FALL  1       
I__83/I                                           Odrv12                     0      6102               FALL  1       
I__83/O                                           Odrv12                     540    6642               FALL  1       
I__84/I                                           Span12Mux_s6_h             0      6642               FALL  1       
I__84/O                                           Span12Mux_s6_h             281    6922               FALL  1       
I__85/I                                           LocalMux                   0      6922               FALL  1       
I__85/O                                           LocalMux                   309    7231               FALL  1       
I__86/I                                           IoInMux                    0      7231               FALL  1       
I__86/O                                           IoInMux                    217    7448               FALL  1       
led_2_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      7448               FALL  1       
led_2_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2006   9454               RISE  1       
led_2_obuf_iopad/DIN                              IO_PAD                     0      9454               RISE  1       
led_2_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2292   11746              RISE  1       
led_2                                             led                        0      11746              RISE  1       

6.6.2::Path details for port: led_3     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led_3
Input Port       : rst_in
Pad to Pad Delay : 6843

Pad to Pad Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
rst_in                           led                     0      0                  FALL  1       
rst_in_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
rst_in_ibuf_iopad/DOUT           IO_PAD                  540    540                FALL  1       
rst_in_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
rst_in_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__74/I                          Odrv4                   0      1003               FALL  1       
I__74/O                          Odrv4                   372    1375               FALL  1       
I__76/I                          IoSpan4Mux              0      1375               FALL  1       
I__76/O                          IoSpan4Mux              323    1697               FALL  1       
I__78/I                          IoSpan4Mux              0      1697               FALL  1       
I__78/O                          IoSpan4Mux              323    2020               FALL  1       
I__80/I                          LocalMux                0      2020               FALL  1       
I__80/O                          LocalMux                309    2328               FALL  1       
I__82/I                          IoInMux                 0      2328               FALL  1       
I__82/O                          IoInMux                 217    2546               FALL  1       
led_3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2546               FALL  1       
led_3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   4552               RISE  1       
led_3_obuf_iopad/DIN             IO_PAD                  0      4552               RISE  1       
led_3_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2292   6843               RISE  1       
led_3                            led                     0      6843               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_21_LC_1_8_3/in1
Capture Clock    : count_21_LC_1_8_3/clk
Setup Constraint : 8170p
Path slack       : 2426p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4805
------------------------------------------   ---- 
End-of-path arrival time (ps)                7806
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
count_RNO_0_14_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5561   2426  RISE       1
count_RNO_0_14_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5688   2426  RISE       2
count_RNO_0_15_LC_2_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              5688   2426  RISE       1
count_RNO_0_15_LC_2_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              5814   2426  RISE       2
count_16_LC_2_8_7/carryin            LogicCell40_SEQ_MODE_1010      0              5814   2426  RISE       1
count_16_LC_2_8_7/carryout           LogicCell40_SEQ_MODE_1010    126              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              6136   2426  RISE       2
count_RNO_0_17_LC_2_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              6136   2426  RISE       1
count_RNO_0_17_LC_2_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              6263   2426  RISE       2
count_18_LC_2_9_1/carryin            LogicCell40_SEQ_MODE_1010      0              6263   2426  RISE       1
count_18_LC_2_9_1/carryout           LogicCell40_SEQ_MODE_1010    126              6389   2426  RISE       2
count_19_LC_2_9_2/carryin            LogicCell40_SEQ_MODE_1010      0              6389   2426  RISE       1
count_19_LC_2_9_2/carryout           LogicCell40_SEQ_MODE_1010    126              6515   2426  RISE       2
count_RNO_0_20_LC_2_9_3/carryin      LogicCell40_SEQ_MODE_0000      0              6515   2426  RISE       1
count_RNO_0_20_LC_2_9_3/carryout     LogicCell40_SEQ_MODE_0000    126              6641   2426  RISE       1
I__347/I                             InMux                          0              6641   2426  RISE       1
I__347/O                             InMux                        259              6901   2426  RISE       1
count_RNO_0_21_LC_2_9_4/in3          LogicCell40_SEQ_MODE_0000      0              6901   2426  RISE       1
count_RNO_0_21_LC_2_9_4/lcout        LogicCell40_SEQ_MODE_0000    316              7216   2426  RISE       1
I__345/I                             LocalMux                       0              7216   2426  RISE       1
I__345/O                             LocalMux                     330              7546   2426  RISE       1
I__346/I                             InMux                          0              7546   2426  RISE       1
I__346/O                             InMux                        259              7806   2426  RISE       1
count_21_LC_1_8_3/in1                LogicCell40_SEQ_MODE_1010      0              7806   2426  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : ledZ0Z_1_LC_1_8_2/in0
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Setup Constraint : 8170p
Path slack       : 2671p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4489
------------------------------------------   ---- 
End-of-path arrival time (ps)                7490
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__192/I                          Odrv4                          0              6550   2671  RISE       1
I__192/O                          Odrv4                        351              6901   2671  RISE       1
I__197/I                          LocalMux                       0              6901   2671  RISE       1
I__197/O                          LocalMux                     330              7230   2671  RISE       1
I__209/I                          InMux                          0              7230   2671  RISE       1
I__209/O                          InMux                        259              7490   2671  RISE       1
ledZ0Z_1_LC_1_8_2/in0             LogicCell40_SEQ_MODE_1011      0              7490   2671  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_20_LC_1_8_4/in3
Capture Clock    : count_20_LC_1_8_4/clk
Setup Constraint : 8170p
Path slack       : 2679p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4678
------------------------------------------   ---- 
End-of-path arrival time (ps)                7679
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
count_RNO_0_14_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5561   2426  RISE       1
count_RNO_0_14_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5688   2426  RISE       2
count_RNO_0_15_LC_2_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              5688   2426  RISE       1
count_RNO_0_15_LC_2_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              5814   2426  RISE       2
count_16_LC_2_8_7/carryin            LogicCell40_SEQ_MODE_1010      0              5814   2426  RISE       1
count_16_LC_2_8_7/carryout           LogicCell40_SEQ_MODE_1010    126              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              6136   2426  RISE       2
count_RNO_0_17_LC_2_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              6136   2426  RISE       1
count_RNO_0_17_LC_2_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              6263   2426  RISE       2
count_18_LC_2_9_1/carryin            LogicCell40_SEQ_MODE_1010      0              6263   2426  RISE       1
count_18_LC_2_9_1/carryout           LogicCell40_SEQ_MODE_1010    126              6389   2426  RISE       2
count_19_LC_2_9_2/carryin            LogicCell40_SEQ_MODE_1010      0              6389   2426  RISE       1
count_19_LC_2_9_2/carryout           LogicCell40_SEQ_MODE_1010    126              6515   2426  RISE       2
I__354/I                             InMux                          0              6515   2678  RISE       1
I__354/O                             InMux                        259              6775   2678  RISE       1
count_RNO_0_20_LC_2_9_3/in3          LogicCell40_SEQ_MODE_0000      0              6775   2678  RISE       1
count_RNO_0_20_LC_2_9_3/lcout        LogicCell40_SEQ_MODE_0000    316              7090   2678  RISE       1
I__355/I                             LocalMux                       0              7090   2678  RISE       1
I__355/O                             LocalMux                     330              7420   2678  RISE       1
I__356/I                             InMux                          0              7420   2678  RISE       1
I__356/O                             InMux                        259              7679   2678  RISE       1
count_20_LC_1_8_4/in3                LogicCell40_SEQ_MODE_1010      0              7679   2678  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_10_LC_1_8_7/in3
Capture Clock    : count_10_LC_1_8_7/clk
Setup Constraint : 8170p
Path slack       : 2693p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4664
------------------------------------------   ---- 
End-of-path arrival time (ps)                7665
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__193/I                          Odrv4                          0              6550   2692  RISE       1
I__193/O                          Odrv4                        351              6901   2692  RISE       1
I__199/I                          Span4Mux_s1_h                  0              6901   2692  RISE       1
I__199/O                          Span4Mux_s1_h                175              7076   2692  RISE       1
I__211/I                          LocalMux                       0              7076   2692  RISE       1
I__211/O                          LocalMux                     330              7406   2692  RISE       1
I__216/I                          InMux                          0              7406   2692  RISE       1
I__216/O                          InMux                        259              7665   2692  RISE       1
count_10_LC_1_8_7/in3             LogicCell40_SEQ_MODE_1010      0              7665   2692  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_21_LC_1_8_3/in3
Capture Clock    : count_21_LC_1_8_3/clk
Setup Constraint : 8170p
Path slack       : 2693p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4664
------------------------------------------   ---- 
End-of-path arrival time (ps)                7665
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__193/I                          Odrv4                          0              6550   2692  RISE       1
I__193/O                          Odrv4                        351              6901   2692  RISE       1
I__199/I                          Span4Mux_s1_h                  0              6901   2692  RISE       1
I__199/O                          Span4Mux_s1_h                175              7076   2692  RISE       1
I__211/I                          LocalMux                       0              7076   2692  RISE       1
I__211/O                          LocalMux                     330              7406   2692  RISE       1
I__217/I                          InMux                          0              7406   2692  RISE       1
I__217/O                          InMux                        259              7665   2692  RISE       1
count_21_LC_1_8_3/in3             LogicCell40_SEQ_MODE_1010      0              7665   2692  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : ledZ0Z_0_LC_1_8_1/in2
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Setup Constraint : 8170p
Path slack       : 2770p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4489
------------------------------------------   ---- 
End-of-path arrival time (ps)                7490
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__192/I                          Odrv4                          0              6550   2671  RISE       1
I__192/O                          Odrv4                        351              6901   2671  RISE       1
I__198/I                          LocalMux                       0              6901   2770  RISE       1
I__198/O                          LocalMux                     330              7230   2770  RISE       1
I__210/I                          InMux                          0              7230   2770  RISE       1
I__210/O                          InMux                        259              7490   2770  RISE       1
I__215/I                          CascadeMux                     0              7490   2770  RISE       1
I__215/O                          CascadeMux                     0              7490   2770  RISE       1
ledZ0Z_0_LC_1_8_1/in2             LogicCell40_SEQ_MODE_1011      0              7490   2770  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_17_LC_1_8_0/in2
Capture Clock    : count_17_LC_1_8_0/clk
Setup Constraint : 8170p
Path slack       : 2770p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4489
------------------------------------------   ---- 
End-of-path arrival time (ps)                7490
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__192/I                          Odrv4                          0              6550   2671  RISE       1
I__192/O                          Odrv4                        351              6901   2671  RISE       1
I__197/I                          LocalMux                       0              6901   2671  RISE       1
I__197/O                          LocalMux                     330              7230   2671  RISE       1
I__207/I                          InMux                          0              7230   2770  RISE       1
I__207/O                          InMux                        259              7490   2770  RISE       1
I__213/I                          CascadeMux                     0              7490   2770  RISE       1
I__213/O                          CascadeMux                     0              7490   2770  RISE       1
count_17_LC_1_8_0/in2             LogicCell40_SEQ_MODE_1010      0              7490   2770  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_20_LC_1_8_4/in2
Capture Clock    : count_20_LC_1_8_4/clk
Setup Constraint : 8170p
Path slack       : 2770p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4489
------------------------------------------   ---- 
End-of-path arrival time (ps)                7490
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__192/I                          Odrv4                          0              6550   2671  RISE       1
I__192/O                          Odrv4                        351              6901   2671  RISE       1
I__197/I                          LocalMux                       0              6901   2671  RISE       1
I__197/O                          LocalMux                     330              7230   2671  RISE       1
I__208/I                          InMux                          0              7230   2770  RISE       1
I__208/O                          InMux                        259              7490   2770  RISE       1
I__214/I                          CascadeMux                     0              7490   2770  RISE       1
I__214/O                          CascadeMux                     0              7490   2770  RISE       1
count_20_LC_1_8_4/in2             LogicCell40_SEQ_MODE_1010      0              7490   2770  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_15_LC_1_5_0/in1
Capture Clock    : count_15_LC_1_5_0/clk
Setup Constraint : 8170p
Path slack       : 2854p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4377
------------------------------------------   ---- 
End-of-path arrival time (ps)                7378
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
count_RNO_0_14_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5561   2426  RISE       1
count_RNO_0_14_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5688   2426  RISE       2
I__435/I                             InMux                          0              5688   2854  RISE       1
I__435/O                             InMux                        259              5947   2854  RISE       1
count_RNO_0_15_LC_2_8_6/in3          LogicCell40_SEQ_MODE_0000      0              5947   2854  RISE       1
count_RNO_0_15_LC_2_8_6/lcout        LogicCell40_SEQ_MODE_0000    316              6263   2854  RISE       1
I__436/I                             Odrv4                          0              6263   2854  RISE       1
I__436/O                             Odrv4                        351              6613   2854  RISE       1
I__437/I                             Span4Mux_s1_h                  0              6613   2854  RISE       1
I__437/O                             Span4Mux_s1_h                175              6789   2854  RISE       1
I__438/I                             LocalMux                       0              6789   2854  RISE       1
I__438/O                             LocalMux                     330              7118   2854  RISE       1
I__439/I                             InMux                          0              7118   2854  RISE       1
I__439/O                             InMux                        259              7378   2854  RISE       1
count_15_LC_1_5_0/in1                LogicCell40_SEQ_MODE_1010      0              7378   2854  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_17_LC_1_8_0/in0
Capture Clock    : count_17_LC_1_8_0/clk
Setup Constraint : 8170p
Path slack       : 3022p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__240/I                          Odrv4                          0              5996   3022  RISE       1
I__240/O                          Odrv4                        351              6347   3022  RISE       1
I__245/I                          Span4Mux_s2_h                  0              6347   3022  RISE       1
I__245/O                          Span4Mux_s2_h                203              6550   3022  RISE       1
I__253/I                          LocalMux                       0              6550   3022  RISE       1
I__253/O                          LocalMux                     330              6880   3022  RISE       1
I__258/I                          InMux                          0              6880   3022  RISE       1
I__258/O                          InMux                        259              7139   3022  RISE       1
count_17_LC_1_8_0/in0             LogicCell40_SEQ_MODE_1010      0              7139   3022  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_21_LC_1_8_3/in0
Capture Clock    : count_21_LC_1_8_3/clk
Setup Constraint : 8170p
Path slack       : 3022p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__240/I                          Odrv4                          0              5996   3022  RISE       1
I__240/O                          Odrv4                        351              6347   3022  RISE       1
I__245/I                          Span4Mux_s2_h                  0              6347   3022  RISE       1
I__245/O                          Span4Mux_s2_h                203              6550   3022  RISE       1
I__254/I                          LocalMux                       0              6550   3022  RISE       1
I__254/O                          LocalMux                     330              6880   3022  RISE       1
I__262/I                          InMux                          0              6880   3022  RISE       1
I__262/O                          InMux                        259              7139   3022  RISE       1
count_21_LC_1_8_3/in0             LogicCell40_SEQ_MODE_1010      0              7139   3022  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_20_LC_1_8_4/in0
Capture Clock    : count_20_LC_1_8_4/clk
Setup Constraint : 8170p
Path slack       : 3022p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__240/I                          Odrv4                          0              5996   3022  RISE       1
I__240/O                          Odrv4                        351              6347   3022  RISE       1
I__245/I                          Span4Mux_s2_h                  0              6347   3022  RISE       1
I__245/O                          Span4Mux_s2_h                203              6550   3022  RISE       1
I__253/I                          LocalMux                       0              6550   3022  RISE       1
I__253/O                          LocalMux                     330              6880   3022  RISE       1
I__259/I                          InMux                          0              6880   3022  RISE       1
I__259/O                          InMux                        259              7139   3022  RISE       1
count_20_LC_1_8_4/in0             LogicCell40_SEQ_MODE_1010      0              7139   3022  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_4_LC_1_5_1/in0
Capture Clock    : count_4_LC_1_5_1/clk
Setup Constraint : 8170p
Path slack       : 3022p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__195/I                          LocalMux                       0              6550   3022  RISE       1
I__195/O                          LocalMux                     330              6880   3022  RISE       1
I__203/I                          InMux                          0              6880   3022  RISE       1
I__203/O                          InMux                        259              7139   3022  RISE       1
count_4_LC_1_5_1/in0              LogicCell40_SEQ_MODE_1010      0              7139   3022  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_17_LC_1_8_0/in3
Capture Clock    : count_17_LC_1_8_0/clk
Setup Constraint : 8170p
Path slack       : 3057p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4300
------------------------------------------   ---- 
End-of-path arrival time (ps)                7301
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
count_RNO_0_14_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5561   2426  RISE       1
count_RNO_0_14_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5688   2426  RISE       2
count_RNO_0_15_LC_2_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              5688   2426  RISE       1
count_RNO_0_15_LC_2_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              5814   2426  RISE       2
count_16_LC_2_8_7/carryin            LogicCell40_SEQ_MODE_1010      0              5814   2426  RISE       1
count_16_LC_2_8_7/carryout           LogicCell40_SEQ_MODE_1010    126              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              6136   2426  RISE       2
I__410/I                             InMux                          0              6136   3057  RISE       1
I__410/O                             InMux                        259              6396   3057  RISE       1
count_RNO_0_17_LC_2_9_0/in3          LogicCell40_SEQ_MODE_0000      0              6396   3057  RISE       1
count_RNO_0_17_LC_2_9_0/lcout        LogicCell40_SEQ_MODE_0000    316              6711   3057  RISE       1
I__411/I                             LocalMux                       0              6711   3057  RISE       1
I__411/O                             LocalMux                     330              7041   3057  RISE       1
I__412/I                             InMux                          0              7041   3057  RISE       1
I__412/O                             InMux                        259              7301   3057  RISE       1
count_17_LC_1_8_0/in3                LogicCell40_SEQ_MODE_1010      0              7301   3057  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_10_LC_1_8_7/in1
Capture Clock    : count_10_LC_1_8_7/clk
Setup Constraint : 8170p
Path slack       : 3093p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__240/I                          Odrv4                          0              5996   3022  RISE       1
I__240/O                          Odrv4                        351              6347   3022  RISE       1
I__245/I                          Span4Mux_s2_h                  0              6347   3022  RISE       1
I__245/O                          Span4Mux_s2_h                203              6550   3022  RISE       1
I__253/I                          LocalMux                       0              6550   3022  RISE       1
I__253/O                          LocalMux                     330              6880   3022  RISE       1
I__260/I                          InMux                          0              6880   3092  RISE       1
I__260/O                          InMux                        259              7139   3092  RISE       1
count_10_LC_1_8_7/in1             LogicCell40_SEQ_MODE_1010      0              7139   3092  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : ledZ0Z_0_LC_1_8_1/in1
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Setup Constraint : 8170p
Path slack       : 3093p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__240/I                          Odrv4                          0              5996   3022  RISE       1
I__240/O                          Odrv4                        351              6347   3022  RISE       1
I__245/I                          Span4Mux_s2_h                  0              6347   3022  RISE       1
I__245/O                          Span4Mux_s2_h                203              6550   3022  RISE       1
I__253/I                          LocalMux                       0              6550   3022  RISE       1
I__253/O                          LocalMux                     330              6880   3022  RISE       1
I__261/I                          InMux                          0              6880   3092  RISE       1
I__261/O                          InMux                        259              7139   3092  RISE       1
ledZ0Z_0_LC_1_8_1/in1             LogicCell40_SEQ_MODE_1011      0              7139   3092  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_9_LC_1_6_7/in2
Capture Clock    : count_9_LC_1_6_7/clk
Setup Constraint : 8170p
Path slack       : 3121p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__194/I                          LocalMux                       0              6550   3120  RISE       1
I__194/O                          LocalMux                     330              6880   3120  RISE       1
I__200/I                          InMux                          0              6880   3120  RISE       1
I__200/O                          InMux                        259              7139   3120  RISE       1
I__212/I                          CascadeMux                     0              7139   3120  RISE       1
I__212/O                          CascadeMux                     0              7139   3120  RISE       1
count_9_LC_1_6_7/in2              LogicCell40_SEQ_MODE_1010      0              7139   3120  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_14_LC_2_6_7/in1
Capture Clock    : count_14_LC_2_6_7/clk
Setup Constraint : 8170p
Path slack       : 3156p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4075
------------------------------------------   ---- 
End-of-path arrival time (ps)                7076
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
I__266/I                             InMux                          0              5561   3155  RISE       1
I__266/O                             InMux                        259              5821   3155  RISE       1
count_RNO_0_14_LC_2_8_5/in3          LogicCell40_SEQ_MODE_0000      0              5821   3155  RISE       1
count_RNO_0_14_LC_2_8_5/lcout        LogicCell40_SEQ_MODE_0000    316              6136   3155  RISE       1
I__267/I                             Odrv4                          0              6136   3155  RISE       1
I__267/O                             Odrv4                        351              6487   3155  RISE       1
I__268/I                             LocalMux                       0              6487   3155  RISE       1
I__268/O                             LocalMux                     330              6817   3155  RISE       1
I__269/I                             InMux                          0              6817   3155  RISE       1
I__269/O                             InMux                        259              7076   3155  RISE       1
count_14_LC_2_6_7/in1                LogicCell40_SEQ_MODE_1010      0              7076   3155  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : ledZ0Z_1_LC_1_8_2/in3
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Setup Constraint : 8170p
Path slack       : 3219p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__240/I                          Odrv4                          0              5996   3022  RISE       1
I__240/O                          Odrv4                        351              6347   3022  RISE       1
I__245/I                          Span4Mux_s2_h                  0              6347   3022  RISE       1
I__245/O                          Span4Mux_s2_h                203              6550   3022  RISE       1
I__254/I                          LocalMux                       0              6550   3022  RISE       1
I__254/O                          LocalMux                     330              6880   3022  RISE       1
I__263/I                          InMux                          0              6880   3218  RISE       1
I__263/O                          InMux                        259              7139   3218  RISE       1
ledZ0Z_1_LC_1_8_2/in3             LogicCell40_SEQ_MODE_1011      0              7139   3218  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_11_LC_2_6_5/in3
Capture Clock    : count_11_LC_2_6_5/clk
Setup Constraint : 8170p
Path slack       : 3219p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__196/I                          LocalMux                       0              6550   3218  RISE       1
I__196/O                          LocalMux                     330              6880   3218  RISE       1
I__205/I                          InMux                          0              6880   3218  RISE       1
I__205/O                          InMux                        259              7139   3218  RISE       1
count_11_LC_2_6_5/in3             LogicCell40_SEQ_MODE_1010      0              7139   3218  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_7_LC_1_6_0/in3
Capture Clock    : count_7_LC_1_6_0/clk
Setup Constraint : 8170p
Path slack       : 3219p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__194/I                          LocalMux                       0              6550   3120  RISE       1
I__194/O                          LocalMux                     330              6880   3120  RISE       1
I__201/I                          InMux                          0              6880   3218  RISE       1
I__201/O                          InMux                        259              7139   3218  RISE       1
count_7_LC_1_6_0/in3              LogicCell40_SEQ_MODE_1010      0              7139   3218  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_8_LC_1_6_6/in3
Capture Clock    : count_8_LC_1_6_6/clk
Setup Constraint : 8170p
Path slack       : 3219p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__194/I                          LocalMux                       0              6550   3120  RISE       1
I__194/O                          LocalMux                     330              6880   3120  RISE       1
I__202/I                          InMux                          0              6880   3218  RISE       1
I__202/O                          InMux                        259              7139   3218  RISE       1
count_8_LC_1_6_6/in3              LogicCell40_SEQ_MODE_1010      0              7139   3218  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_15_LC_1_5_0/in3
Capture Clock    : count_15_LC_1_5_0/clk
Setup Constraint : 8170p
Path slack       : 3219p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__195/I                          LocalMux                       0              6550   3022  RISE       1
I__195/O                          LocalMux                     330              6880   3022  RISE       1
I__204/I                          InMux                          0              6880   3218  RISE       1
I__204/O                          InMux                        259              7139   3218  RISE       1
count_15_LC_1_5_0/in3             LogicCell40_SEQ_MODE_1010      0              7139   3218  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_14_LC_2_6_7/in3
Capture Clock    : count_14_LC_2_6_7/clk
Setup Constraint : 8170p
Path slack       : 3219p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            4138
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              6550   2671  RISE      13
I__196/I                          LocalMux                       0              6550   3218  RISE       1
I__196/O                          LocalMux                     330              6880   3218  RISE       1
I__206/I                          InMux                          0              6880   3218  RISE       1
I__206/O                          InMux                        259              7139   3218  RISE       1
count_14_LC_2_6_7/in3             LogicCell40_SEQ_MODE_1010      0              7139   3218  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_1_6_7/lcout
Path End         : ledZ0Z_1_LC_1_8_2/in2
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Setup Constraint : 8170p
Path slack       : 3338p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3921
------------------------------------------   ---- 
End-of-path arrival time (ps)                6922
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_1_6_7/lcout           LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE       3
I__318/I                         Odrv4                          0              3001   3282  RISE       1
I__318/O                         Odrv4                        351              3352   3282  RISE       1
I__321/I                         LocalMux                       0              3352   3338  RISE       1
I__321/O                         LocalMux                     330              3682   3338  RISE       1
I__324/I                         InMux                          0              3682   3338  RISE       1
I__324/O                         InMux                        259              3941   3338  RISE       1
count_RNIDAKH_7_LC_2_6_6/in0     LogicCell40_SEQ_MODE_0000      0              3941   3338  RISE       1
count_RNIDAKH_7_LC_2_6_6/lcout   LogicCell40_SEQ_MODE_0000    449              4390   3338  RISE       1
I__264/I                         LocalMux                       0              4390   3338  RISE       1
I__264/O                         LocalMux                     330              4720   3338  RISE       1
I__265/I                         InMux                          0              4720   3338  RISE       1
I__265/O                         InMux                        259              4979   3338  RISE       1
count_RNI23E11_5_LC_1_7_6/in3    LogicCell40_SEQ_MODE_0000      0              4979   3338  RISE       1
count_RNI23E11_5_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_0000    316              5295   3338  RISE       1
I__110/I                         LocalMux                       0              5295   3338  RISE       1
I__110/O                         LocalMux                     330              5624   3338  RISE       1
I__111/I                         InMux                          0              5624   3338  RISE       1
I__111/O                         InMux                        259              5884   3338  RISE       1
count_RNIC35P7_4_LC_1_7_1/in0    LogicCell40_SEQ_MODE_0000      0              5884   3338  RISE       1
count_RNIC35P7_4_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              6333   3338  RISE       2
I__98/I                          LocalMux                       0              6333   3338  RISE       1
I__98/O                          LocalMux                     330              6662   3338  RISE       1
I__100/I                         InMux                          0              6662   3338  RISE       1
I__100/O                         InMux                        259              6922   3338  RISE       1
I__101/I                         CascadeMux                     0              6922   3338  RISE       1
I__101/O                         CascadeMux                     0              6922   3338  RISE       1
ledZ0Z_1_LC_1_8_2/in2            LogicCell40_SEQ_MODE_1011      0              6922   3338  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_1_6_7/lcout
Path End         : ledZ0Z_0_LC_1_8_1/in3
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Setup Constraint : 8170p
Path slack       : 3436p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3921
------------------------------------------   ---- 
End-of-path arrival time (ps)                6922
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_1_6_7/lcout           LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE       3
I__318/I                         Odrv4                          0              3001   3282  RISE       1
I__318/O                         Odrv4                        351              3352   3282  RISE       1
I__321/I                         LocalMux                       0              3352   3338  RISE       1
I__321/O                         LocalMux                     330              3682   3338  RISE       1
I__324/I                         InMux                          0              3682   3338  RISE       1
I__324/O                         InMux                        259              3941   3338  RISE       1
count_RNIDAKH_7_LC_2_6_6/in0     LogicCell40_SEQ_MODE_0000      0              3941   3338  RISE       1
count_RNIDAKH_7_LC_2_6_6/lcout   LogicCell40_SEQ_MODE_0000    449              4390   3338  RISE       1
I__264/I                         LocalMux                       0              4390   3338  RISE       1
I__264/O                         LocalMux                     330              4720   3338  RISE       1
I__265/I                         InMux                          0              4720   3338  RISE       1
I__265/O                         InMux                        259              4979   3338  RISE       1
count_RNI23E11_5_LC_1_7_6/in3    LogicCell40_SEQ_MODE_0000      0              4979   3338  RISE       1
count_RNI23E11_5_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_0000    316              5295   3338  RISE       1
I__110/I                         LocalMux                       0              5295   3338  RISE       1
I__110/O                         LocalMux                     330              5624   3338  RISE       1
I__111/I                         InMux                          0              5624   3338  RISE       1
I__111/O                         InMux                        259              5884   3338  RISE       1
count_RNIC35P7_4_LC_1_7_1/in0    LogicCell40_SEQ_MODE_0000      0              5884   3338  RISE       1
count_RNIC35P7_4_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              6333   3338  RISE       2
I__98/I                          LocalMux                       0              6333   3338  RISE       1
I__98/O                          LocalMux                     330              6662   3338  RISE       1
I__99/I                          InMux                          0              6662   3436  RISE       1
I__99/O                          InMux                        259              6922   3436  RISE       1
ledZ0Z_0_LC_1_8_1/in3            LogicCell40_SEQ_MODE_1011      0              6922   3436  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_11_LC_2_6_5/in1
Capture Clock    : count_11_LC_2_6_5/clk
Setup Constraint : 8170p
Path slack       : 3535p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3696
------------------------------------------   ---- 
End-of-path arrival time (ps)                6697
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
I__291/I                             InMux                          0              5183   3534  RISE       1
I__291/O                             InMux                        259              5442   3534  RISE       1
count_RNO_0_11_LC_2_8_2/in3          LogicCell40_SEQ_MODE_0000      0              5442   3534  RISE       1
count_RNO_0_11_LC_2_8_2/lcout        LogicCell40_SEQ_MODE_0000    316              5758   3534  RISE       1
I__292/I                             Odrv4                          0              5758   3534  RISE       1
I__292/O                             Odrv4                        351              6108   3534  RISE       1
I__293/I                             LocalMux                       0              6108   3534  RISE       1
I__293/O                             LocalMux                     330              6438   3534  RISE       1
I__294/I                             InMux                          0              6438   3534  RISE       1
I__294/O                             InMux                        259              6697   3534  RISE       1
count_11_LC_2_6_5/in1                LogicCell40_SEQ_MODE_1010      0              6697   3534  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_14_LC_2_6_7/in0
Capture Clock    : count_14_LC_2_6_7/clk
Setup Constraint : 8170p
Path slack       : 3576p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3584
------------------------------------------   ---- 
End-of-path arrival time (ps)                6585
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__241/I                          LocalMux                       0              5996   3576  RISE       1
I__241/O                          LocalMux                     330              6326   3576  RISE       1
I__246/I                          InMux                          0              6326   3576  RISE       1
I__246/O                          InMux                        259              6585   3576  RISE       1
count_14_LC_2_6_7/in0             LogicCell40_SEQ_MODE_1010      0              6585   3576  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_15_LC_1_5_0/in0
Capture Clock    : count_15_LC_1_5_0/clk
Setup Constraint : 8170p
Path slack       : 3576p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3584
------------------------------------------   ---- 
End-of-path arrival time (ps)                6585
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__242/I                          LocalMux                       0              5996   3576  RISE       1
I__242/O                          LocalMux                     330              6326   3576  RISE       1
I__247/I                          InMux                          0              6326   3576  RISE       1
I__247/O                          InMux                        259              6585   3576  RISE       1
count_15_LC_1_5_0/in0             LogicCell40_SEQ_MODE_1010      0              6585   3576  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_6_LC_1_6_5/in1
Capture Clock    : count_6_LC_1_6_5/clk
Setup Constraint : 8170p
Path slack       : 3647p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3584
------------------------------------------   ---- 
End-of-path arrival time (ps)                6585
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__243/I                          LocalMux                       0              5996   3646  RISE       1
I__243/O                          LocalMux                     330              6326   3646  RISE       1
I__248/I                          InMux                          0              6326   3646  RISE       1
I__248/O                          InMux                        259              6585   3646  RISE       1
count_6_LC_1_6_5/in1              LogicCell40_SEQ_MODE_1010      0              6585   3646  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_4_LC_1_5_1/in2
Capture Clock    : count_4_LC_1_5_1/clk
Setup Constraint : 8170p
Path slack       : 3675p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3584
------------------------------------------   ---- 
End-of-path arrival time (ps)                6585
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__244/I                          LocalMux                       0              5996   3674  RISE       1
I__244/O                          LocalMux                     330              6326   3674  RISE       1
I__252/I                          InMux                          0              6326   3674  RISE       1
I__252/O                          InMux                        259              6585   3674  RISE       1
I__257/I                          CascadeMux                     0              6585   3674  RISE       1
I__257/O                          CascadeMux                     0              6585   3674  RISE       1
count_4_LC_1_5_1/in2              LogicCell40_SEQ_MODE_1010      0              6585   3674  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_7_LC_1_6_0/in2
Capture Clock    : count_7_LC_1_6_0/clk
Setup Constraint : 8170p
Path slack       : 3675p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3584
------------------------------------------   ---- 
End-of-path arrival time (ps)                6585
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__243/I                          LocalMux                       0              5996   3646  RISE       1
I__243/O                          LocalMux                     330              6326   3646  RISE       1
I__249/I                          InMux                          0              6326   3674  RISE       1
I__249/O                          InMux                        259              6585   3674  RISE       1
I__255/I                          CascadeMux                     0              6585   3674  RISE       1
I__255/O                          CascadeMux                     0              6585   3674  RISE       1
count_7_LC_1_6_0/in2              LogicCell40_SEQ_MODE_1010      0              6585   3674  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_8_LC_1_6_6/in2
Capture Clock    : count_8_LC_1_6_6/clk
Setup Constraint : 8170p
Path slack       : 3675p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3584
------------------------------------------   ---- 
End-of-path arrival time (ps)                6585
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__243/I                          LocalMux                       0              5996   3646  RISE       1
I__243/O                          LocalMux                     330              6326   3646  RISE       1
I__250/I                          InMux                          0              6326   3674  RISE       1
I__250/O                          InMux                        259              6585   3674  RISE       1
I__256/I                          CascadeMux                     0              6585   3674  RISE       1
I__256/O                          CascadeMux                     0              6585   3674  RISE       1
count_8_LC_1_6_6/in2              LogicCell40_SEQ_MODE_1010      0              6585   3674  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_19_LC_2_9_2/in3
Capture Clock    : count_19_LC_2_9_2/clk
Setup Constraint : 8170p
Path slack       : 3710p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3647
------------------------------------------   ---- 
End-of-path arrival time (ps)                6648
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
count_RNO_0_14_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5561   2426  RISE       1
count_RNO_0_14_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5688   2426  RISE       2
count_RNO_0_15_LC_2_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              5688   2426  RISE       1
count_RNO_0_15_LC_2_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              5814   2426  RISE       2
count_16_LC_2_8_7/carryin            LogicCell40_SEQ_MODE_1010      0              5814   2426  RISE       1
count_16_LC_2_8_7/carryout           LogicCell40_SEQ_MODE_1010    126              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              6136   2426  RISE       2
count_RNO_0_17_LC_2_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              6136   2426  RISE       1
count_RNO_0_17_LC_2_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              6263   2426  RISE       2
count_18_LC_2_9_1/carryin            LogicCell40_SEQ_MODE_1010      0              6263   2426  RISE       1
count_18_LC_2_9_1/carryout           LogicCell40_SEQ_MODE_1010    126              6389   2426  RISE       2
I__386/I                             InMux                          0              6389   3709  RISE       1
I__386/O                             InMux                        259              6648   3709  RISE       1
count_19_LC_2_9_2/in3                LogicCell40_SEQ_MODE_1010      0              6648   3709  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_19_LC_2_9_2/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_6_LC_1_6_5/in2
Capture Clock    : count_6_LC_1_6_5/clk
Setup Constraint : 8170p
Path slack       : 3759p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3500
------------------------------------------   ---- 
End-of-path arrival time (ps)                6501
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__118/I                          LocalMux                       0              4741   2671  RISE       1
I__118/O                          LocalMux                     330              5070   2671  RISE       1
I__120/I                          InMux                          0              5070   2671  RISE       1
I__120/O                          InMux                        259              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5330   2671  RISE       1
count_RNIFGS82_12_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5645   2671  RISE       1
I__108/I                          LocalMux                       0              5645   2671  RISE       1
I__108/O                          LocalMux                     330              5975   2671  RISE       1
I__109/I                          InMux                          0              5975   2671  RISE       1
I__109/O                          InMux                        259              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in3    LogicCell40_SEQ_MODE_0000      0              6235   2671  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/ltout  LogicCell40_SEQ_MODE_0000    267              6501   3759  RISE       1
I__88/I                           CascadeMux                     0              6501   3759  RISE       1
I__88/O                           CascadeMux                     0              6501   3759  RISE       1
count_6_LC_1_6_5/in2              LogicCell40_SEQ_MODE_1010      0              6501   3759  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_9_LC_1_6_7/in3
Capture Clock    : count_9_LC_1_6_7/clk
Setup Constraint : 8170p
Path slack       : 3773p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3584
------------------------------------------   ---- 
End-of-path arrival time (ps)                6585
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              5996   3022  RISE      13
I__243/I                          LocalMux                       0              5996   3646  RISE       1
I__243/O                          LocalMux                     330              6326   3646  RISE       1
I__251/I                          InMux                          0              6326   3773  RISE       1
I__251/O                          InMux                        259              6585   3773  RISE       1
count_9_LC_1_6_7/in3              LogicCell40_SEQ_MODE_1010      0              6585   3773  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_9_LC_1_6_7/in1
Capture Clock    : count_9_LC_1_6_7/clk
Setup Constraint : 8170p
Path slack       : 3787p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3444
------------------------------------------   ---- 
End-of-path arrival time (ps)                6445
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
I__314/I                             InMux                          0              4930   3787  RISE       1
I__314/O                             InMux                        259              5190   3787  RISE       1
count_RNO_0_9_LC_2_8_0/in3           LogicCell40_SEQ_MODE_0000      0              5190   3787  RISE       1
count_RNO_0_9_LC_2_8_0/lcout         LogicCell40_SEQ_MODE_0000    316              5505   3787  RISE       1
I__315/I                             Odrv4                          0              5505   3787  RISE       1
I__315/O                             Odrv4                        351              5856   3787  RISE       1
I__316/I                             LocalMux                       0              5856   3787  RISE       1
I__316/O                             LocalMux                     330              6185   3787  RISE       1
I__317/I                             InMux                          0              6185   3787  RISE       1
I__317/O                             InMux                        259              6445   3787  RISE       1
count_9_LC_1_6_7/in1                 LogicCell40_SEQ_MODE_1010      0              6445   3787  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_18_LC_2_9_1/in3
Capture Clock    : count_18_LC_2_9_1/clk
Setup Constraint : 8170p
Path slack       : 3836p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3521
------------------------------------------   ---- 
End-of-path arrival time (ps)                6522
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
count_RNO_0_14_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5561   2426  RISE       1
count_RNO_0_14_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5688   2426  RISE       2
count_RNO_0_15_LC_2_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              5688   2426  RISE       1
count_RNO_0_15_LC_2_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              5814   2426  RISE       2
count_16_LC_2_8_7/carryin            LogicCell40_SEQ_MODE_1010      0              5814   2426  RISE       1
count_16_LC_2_8_7/carryout           LogicCell40_SEQ_MODE_1010    126              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              5940   2426  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              6136   2426  RISE       2
count_RNO_0_17_LC_2_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              6136   2426  RISE       1
count_RNO_0_17_LC_2_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              6263   2426  RISE       2
I__399/I                             InMux                          0              6263   3836  RISE       1
I__399/O                             InMux                        259              6522   3836  RISE       1
count_18_LC_2_9_1/in3                LogicCell40_SEQ_MODE_1010      0              6522   3836  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_18_LC_2_9_1/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_10_LC_1_8_7/in0
Capture Clock    : count_10_LC_1_8_7/clk
Setup Constraint : 8170p
Path slack       : 3940p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3220
------------------------------------------   ---- 
End-of-path arrival time (ps)                6221
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
I__303/I                             InMux                          0              5056   3941  RISE       1
I__303/O                             InMux                        259              5316   3941  RISE       1
count_RNO_0_10_LC_2_8_1/in3          LogicCell40_SEQ_MODE_0000      0              5316   3941  RISE       1
count_RNO_0_10_LC_2_8_1/lcout        LogicCell40_SEQ_MODE_0000    316              5631   3941  RISE       1
I__304/I                             LocalMux                       0              5631   3941  RISE       1
I__304/O                             LocalMux                     330              5961   3941  RISE       1
I__305/I                             InMux                          0              5961   3941  RISE       1
I__305/O                             InMux                        259              6221   3941  RISE       1
count_10_LC_1_8_7/in0                LogicCell40_SEQ_MODE_1010      0              6221   3941  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_6_LC_1_6_5/in0
Capture Clock    : count_6_LC_1_6_5/clk
Setup Constraint : 8170p
Path slack       : 4025p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3135
------------------------------------------   ---- 
End-of-path arrival time (ps)                6136
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__219/I                          Odrv12                         0              5056   4025  RISE       1
I__219/O                          Odrv12                       491              5547   4025  RISE       1
I__226/I                          LocalMux                       0              5547   4025  RISE       1
I__226/O                          LocalMux                     330              5877   4025  RISE       1
I__230/I                          InMux                          0              5877   4025  RISE       1
I__230/O                          InMux                        259              6136   4025  RISE       1
count_6_LC_1_6_5/in0              LogicCell40_SEQ_MODE_1010      0              6136   4025  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_9_LC_1_6_7/in0
Capture Clock    : count_9_LC_1_6_7/clk
Setup Constraint : 8170p
Path slack       : 4025p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3135
------------------------------------------   ---- 
End-of-path arrival time (ps)                6136
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__219/I                          Odrv12                         0              5056   4025  RISE       1
I__219/O                          Odrv12                       491              5547   4025  RISE       1
I__226/I                          LocalMux                       0              5547   4025  RISE       1
I__226/O                          LocalMux                     330              5877   4025  RISE       1
I__233/I                          InMux                          0              5877   4025  RISE       1
I__233/O                          InMux                        259              6136   4025  RISE       1
count_9_LC_1_6_7/in0              LogicCell40_SEQ_MODE_1010      0              6136   4025  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_7_LC_1_6_0/in1
Capture Clock    : count_7_LC_1_6_0/clk
Setup Constraint : 8170p
Path slack       : 4096p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3135
------------------------------------------   ---- 
End-of-path arrival time (ps)                6136
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__219/I                          Odrv12                         0              5056   4025  RISE       1
I__219/O                          Odrv12                       491              5547   4025  RISE       1
I__226/I                          LocalMux                       0              5547   4025  RISE       1
I__226/O                          LocalMux                     330              5877   4025  RISE       1
I__231/I                          InMux                          0              5877   4095  RISE       1
I__231/O                          InMux                        259              6136   4095  RISE       1
count_7_LC_1_6_0/in1              LogicCell40_SEQ_MODE_1010      0              6136   4095  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_8_LC_1_6_6/in1
Capture Clock    : count_8_LC_1_6_6/clk
Setup Constraint : 8170p
Path slack       : 4096p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3135
------------------------------------------   ---- 
End-of-path arrival time (ps)                6136
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__219/I                          Odrv12                         0              5056   4025  RISE       1
I__219/O                          Odrv12                       491              5547   4025  RISE       1
I__226/I                          LocalMux                       0              5547   4025  RISE       1
I__226/O                          LocalMux                     330              5877   4025  RISE       1
I__232/I                          InMux                          0              5877   4095  RISE       1
I__232/O                          InMux                        259              6136   4095  RISE       1
count_8_LC_1_6_6/in1              LogicCell40_SEQ_MODE_1010      0              6136   4095  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_15_LC_1_5_0/in2
Capture Clock    : count_15_LC_1_5_0/clk
Setup Constraint : 8170p
Path slack       : 4124p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3135
------------------------------------------   ---- 
End-of-path arrival time (ps)                6136
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__219/I                          Odrv12                         0              5056   4025  RISE       1
I__219/O                          Odrv12                       491              5547   4025  RISE       1
I__227/I                          LocalMux                       0              5547   4123  RISE       1
I__227/O                          LocalMux                     330              5877   4123  RISE       1
I__234/I                          InMux                          0              5877   4123  RISE       1
I__234/O                          InMux                        259              6136   4123  RISE       1
I__238/I                          CascadeMux                     0              6136   4123  RISE       1
I__238/O                          CascadeMux                     0              6136   4123  RISE       1
count_15_LC_1_5_0/in2             LogicCell40_SEQ_MODE_1010      0              6136   4123  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_11_LC_2_6_5/in0
Capture Clock    : count_11_LC_2_6_5/clk
Setup Constraint : 8170p
Path slack       : 4165p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2995
------------------------------------------   ---- 
End-of-path arrival time (ps)                5996
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__220/I                          Odrv4                          0              5056   4165  RISE       1
I__220/O                          Odrv4                        351              5407   4165  RISE       1
I__228/I                          LocalMux                       0              5407   4165  RISE       1
I__228/O                          LocalMux                     330              5737   4165  RISE       1
I__236/I                          InMux                          0              5737   4165  RISE       1
I__236/O                          InMux                        259              5996   4165  RISE       1
count_11_LC_2_6_5/in0             LogicCell40_SEQ_MODE_1010      0              5996   4165  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_4_LC_1_5_1/in3
Capture Clock    : count_4_LC_1_5_1/clk
Setup Constraint : 8170p
Path slack       : 4222p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3135
------------------------------------------   ---- 
End-of-path arrival time (ps)                6136
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__219/I                          Odrv12                         0              5056   4025  RISE       1
I__219/O                          Odrv12                       491              5547   4025  RISE       1
I__227/I                          LocalMux                       0              5547   4123  RISE       1
I__227/O                          LocalMux                     330              5877   4123  RISE       1
I__235/I                          InMux                          0              5877   4221  RISE       1
I__235/O                          InMux                        259              6136   4221  RISE       1
count_4_LC_1_5_1/in3              LogicCell40_SEQ_MODE_1010      0              6136   4221  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_14_LC_2_6_7/in2
Capture Clock    : count_14_LC_2_6_7/clk
Setup Constraint : 8170p
Path slack       : 4264p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2995
------------------------------------------   ---- 
End-of-path arrival time (ps)                5996
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__220/I                          Odrv4                          0              5056   4165  RISE       1
I__220/O                          Odrv4                        351              5407   4165  RISE       1
I__228/I                          LocalMux                       0              5407   4165  RISE       1
I__228/O                          LocalMux                     330              5737   4165  RISE       1
I__237/I                          InMux                          0              5737   4264  RISE       1
I__237/O                          InMux                        259              5996   4264  RISE       1
I__239/I                          CascadeMux                     0              5996   4264  RISE       1
I__239/O                          CascadeMux                     0              5996   4264  RISE       1
count_14_LC_2_6_7/in2             LogicCell40_SEQ_MODE_1010      0              5996   4264  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_16_LC_2_8_7/in3
Capture Clock    : count_16_LC_2_8_7/clk
Setup Constraint : 8170p
Path slack       : 4285p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            3072
------------------------------------------   ---- 
End-of-path arrival time (ps)                6073
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
count_13_LC_2_8_4/carryin            LogicCell40_SEQ_MODE_1010      0              5435   2426  RISE       1
count_13_LC_2_8_4/carryout           LogicCell40_SEQ_MODE_1010    126              5561   2426  RISE       2
count_RNO_0_14_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              5561   2426  RISE       1
count_RNO_0_14_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              5688   2426  RISE       2
count_RNO_0_15_LC_2_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              5688   2426  RISE       1
count_RNO_0_15_LC_2_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              5814   2426  RISE       2
I__424/I                             InMux                          0              5814   4285  RISE       1
I__424/O                             InMux                        259              6073   4285  RISE       1
count_16_LC_2_8_7/in3                LogicCell40_SEQ_MODE_1010      0              6073   4285  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_16_LC_2_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_11_LC_2_6_5/in2
Capture Clock    : count_11_LC_2_6_5/clk
Setup Constraint : 8170p
Path slack       : 4313p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2946
------------------------------------------   ---- 
End-of-path arrival time (ps)                5947
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              4741   2671  RISE       2
I__119/I                          Odrv4                          0              4741   3022  RISE       1
I__119/O                          Odrv4                        351              5091   3022  RISE       1
I__121/I                          LocalMux                       0              5091   3022  RISE       1
I__121/O                          LocalMux                     330              5421   3022  RISE       1
I__122/I                          InMux                          0              5421   3022  RISE       1
I__122/O                          InMux                        259              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/in3    LogicCell40_SEQ_MODE_0000      0              5681   3022  RISE       1
count_RNIJKS82_14_LC_2_6_4/ltout  LogicCell40_SEQ_MODE_0000    267              5947   4313  RISE       1
I__117/I                          CascadeMux                     0              5947   4313  RISE       1
I__117/O                          CascadeMux                     0              5947   4313  RISE       1
count_11_LC_2_6_5/in2             LogicCell40_SEQ_MODE_1010      0              5947   4313  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_8_LC_1_6_6/in0
Capture Clock    : count_8_LC_1_6_6/clk
Setup Constraint : 8170p
Path slack       : 4389p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2771
------------------------------------------   ---- 
End-of-path arrival time (ps)                5772
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
I__326/I                             InMux                          0              4607   4390  RISE       1
I__326/O                             InMux                        259              4867   4390  RISE       1
count_RNO_0_8_LC_2_7_7/in3           LogicCell40_SEQ_MODE_0000      0              4867   4390  RISE       1
count_RNO_0_8_LC_2_7_7/lcout         LogicCell40_SEQ_MODE_0000    316              5183   4390  RISE       1
I__327/I                             LocalMux                       0              5183   4390  RISE       1
I__327/O                             LocalMux                     330              5512   4390  RISE       1
I__328/I                             InMux                          0              5512   4390  RISE       1
I__328/O                             InMux                        259              5772   4390  RISE       1
count_8_LC_1_6_6/in0                 LogicCell40_SEQ_MODE_1010      0              5772   4390  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_7_LC_1_6_0/in0
Capture Clock    : count_7_LC_1_6_0/clk
Setup Constraint : 8170p
Path slack       : 4516p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2644
------------------------------------------   ---- 
End-of-path arrival time (ps)                5645
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
I__336/I                             InMux                          0              4481   4516  RISE       1
I__336/O                             InMux                        259              4741   4516  RISE       1
count_RNO_0_7_LC_2_7_6/in3           LogicCell40_SEQ_MODE_0000      0              4741   4516  RISE       1
count_RNO_0_7_LC_2_7_6/lcout         LogicCell40_SEQ_MODE_0000    316              5056   4516  RISE       1
I__337/I                             LocalMux                       0              5056   4516  RISE       1
I__337/O                             LocalMux                     330              5386   4516  RISE       1
I__338/I                             InMux                          0              5386   4516  RISE       1
I__338/O                             InMux                        259              5645   4516  RISE       1
count_7_LC_1_6_0/in0                 LogicCell40_SEQ_MODE_1010      0              5645   4516  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : ledZ0Z_0_LC_1_8_1/in0
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Setup Constraint : 8170p
Path slack       : 4516p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2644
------------------------------------------   ---- 
End-of-path arrival time (ps)                5645
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__218/I                          LocalMux                       0              5056   4516  RISE       1
I__218/O                          LocalMux                     330              5386   4516  RISE       1
I__224/I                          InMux                          0              5386   4516  RISE       1
I__224/O                          InMux                        259              5645   4516  RISE       1
ledZ0Z_0_LC_1_8_1/in0             LogicCell40_SEQ_MODE_1011      0              5645   4516  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_17_LC_1_8_0/in1
Capture Clock    : count_17_LC_1_8_0/clk
Setup Constraint : 8170p
Path slack       : 4587p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2644
------------------------------------------   ---- 
End-of-path arrival time (ps)                5645
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__218/I                          LocalMux                       0              5056   4516  RISE       1
I__218/O                          LocalMux                     330              5386   4516  RISE       1
I__221/I                          InMux                          0              5386   4586  RISE       1
I__221/O                          InMux                        259              5645   4586  RISE       1
count_17_LC_1_8_0/in1             LogicCell40_SEQ_MODE_1010      0              5645   4586  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_20_LC_1_8_4/in1
Capture Clock    : count_20_LC_1_8_4/clk
Setup Constraint : 8170p
Path slack       : 4587p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2644
------------------------------------------   ---- 
End-of-path arrival time (ps)                5645
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__218/I                          LocalMux                       0              5056   4516  RISE       1
I__218/O                          LocalMux                     330              5386   4516  RISE       1
I__222/I                          InMux                          0              5386   4586  RISE       1
I__222/O                          InMux                        259              5645   4586  RISE       1
count_20_LC_1_8_4/in1             LogicCell40_SEQ_MODE_1010      0              5645   4586  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : ledZ0Z_1_LC_1_8_2/in1
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Setup Constraint : 8170p
Path slack       : 4587p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2644
------------------------------------------   ---- 
End-of-path arrival time (ps)                5645
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__218/I                          LocalMux                       0              5056   4516  RISE       1
I__218/O                          LocalMux                     330              5386   4516  RISE       1
I__225/I                          InMux                          0              5386   4586  RISE       1
I__225/O                          InMux                        259              5645   4586  RISE       1
ledZ0Z_1_LC_1_8_2/in1             LogicCell40_SEQ_MODE_1011      0              5645   4586  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_21_LC_1_8_3/in2
Capture Clock    : count_21_LC_1_8_3/clk
Setup Constraint : 8170p
Path slack       : 4615p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2644
------------------------------------------   ---- 
End-of-path arrival time (ps)                5645
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              5056   4025  RISE      13
I__218/I                          LocalMux                       0              5056   4516  RISE       1
I__218/O                          LocalMux                     330              5386   4516  RISE       1
I__223/I                          InMux                          0              5386   4614  RISE       1
I__223/O                          InMux                        259              5645   4614  RISE       1
I__229/I                          CascadeMux                     0              5645   4614  RISE       1
I__229/O                          CascadeMux                     0              5645   4614  RISE       1
count_21_LC_1_8_3/in2             LogicCell40_SEQ_MODE_1010      0              5645   4614  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_4_LC_1_5_1/in1
Capture Clock    : count_4_LC_1_5_1/clk
Setup Constraint : 8170p
Path slack       : 4615p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2616
------------------------------------------   ---- 
End-of-path arrival time (ps)                5617
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
I__152/I                             InMux                          0              4102   4614  RISE       1
I__152/O                             InMux                        259              4362   4614  RISE       1
count_RNO_0_4_LC_2_7_3/in3           LogicCell40_SEQ_MODE_0000      0              4362   4614  RISE       1
count_RNO_0_4_LC_2_7_3/lcout         LogicCell40_SEQ_MODE_0000    316              4678   4614  RISE       1
I__153/I                             Odrv4                          0              4678   4614  RISE       1
I__153/O                             Odrv4                        351              5028   4614  RISE       1
I__154/I                             LocalMux                       0              5028   4614  RISE       1
I__154/O                             LocalMux                     330              5358   4614  RISE       1
I__155/I                             InMux                          0              5358   4614  RISE       1
I__155/O                             InMux                        259              5617   4614  RISE       1
count_4_LC_1_5_1/in1                 LogicCell40_SEQ_MODE_1010      0              5617   4614  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_13_LC_2_8_4/in3
Capture Clock    : count_13_LC_2_8_4/clk
Setup Constraint : 8170p
Path slack       : 4663p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2694
------------------------------------------   ---- 
End-of-path arrival time (ps)                5695
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
count_12_LC_2_8_3/carryin            LogicCell40_SEQ_MODE_1010      0              5309   2426  RISE       1
count_12_LC_2_8_3/carryout           LogicCell40_SEQ_MODE_1010    126              5435   2426  RISE       2
I__277/I                             InMux                          0              5435   4663  RISE       1
I__277/O                             InMux                        259              5695   4663  RISE       1
count_13_LC_2_8_4/in3                LogicCell40_SEQ_MODE_1010      0              5695   4663  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_12_LC_2_8_3/in3
Capture Clock    : count_12_LC_2_8_3/clk
Setup Constraint : 8170p
Path slack       : 4790p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2567
------------------------------------------   ---- 
End-of-path arrival time (ps)                5568
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
count_RNO_0_6_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000      0              4355   2426  RISE       1
count_RNO_0_6_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000    126              4481   2426  RISE       2
count_RNO_0_7_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000      0              4481   2426  RISE       1
count_RNO_0_7_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000    126              4607   2426  RISE       2
count_RNO_0_8_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000      0              4607   2426  RISE       1
count_RNO_0_8_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000    126              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   2426  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   2426  RISE       2
count_RNO_0_9_LC_2_8_0/carryin       LogicCell40_SEQ_MODE_0000      0              4930   2426  RISE       1
count_RNO_0_9_LC_2_8_0/carryout      LogicCell40_SEQ_MODE_0000    126              5056   2426  RISE       2
count_RNO_0_10_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              5056   2426  RISE       1
count_RNO_0_10_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              5183   2426  RISE       2
count_RNO_0_11_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              5183   2426  RISE       1
count_RNO_0_11_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              5309   2426  RISE       2
I__283/I                             InMux                          0              5309   4790  RISE       1
I__283/O                             InMux                        259              5568   4790  RISE       1
count_12_LC_2_8_3/in3                LogicCell40_SEQ_MODE_1010      0              5568   4790  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_12_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_6_LC_1_6_5/in3
Capture Clock    : count_6_LC_1_6_5/clk
Setup Constraint : 8170p
Path slack       : 4839p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2518
------------------------------------------   ---- 
End-of-path arrival time (ps)                5519
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
count_5_LC_2_7_4/carryin             LogicCell40_SEQ_MODE_1010      0              4229   2426  RISE       1
count_5_LC_2_7_4/carryout            LogicCell40_SEQ_MODE_1010    126              4355   2426  RISE       2
I__134/I                             InMux                          0              4355   4839  RISE       1
I__134/O                             InMux                        259              4614   4839  RISE       1
count_RNO_0_6_LC_2_7_5/in3           LogicCell40_SEQ_MODE_0000      0              4614   4839  RISE       1
count_RNO_0_6_LC_2_7_5/lcout         LogicCell40_SEQ_MODE_0000    316              4930   4839  RISE       1
I__135/I                             LocalMux                       0              4930   4839  RISE       1
I__135/O                             LocalMux                     330              5260   4839  RISE       1
I__136/I                             InMux                          0              5260   4839  RISE       1
I__136/O                             InMux                        259              5519   4839  RISE       1
count_6_LC_1_6_5/in3                 LogicCell40_SEQ_MODE_1010      0              5519   4839  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_10_LC_1_8_7/in2
Capture Clock    : count_10_LC_1_8_7/clk
Setup Constraint : 8170p
Path slack       : 5274p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10260

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1985
------------------------------------------   ---- 
End-of-path arrival time (ps)                4986
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2671  RISE       4
I__413/I                          Odrv4                          0              3001   2671  RISE       1
I__413/O                          Odrv4                        351              3352   2671  RISE       1
I__417/I                          Span4Mux_v                     0              3352   2671  RISE       1
I__417/O                          Span4Mux_v                   351              3703   2671  RISE       1
I__421/I                          LocalMux                       0              3703   2671  RISE       1
I__421/O                          LocalMux                     330              4032   2671  RISE       1
I__423/I                          InMux                          0              4032   2671  RISE       1
I__423/O                          InMux                        259              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/in0    LogicCell40_SEQ_MODE_0000      0              4292   2671  RISE       1
count_RNI67JG1_18_LC_1_8_5/ltout  LogicCell40_SEQ_MODE_0000    386              4678   4025  FALL       1
I__133/I                          CascadeMux                     0              4678   4025  FALL       1
I__133/O                          CascadeMux                     0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/in2    LogicCell40_SEQ_MODE_0000      0              4678   4025  FALL       1
count_RNIM93L2_21_LC_1_8_6/ltout  LogicCell40_SEQ_MODE_0000    309              4986   5273  RISE       1
I__132/I                          CascadeMux                     0              4986   5273  RISE       1
I__132/O                          CascadeMux                     0              4986   5273  RISE       1
count_10_LC_1_8_7/in2             LogicCell40_SEQ_MODE_1010      0              4986   5273  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_5_LC_2_7_4/in3
Capture Clock    : count_5_LC_2_7_4/clk
Setup Constraint : 8170p
Path slack       : 5870p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1487
------------------------------------------   ---- 
End-of-path arrival time (ps)                4488
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
count_3_LC_2_7_2/carryin             LogicCell40_SEQ_MODE_1010      0              3976   2426  RISE       1
count_3_LC_2_7_2/carryout            LogicCell40_SEQ_MODE_1010    126              4102   2426  RISE       2
count_RNO_0_4_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000      0              4102   2426  RISE       1
count_RNO_0_4_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000    126              4229   2426  RISE       2
I__145/I                             InMux                          0              4229   5870  RISE       1
I__145/O                             InMux                        259              4488   5870  RISE       1
count_5_LC_2_7_4/in3                 LogicCell40_SEQ_MODE_1010      0              4488   5870  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_5_LC_2_7_4/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_3_LC_2_7_2/in3
Capture Clock    : count_3_LC_2_7_2/clk
Setup Constraint : 8170p
Path slack       : 6122p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1235
------------------------------------------   ---- 
End-of-path arrival time (ps)                4236
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3850   2426  RISE       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    126              3976   2426  RISE       2
I__164/I                             InMux                          0              3976   6122  RISE       1
I__164/O                             InMux                        259              4236   6122  RISE       1
count_3_LC_2_7_2/in3                 LogicCell40_SEQ_MODE_1010      0              4236   6122  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_2_LC_2_7_1/in3
Capture Clock    : count_2_LC_2_7_1/clk
Setup Constraint : 8170p
Path slack       : 6249p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1108
------------------------------------------   ---- 
End-of-path arrival time (ps)                4109
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__185/I                             LocalMux                       0              3001   2426  RISE       1
I__185/O                             LocalMux                     330              3331   2426  RISE       1
I__187/I                             InMux                          0              3331   2426  RISE       1
I__187/O                             InMux                        259              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   2426  RISE       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   2426  RISE       2
I__170/I                             InMux                          0              3850   6248  RISE       1
I__170/O                             InMux                        259              4109   6248  RISE       1
count_2_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_1010      0              4109   6248  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_2_LC_2_7_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_2_9_2/lcout
Path End         : count_19_LC_2_9_2/in1
Capture Clock    : count_19_LC_2_9_2/clk
Setup Constraint : 8170p
Path slack       : 6291p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                3941
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_19_LC_2_9_2/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3506  RISE       4
I__389/I                 Odrv4                          0              3001   4025  RISE       1
I__389/O                 Odrv4                        351              3352   4025  RISE       1
I__393/I                 LocalMux                       0              3352   4740  RISE       1
I__393/O                 LocalMux                     330              3682   4740  RISE       1
I__396/I                 InMux                          0              3682   4740  RISE       1
I__396/O                 InMux                        259              3941   4740  RISE       1
count_19_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1010      0              3941   6290  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_19_LC_2_9_2/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_0_LC_2_6_3/in0
Capture Clock    : count_0_LC_2_6_3/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__186/I                LocalMux                       0              3001   3990  RISE       1
I__186/O                LocalMux                     330              3331   3990  RISE       1
I__190/I                InMux                          0              3331   6571  RISE       1
I__190/O                InMux                        259              3590   6571  RISE       1
count_0_LC_2_6_3/in0    LogicCell40_SEQ_MODE_1010      0              3590   6571  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_1_LC_2_6_1/in0
Capture Clock    : count_1_LC_2_6_1/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10161

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2426  RISE       5
I__186/I                LocalMux                       0              3001   3990  RISE       1
I__186/O                LocalMux                     330              3331   3990  RISE       1
I__191/I                InMux                          0              3331   6571  RISE       1
I__191/O                InMux                        259              3590   6571  RISE       1
count_1_LC_2_6_1/in0    LogicCell40_SEQ_MODE_1010      0              3590   6571  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_9_1/lcout
Path End         : count_18_LC_2_9_1/in1
Capture Clock    : count_18_LC_2_9_1/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_18_LC_2_9_1/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3092  RISE       3
I__402/I                 LocalMux                       0              3001   4965  RISE       1
I__402/O                 LocalMux                     330              3331   4965  RISE       1
I__405/I                 InMux                          0              3331   4965  RISE       1
I__405/O                 InMux                        259              3590   4965  RISE       1
count_18_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3590   6641  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_18_LC_2_9_1/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_2_8_7/lcout
Path End         : count_16_LC_2_8_7/in1
Capture Clock    : count_16_LC_2_8_7/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_16_LC_2_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3422  RISE       5
I__427/I                 LocalMux                       0              3001   4516  RISE       1
I__427/O                 LocalMux                     330              3331   4516  RISE       1
I__431/I                 InMux                          0              3331   4516  RISE       1
I__431/O                 InMux                        259              3590   4516  RISE       1
count_16_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1010      0              3590   6641  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_16_LC_2_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_8_4/lcout
Path End         : count_13_LC_2_8_4/in1
Capture Clock    : count_13_LC_2_8_4/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   4137  RISE       3
I__278/I                 LocalMux                       0              3001   4137  RISE       1
I__278/O                 LocalMux                     330              3331   4137  RISE       1
I__280/I                 InMux                          0              3331   4137  RISE       1
I__280/O                 InMux                        259              3590   4137  RISE       1
count_13_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1010      0              3590   6641  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_2_8_3/lcout
Path End         : count_12_LC_2_8_3/in1
Capture Clock    : count_12_LC_2_8_3/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_12_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3752  RISE       3
I__285/I                 LocalMux                       0              3001   4011  RISE       1
I__285/O                 LocalMux                     330              3331   4011  RISE       1
I__288/I                 InMux                          0              3331   4011  RISE       1
I__288/O                 InMux                        259              3590   4011  RISE       1
count_12_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1010      0              3590   6641  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_12_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_2_7_4/lcout
Path End         : count_5_LC_2_7_4/in1
Capture Clock    : count_5_LC_2_7_4/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_5_LC_2_7_4/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2931  RISE       3
I__146/I                LocalMux                       0              3001   2931  RISE       1
I__146/O                LocalMux                     330              3331   2931  RISE       1
I__149/I                InMux                          0              3331   2931  RISE       1
I__149/O                InMux                        259              3590   2931  RISE       1
count_5_LC_2_7_4/in1    LogicCell40_SEQ_MODE_1010      0              3590   6641  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_5_LC_2_7_4/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_7_2/lcout
Path End         : count_3_LC_2_7_2/in1
Capture Clock    : count_3_LC_2_7_2/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2678  RISE       3
I__166/I                LocalMux                       0              3001   2678  RISE       1
I__166/O                LocalMux                     330              3331   2678  RISE       1
I__169/I                InMux                          0              3331   2678  RISE       1
I__169/O                InMux                        259              3590   2678  RISE       1
count_3_LC_2_7_2/in1    LogicCell40_SEQ_MODE_1010      0              3590   6641  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_2_7_1/lcout
Path End         : count_2_LC_2_7_1/in1
Capture Clock    : count_2_LC_2_7_1/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10232

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_2_LC_2_7_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2552  RISE       3
I__172/I                LocalMux                       0              3001   2552  RISE       1
I__172/O                LocalMux                     330              3331   2552  RISE       1
I__175/I                InMux                          0              3331   2552  RISE       1
I__175/O                InMux                        259              3590   2552  RISE       1
count_2_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1010      0              3590   6641  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_2_LC_2_7_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_6_1/lcout
Path End         : count_1_LC_2_6_1/in3
Capture Clock    : count_1_LC_2_6_1/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (led|refclk:R#2)    8170
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10358

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2454  RISE       4
I__179/I                LocalMux                       0              3001   3941  RISE       1
I__179/O                LocalMux                     330              3331   3941  RISE       1
I__183/I                InMux                          0              3331   6767  RISE       1
I__183/O                InMux                        259              3590   6767  RISE       1
count_1_LC_2_6_1/in3    LogicCell40_SEQ_MODE_1010      0              3590   6767  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : led_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12089
---------------------------------------   ----- 
End-of-path arrival time (ps)             12089
 
Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                            led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                            IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                           Odrv4                          0              1053   +INF  FALL       1
I__73/O                                           Odrv4                        372              1425   +INF  FALL       1
I__75/I                                           Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                           Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                           Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                           Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                           LocalMux                       0              2112   +INF  FALL       1
I__79/O                                           LocalMux                     309              2421   +INF  FALL       1
I__81/I                                           InMux                          0              2421   +INF  FALL       1
I__81/O                                           InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                  LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout                LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                           Odrv4                          0              3024   +INF  FALL       1
I__69/O                                           Odrv4                        372              3395   +INF  FALL       1
I__70/I                                           IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                           IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                           LocalMux                       0              3718   +INF  FALL       1
I__71/O                                           LocalMux                     309              4027   +INF  FALL       1
I__72/I                                           IoInMux                        0              4027   +INF  FALL       1
I__72/O                                           IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT          ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                          gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                          gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                          GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                          GlobalMux                     77              4882   +INF  FALL       1
I__374/I                                          Glb2LocalMux                   0              4882   +INF  FALL       1
I__374/O                                          Glb2LocalMux                 358              5240   +INF  FALL       1
I__375/I                                          LocalMux                       0              5240   +INF  FALL       1
I__375/O                                          LocalMux                     309              5549   +INF  FALL       1
I__376/I                                          InMux                          0              5549   +INF  FALL       1
I__376/O                                          InMux                        217              5766   +INF  FALL       1
GB_BUFFER_led_3_c_i_g_THRU_LUT4_0_LC_1_4_3/in0    LogicCell40_SEQ_MODE_0000      0              5766   +INF  FALL       1
GB_BUFFER_led_3_c_i_g_THRU_LUT4_0_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_0000    386              6152   +INF  FALL       1
I__83/I                                           Odrv12                         0              6152   +INF  FALL       1
I__83/O                                           Odrv12                       540              6692   +INF  FALL       1
I__84/I                                           Span12Mux_s6_h                 0              6692   +INF  FALL       1
I__84/O                                           Span12Mux_s6_h               281              6972   +INF  FALL       1
I__85/I                                           LocalMux                       0              6972   +INF  FALL       1
I__85/O                                           LocalMux                     309              7281   +INF  FALL       1
I__86/I                                           IoInMux                        0              7281   +INF  FALL       1
I__86/O                                           IoInMux                      217              7498   +INF  FALL       1
led_2_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0              7498   +INF  FALL       1
led_2_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237              9736   +INF  FALL       1
led_2_obuf_iopad/DIN                              IO_PAD                         0              9736   +INF  FALL       1
led_2_obuf_iopad/PACKAGEPIN:out                   IO_PAD                      2353             12089   +INF  FALL       1
led_2                                             led                            0             12089   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_10_LC_1_8_7/sr
Capture Clock    : count_10_LC_1_8_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
count_10_LC_1_8_7/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : led_3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7136
---------------------------------------   ---- 
End-of-path arrival time (ps)             7136
 
Data path
pin name                         model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------  ----------------------  -----  ----------------  -----  ----  ------
rst_in                           led                         0                 0   +INF  FALL       1
rst_in_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  FALL       1
rst_in_ibuf_iopad/DOUT           IO_PAD                    540               540   +INF  FALL       1
rst_in_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               540   +INF  FALL       1
rst_in_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1003   +INF  FALL       1
I__74/I                          Odrv4                       0              1003   +INF  FALL       1
I__74/O                          Odrv4                     372              1375   +INF  FALL       1
I__76/I                          IoSpan4Mux                  0              1375   +INF  FALL       1
I__76/O                          IoSpan4Mux                323              1697   +INF  FALL       1
I__78/I                          IoSpan4Mux                  0              1697   +INF  FALL       1
I__78/O                          IoSpan4Mux                323              2020   +INF  FALL       1
I__80/I                          LocalMux                    0              2020   +INF  FALL       1
I__80/O                          LocalMux                  309              2328   +INF  FALL       1
I__82/I                          IoInMux                     0              2328   +INF  FALL       1
I__82/O                          IoInMux                   217              2546   +INF  FALL       1
led_3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2546   +INF  FALL       1
led_3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4783   +INF  FALL       1
led_3_obuf_iopad/DIN             IO_PAD                      0              4783   +INF  FALL       1
led_3_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              7136   +INF  FALL       1
led_3                            led                         0              7136   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_20_LC_1_8_4/sr
Capture Clock    : count_20_LC_1_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5190
---------------------------------------   ---- 
End-of-path arrival time (ps)             5190
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  FALL       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       540               540   +INF  FALL       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__73/I                                         Odrv4                          0              1003   +INF  FALL       1
I__73/O                                         Odrv4                        372              1375   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1375   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1690   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1690   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2062   +INF  FALL       1
I__79/I                                         LocalMux                       0              2062   +INF  FALL       1
I__79/O                                         LocalMux                     309              2371   +INF  FALL       1
I__81/I                                         InMux                          0              2371   +INF  FALL       1
I__81/O                                         InMux                        217              2588   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2588   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              2974   +INF  FALL       1
I__69/I                                         Odrv4                          0              2974   +INF  FALL       1
I__69/O                                         Odrv4                        372              3345   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3345   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3668   +INF  FALL       1
I__71/I                                         LocalMux                       0              3668   +INF  FALL       1
I__71/O                                         LocalMux                     309              3977   +INF  FALL       1
I__72/I                                         IoInMux                        0              3977   +INF  FALL       1
I__72/O                                         IoInMux                      217              4194   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4194   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4755   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4755   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4755   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4755   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4832   +INF  FALL       1
I__367/I                                        SRMux                          0              4832   +INF  FALL       1
I__367/O                                        SRMux                        358              5190   +INF  FALL       1
count_20_LC_1_8_4/sr                            LogicCell40_SEQ_MODE_1010      0              5190   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_21_LC_1_8_3/sr
Capture Clock    : count_21_LC_1_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
count_21_LC_1_8_3/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : ledZ0Z_1_LC_1_8_2/sr
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
ledZ0Z_1_LC_1_8_2/sr                            LogicCell40_SEQ_MODE_1011      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0Z_1_LC_1_8_2/lcout
Path End         : led_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            6716
------------------------------------------   ---- 
End-of-path arrival time (ps)                9717
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0Z_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1011    540              3001   +INF  RISE       1
I__91/I                          Odrv4                          0              3001   +INF  RISE       1
I__91/O                          Odrv4                        351              3352   +INF  RISE       1
I__92/I                          Span4Mux_h                     0              3352   +INF  RISE       1
I__92/O                          Span4Mux_h                   302              3654   +INF  RISE       1
I__93/I                          Span4Mux_h                     0              3654   +INF  RISE       1
I__93/O                          Span4Mux_h                   302              3955   +INF  RISE       1
I__94/I                          Span4Mux_v                     0              3955   +INF  RISE       1
I__94/O                          Span4Mux_v                   351              4306   +INF  RISE       1
I__95/I                          Span4Mux_s3_h                  0              4306   +INF  RISE       1
I__95/O                          Span4Mux_s3_h                231              4537   +INF  RISE       1
I__96/I                          LocalMux                       0              4537   +INF  RISE       1
I__96/O                          LocalMux                     330              4867   +INF  RISE       1
I__97/I                          IoInMux                        0              4867   +INF  RISE       1
I__97/O                          IoInMux                      259              5126   +INF  RISE       1
led_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5126   +INF  RISE       1
led_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7364   +INF  FALL       1
led_1_obuf_iopad/DIN             IO_PAD                         0              7364   +INF  FALL       1
led_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9717   +INF  FALL       1
led_1                            led                            0              9717   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : ledZ0Z_0_LC_1_8_1/sr
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
ledZ0Z_0_LC_1_8_1/sr                            LogicCell40_SEQ_MODE_1011      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0Z_0_LC_1_8_1/lcout
Path End         : led_0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            6351
------------------------------------------   ---- 
End-of-path arrival time (ps)                9352
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0Z_0_LC_1_8_1/lcout          LogicCell40_SEQ_MODE_1011    540              3001   +INF  RISE       1
I__102/I                         Odrv4                          0              3001   +INF  RISE       1
I__102/O                         Odrv4                        351              3352   +INF  RISE       1
I__103/I                         Span4Mux_h                     0              3352   +INF  RISE       1
I__103/O                         Span4Mux_h                   302              3654   +INF  RISE       1
I__104/I                         Span4Mux_s3_h                  0              3654   +INF  RISE       1
I__104/O                         Span4Mux_s3_h                231              3885   +INF  RISE       1
I__105/I                         IoSpan4Mux                     0              3885   +INF  RISE       1
I__105/O                         IoSpan4Mux                   288              4173   +INF  RISE       1
I__106/I                         LocalMux                       0              4173   +INF  RISE       1
I__106/O                         LocalMux                     330              4502   +INF  RISE       1
I__107/I                         IoInMux                        0              4502   +INF  RISE       1
I__107/O                         IoInMux                      259              4762   +INF  RISE       1
led_0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4762   +INF  RISE       1
led_0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6999   +INF  FALL       1
led_0_obuf_iopad/DIN             IO_PAD                         0              6999   +INF  FALL       1
led_0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9352   +INF  FALL       1
led_0                            led                            0              9352   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_17_LC_1_8_0/sr
Capture Clock    : count_17_LC_1_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
count_17_LC_1_8_0/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_16_LC_2_8_7/sr
Capture Clock    : count_16_LC_2_8_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__368/I                                        SRMux                          0              4882   +INF  FALL       1
I__368/O                                        SRMux                        358              5240   +INF  FALL       1
count_16_LC_2_8_7/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_16_LC_2_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_13_LC_2_8_4/sr
Capture Clock    : count_13_LC_2_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__368/I                                        SRMux                          0              4882   +INF  FALL       1
I__368/O                                        SRMux                        358              5240   +INF  FALL       1
count_13_LC_2_8_4/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_12_LC_2_8_3/sr
Capture Clock    : count_12_LC_2_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__368/I                                        SRMux                          0              4882   +INF  FALL       1
I__368/O                                        SRMux                        358              5240   +INF  FALL       1
count_12_LC_2_8_3/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_12_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_9_LC_1_6_7/sr
Capture Clock    : count_9_LC_1_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__369/I                                        SRMux                          0              4882   +INF  FALL       1
I__369/O                                        SRMux                        358              5240   +INF  FALL       1
count_9_LC_1_6_7/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_8_LC_1_6_6/sr
Capture Clock    : count_8_LC_1_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__369/I                                        SRMux                          0              4882   +INF  FALL       1
I__369/O                                        SRMux                        358              5240   +INF  FALL       1
count_8_LC_1_6_6/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_6_LC_1_6_5/sr
Capture Clock    : count_6_LC_1_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__369/I                                        SRMux                          0              4882   +INF  FALL       1
I__369/O                                        SRMux                        358              5240   +INF  FALL       1
count_6_LC_1_6_5/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_7_LC_1_6_0/sr
Capture Clock    : count_7_LC_1_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__369/I                                        SRMux                          0              4882   +INF  FALL       1
I__369/O                                        SRMux                        358              5240   +INF  FALL       1
count_7_LC_1_6_0/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_5_LC_2_7_4/sr
Capture Clock    : count_5_LC_2_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__370/I                                        SRMux                          0              4882   +INF  FALL       1
I__370/O                                        SRMux                        358              5240   +INF  FALL       1
count_5_LC_2_7_4/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_5_LC_2_7_4/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_3_LC_2_7_2/sr
Capture Clock    : count_3_LC_2_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__370/I                                        SRMux                          0              4882   +INF  FALL       1
I__370/O                                        SRMux                        358              5240   +INF  FALL       1
count_3_LC_2_7_2/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_2_LC_2_7_1/sr
Capture Clock    : count_2_LC_2_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__370/I                                        SRMux                          0              4882   +INF  FALL       1
I__370/O                                        SRMux                        358              5240   +INF  FALL       1
count_2_LC_2_7_1/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_2_LC_2_7_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_19_LC_2_9_2/sr
Capture Clock    : count_19_LC_2_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__371/I                                        SRMux                          0              4882   +INF  FALL       1
I__371/O                                        SRMux                        358              5240   +INF  FALL       1
count_19_LC_2_9_2/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_19_LC_2_9_2/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_18_LC_2_9_1/sr
Capture Clock    : count_18_LC_2_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__371/I                                        SRMux                          0              4882   +INF  FALL       1
I__371/O                                        SRMux                        358              5240   +INF  FALL       1
count_18_LC_2_9_1/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_18_LC_2_9_1/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_4_LC_1_5_1/sr
Capture Clock    : count_4_LC_1_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__372/I                                        SRMux                          0              4882   +INF  FALL       1
I__372/O                                        SRMux                        358              5240   +INF  FALL       1
count_4_LC_1_5_1/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_15_LC_1_5_0/sr
Capture Clock    : count_15_LC_1_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__372/I                                        SRMux                          0              4882   +INF  FALL       1
I__372/O                                        SRMux                        358              5240   +INF  FALL       1
count_15_LC_1_5_0/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_14_LC_2_6_7/sr
Capture Clock    : count_14_LC_2_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__373/I                                        SRMux                          0              4882   +INF  FALL       1
I__373/O                                        SRMux                        358              5240   +INF  FALL       1
count_14_LC_2_6_7/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_11_LC_2_6_5/sr
Capture Clock    : count_11_LC_2_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__373/I                                        SRMux                          0              4882   +INF  FALL       1
I__373/O                                        SRMux                        358              5240   +INF  FALL       1
count_11_LC_2_6_5/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_0_LC_2_6_3/sr
Capture Clock    : count_0_LC_2_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__373/I                                        SRMux                          0              4882   +INF  FALL       1
I__373/O                                        SRMux                        358              5240   +INF  FALL       1
count_0_LC_2_6_3/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_1_LC_2_6_1/sr
Capture Clock    : count_1_LC_2_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                   -160
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__373/I                                        SRMux                          0              4882   +INF  FALL       1
I__373/O                                        SRMux                        358              5240   +INF  FALL       1
count_1_LC_2_6_1/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_9_1/lcout
Path End         : count_18_LC_2_9_1/in1
Capture Clock    : count_18_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_18_LC_2_9_1/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__402/I                 LocalMux                       0              3001   1066  FALL       1
I__402/O                 LocalMux                     309              3310   1066  FALL       1
I__405/I                 InMux                          0              3310   1066  FALL       1
I__405/O                 InMux                        217              3527   1066  FALL       1
count_18_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_18_LC_2_9_1/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_2_8_7/lcout
Path End         : count_16_LC_2_8_7/in1
Capture Clock    : count_16_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_16_LC_2_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__427/I                 LocalMux                       0              3001   1066  FALL       1
I__427/O                 LocalMux                     309              3310   1066  FALL       1
I__431/I                 InMux                          0              3310   1066  FALL       1
I__431/O                 InMux                        217              3527   1066  FALL       1
count_16_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_16_LC_2_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_8_4/lcout
Path End         : count_13_LC_2_8_4/in1
Capture Clock    : count_13_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__278/I                 LocalMux                       0              3001   1066  FALL       1
I__278/O                 LocalMux                     309              3310   1066  FALL       1
I__280/I                 InMux                          0              3310   1066  FALL       1
I__280/O                 InMux                        217              3527   1066  FALL       1
count_13_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_2_8_3/lcout
Path End         : count_12_LC_2_8_3/in1
Capture Clock    : count_12_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_12_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__285/I                 LocalMux                       0              3001   1066  FALL       1
I__285/O                 LocalMux                     309              3310   1066  FALL       1
I__288/I                 InMux                          0              3310   1066  FALL       1
I__288/O                 InMux                        217              3527   1066  FALL       1
count_12_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_12_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_2_7_4/lcout
Path End         : count_5_LC_2_7_4/in1
Capture Clock    : count_5_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_5_LC_2_7_4/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__146/I                LocalMux                       0              3001   1066  FALL       1
I__146/O                LocalMux                     309              3310   1066  FALL       1
I__149/I                InMux                          0              3310   1066  FALL       1
I__149/O                InMux                        217              3527   1066  FALL       1
count_5_LC_2_7_4/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_5_LC_2_7_4/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_7_2/lcout
Path End         : count_3_LC_2_7_2/in1
Capture Clock    : count_3_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__166/I                LocalMux                       0              3001   1066  FALL       1
I__166/O                LocalMux                     309              3310   1066  FALL       1
I__169/I                InMux                          0              3310   1066  FALL       1
I__169/O                InMux                        217              3527   1066  FALL       1
count_3_LC_2_7_2/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_2_7_1/lcout
Path End         : count_2_LC_2_7_1/in1
Capture Clock    : count_2_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_2_LC_2_7_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__172/I                LocalMux                       0              3001   1066  FALL       1
I__172/O                LocalMux                     309              3310   1066  FALL       1
I__175/I                InMux                          0              3310   1066  FALL       1
I__175/O                InMux                        217              3527   1066  FALL       1
count_2_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_2_LC_2_7_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_0_LC_2_6_3/in0
Capture Clock    : count_0_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__186/I                LocalMux                       0              3001   1066  FALL       1
I__186/O                LocalMux                     309              3310   1066  FALL       1
I__190/I                InMux                          0              3310   1066  FALL       1
I__190/O                InMux                        217              3527   1066  FALL       1
count_0_LC_2_6_3/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_6_1/lcout
Path End         : count_1_LC_2_6_1/in3
Capture Clock    : count_1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__179/I                LocalMux                       0              3001   1066  FALL       1
I__179/O                LocalMux                     309              3310   1066  FALL       1
I__183/I                InMux                          0              3310   1066  FALL       1
I__183/O                InMux                        217              3527   1066  FALL       1
count_1_LC_2_6_1/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_6_3/lcout
Path End         : count_1_LC_2_6_1/in0
Capture Clock    : count_1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3527
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__186/I                LocalMux                       0              3001   1066  FALL       1
I__186/O                LocalMux                     309              3310   1066  FALL       1
I__191/I                InMux                          0              3310   1066  FALL       1
I__191/O                InMux                        217              3527   1066  FALL       1
count_1_LC_2_6_1/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_10_LC_1_8_7/in2
Capture Clock    : count_10_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             793
------------------------------------------   ---- 
End-of-path arrival time (ps)                3794
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/ltout  LogicCell40_SEQ_MODE_0000    267              3794   1333  RISE       1
I__132/I                          CascadeMux                     0              3794   1333  RISE       1
I__132/O                          CascadeMux                     0              3794   1333  RISE       1
count_10_LC_1_8_7/in2             LogicCell40_SEQ_MODE_1010      0              3794   1333  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_11_LC_2_6_5/in2
Capture Clock    : count_11_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             849
------------------------------------------   ---- 
End-of-path arrival time (ps)                3850
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/ltout  LogicCell40_SEQ_MODE_0000    323              3850   1389  RISE       1
I__117/I                          CascadeMux                     0              3850   1389  RISE       1
I__117/O                          CascadeMux                     0              3850   1389  RISE       1
count_11_LC_2_6_5/in2             LogicCell40_SEQ_MODE_1010      0              3850   1389  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_6_1/lcout
Path End         : count_2_LC_2_7_1/in3
Capture Clock    : count_2_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             877
------------------------------------------   ---- 
End-of-path arrival time (ps)                3878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_6_1/lcout               LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__178/I                             LocalMux                       0              3001   1417  FALL       1
I__178/O                             LocalMux                     309              3310   1417  FALL       1
I__180/I                             InMux                          0              3310   1417  FALL       1
I__180/O                             InMux                        217              3527   1417  FALL       1
I__184/I                             CascadeMux                     0              3527   1417  FALL       1
I__184/O                             CascadeMux                     0              3527   1417  FALL       1
un7_count_cry_1_c_LC_2_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
I__170/I                             InMux                          0              3661   1417  FALL       1
I__170/O                             InMux                        217              3878   1417  FALL       1
count_2_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_1010      0              3878   1417  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_2_LC_2_7_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_2_9_2/lcout
Path End         : count_19_LC_2_9_2/in1
Capture Clock    : count_19_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                3899
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_19_LC_2_9_2/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1438  FALL       4
I__389/I                 Odrv4                          0              3001   1438  FALL       1
I__389/O                 Odrv4                        372              3373   1438  FALL       1
I__393/I                 LocalMux                       0              3373   1438  FALL       1
I__393/O                 LocalMux                     309              3682   1438  FALL       1
I__396/I                 InMux                          0              3682   1438  FALL       1
I__396/O                 InMux                        217              3899   1438  FALL       1
count_19_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_19_LC_2_9_2/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_6_1/lcout
Path End         : count_3_LC_2_7_2/in3
Capture Clock    : count_3_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             982
------------------------------------------   ---- 
End-of-path arrival time (ps)                3983
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_6_1/lcout               LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__178/I                             LocalMux                       0              3001   1417  FALL       1
I__178/O                             LocalMux                     309              3310   1417  FALL       1
I__180/I                             InMux                          0              3310   1417  FALL       1
I__180/O                             InMux                        217              3527   1417  FALL       1
I__184/I                             CascadeMux                     0              3527   1417  FALL       1
I__184/O                             CascadeMux                     0              3527   1417  FALL       1
un7_count_cry_1_c_LC_2_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
un7_count_cry_1_c_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
count_2_LC_2_7_1/carryin             LogicCell40_SEQ_MODE_1010      0              3661   1522  FALL       1
count_2_LC_2_7_1/carryout            LogicCell40_SEQ_MODE_1010    105              3766   1522  FALL       2
I__164/I                             InMux                          0              3766   1522  FALL       1
I__164/O                             InMux                        217              3983   1522  FALL       1
count_3_LC_2_7_2/in3                 LogicCell40_SEQ_MODE_1010      0              3983   1522  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_18_LC_2_9_1/in3
Capture Clock    : count_18_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                3990
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1431  FALL       4
I__415/I                          LocalMux                       0              3001   1529  FALL       1
I__415/O                          LocalMux                     309              3310   1529  FALL       1
I__419/I                          InMux                          0              3310   1529  FALL       1
I__419/O                          InMux                        217              3527   1529  FALL       1
count_RNO_0_17_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3527   1529  FALL       1
count_RNO_0_17_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    245              3773   1529  FALL       2
I__399/I                          InMux                          0              3773   1529  FALL       1
I__399/O                          InMux                        217              3990   1529  FALL       1
count_18_LC_2_9_1/in3             LogicCell40_SEQ_MODE_1010      0              3990   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_18_LC_2_9_1/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_9_1/lcout
Path End         : count_19_LC_2_9_2/in3
Capture Clock    : count_19_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                3990
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_18_LC_2_9_1/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_9_1/lcout     LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__402/I                    LocalMux                       0              3001   1066  FALL       1
I__402/O                    LocalMux                     309              3310   1066  FALL       1
I__405/I                    InMux                          0              3310   1066  FALL       1
I__405/O                    InMux                        217              3527   1066  FALL       1
count_18_LC_2_9_1/in1       LogicCell40_SEQ_MODE_1010      0              3527   1529  FALL       1
count_18_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_1010    245              3773   1529  FALL       2
I__386/I                    InMux                          0              3773   1529  FALL       1
I__386/O                    InMux                        217              3990   1529  FALL       1
count_19_LC_2_9_2/in3       LogicCell40_SEQ_MODE_1010      0              3990   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_19_LC_2_9_2/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_2_8_3/lcout
Path End         : count_13_LC_2_8_4/in3
Capture Clock    : count_13_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                3990
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_12_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_2_8_3/lcout     LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__285/I                    LocalMux                       0              3001   1066  FALL       1
I__285/O                    LocalMux                     309              3310   1066  FALL       1
I__288/I                    InMux                          0              3310   1066  FALL       1
I__288/O                    InMux                        217              3527   1066  FALL       1
count_12_LC_2_8_3/in1       LogicCell40_SEQ_MODE_1010      0              3527   1529  FALL       1
count_12_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1010    245              3773   1529  FALL       2
I__277/I                    InMux                          0              3773   1529  FALL       1
I__277/O                    InMux                        217              3990   1529  FALL       1
count_13_LC_2_8_4/in3       LogicCell40_SEQ_MODE_1010      0              3990   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_1_8_7/lcout
Path End         : count_12_LC_2_8_3/in3
Capture Clock    : count_12_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1094
------------------------------------------   ---- 
End-of-path arrival time (ps)                4095
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_1_8_7/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1634  FALL       3
I__307/I                          LocalMux                       0              3001   1634  FALL       1
I__307/O                          LocalMux                     309              3310   1634  FALL       1
I__310/I                          InMux                          0              3310   1634  FALL       1
I__310/O                          InMux                        217              3527   1634  FALL       1
count_RNO_0_10_LC_2_8_1/in1       LogicCell40_SEQ_MODE_0000      0              3527   1634  FALL       1
count_RNO_0_10_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_0000    245              3773   1634  FALL       2
count_RNO_0_11_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              3773   1634  FALL       1
count_RNO_0_11_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_0000    105              3878   1634  FALL       2
I__283/I                          InMux                          0              3878   1634  FALL       1
I__283/O                          InMux                        217              4095   1634  FALL       1
count_12_LC_2_8_3/in3             LogicCell40_SEQ_MODE_1010      0              4095   1634  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_12_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_7_2/lcout
Path End         : count_5_LC_2_7_4/in3
Capture Clock    : count_5_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1094
------------------------------------------   ---- 
End-of-path arrival time (ps)                4095
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__166/I                         LocalMux                       0              3001   1066  FALL       1
I__166/O                         LocalMux                     309              3310   1066  FALL       1
I__169/I                         InMux                          0              3310   1066  FALL       1
I__169/O                         InMux                        217              3527   1066  FALL       1
count_3_LC_2_7_2/in1             LogicCell40_SEQ_MODE_1010      0              3527   1634  FALL       1
count_3_LC_2_7_2/carryout        LogicCell40_SEQ_MODE_1010    245              3773   1634  FALL       2
count_RNO_0_4_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              3773   1634  FALL       1
count_RNO_0_4_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    105              3878   1634  FALL       2
I__145/I                         InMux                          0              3878   1634  FALL       1
I__145/O                         InMux                        217              4095   1634  FALL       1
count_5_LC_2_7_4/in3             LogicCell40_SEQ_MODE_1010      0              4095   1634  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_5_LC_2_7_4/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_6_LC_1_6_5/in2
Capture Clock    : count_6_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1698p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1158
------------------------------------------   ---- 
End-of-path arrival time (ps)                4159
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/ltout  LogicCell40_SEQ_MODE_0000    309              4159   1697  RISE       1
I__88/I                           CascadeMux                     0              4159   1697  RISE       1
I__88/O                           CascadeMux                     0              4159   1697  RISE       1
count_6_LC_1_6_5/in2              LogicCell40_SEQ_MODE_1010      0              4159   1697  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_8_4/lcout
Path End         : count_16_LC_2_8_7/in3
Capture Clock    : count_16_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1740p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1200
------------------------------------------   ---- 
End-of-path arrival time (ps)                4201
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__278/I                          LocalMux                       0              3001   1066  FALL       1
I__278/O                          LocalMux                     309              3310   1066  FALL       1
I__280/I                          InMux                          0              3310   1066  FALL       1
I__280/O                          InMux                        217              3527   1066  FALL       1
count_13_LC_2_8_4/in1             LogicCell40_SEQ_MODE_1010      0              3527   1739  FALL       1
count_13_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1010    245              3773   1739  FALL       2
count_RNO_0_14_LC_2_8_5/carryin   LogicCell40_SEQ_MODE_0000      0              3773   1739  FALL       1
count_RNO_0_14_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_0000    105              3878   1739  FALL       2
count_RNO_0_15_LC_2_8_6/carryin   LogicCell40_SEQ_MODE_0000      0              3878   1739  FALL       1
count_RNO_0_15_LC_2_8_6/carryout  LogicCell40_SEQ_MODE_0000    105              3983   1739  FALL       2
I__424/I                          InMux                          0              3983   1739  FALL       1
I__424/O                          InMux                        217              4201   1739  FALL       1
count_16_LC_2_8_7/in3             LogicCell40_SEQ_MODE_1010      0              4201   1739  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_16_LC_2_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_17_LC_1_8_0/in1
Capture Clock    : count_17_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4341
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__218/I                          LocalMux                       0              3815   1880  FALL       1
I__218/O                          LocalMux                     309              4124   1880  FALL       1
I__221/I                          InMux                          0              4124   1880  FALL       1
I__221/O                          InMux                        217              4341   1880  FALL       1
count_17_LC_1_8_0/in1             LogicCell40_SEQ_MODE_1010      0              4341   1880  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_20_LC_1_8_4/in1
Capture Clock    : count_20_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4341
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__218/I                          LocalMux                       0              3815   1880  FALL       1
I__218/O                          LocalMux                     309              4124   1880  FALL       1
I__222/I                          InMux                          0              4124   1880  FALL       1
I__222/O                          InMux                        217              4341   1880  FALL       1
count_20_LC_1_8_4/in1             LogicCell40_SEQ_MODE_1010      0              4341   1880  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_21_LC_1_8_3/in2
Capture Clock    : count_21_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4341
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__218/I                          LocalMux                       0              3815   1880  FALL       1
I__218/O                          LocalMux                     309              4124   1880  FALL       1
I__223/I                          InMux                          0              4124   1880  FALL       1
I__223/O                          InMux                        217              4341   1880  FALL       1
I__229/I                          CascadeMux                     0              4341   1880  FALL       1
I__229/O                          CascadeMux                     0              4341   1880  FALL       1
count_21_LC_1_8_3/in2             LogicCell40_SEQ_MODE_1010      0              4341   1880  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : ledZ0Z_0_LC_1_8_1/in0
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4341
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__218/I                          LocalMux                       0              3815   1880  FALL       1
I__218/O                          LocalMux                     309              4124   1880  FALL       1
I__224/I                          InMux                          0              4124   1880  FALL       1
I__224/O                          InMux                        217              4341   1880  FALL       1
ledZ0Z_0_LC_1_8_1/in0             LogicCell40_SEQ_MODE_1011      0              4341   1880  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : ledZ0Z_1_LC_1_8_2/in1
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4341
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__218/I                          LocalMux                       0              3815   1880  FALL       1
I__218/O                          LocalMux                     309              4124   1880  FALL       1
I__225/I                          InMux                          0              4124   1880  FALL       1
I__225/O                          InMux                        217              4341   1880  FALL       1
ledZ0Z_1_LC_1_8_2/in1             LogicCell40_SEQ_MODE_1011      0              4341   1880  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_1_8_0/lcout
Path End         : count_17_LC_1_8_0/in3
Capture Clock    : count_17_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_1_8_0/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1431  FALL       4
I__415/I                       LocalMux                       0              3001   1529  FALL       1
I__415/O                       LocalMux                     309              3310   1529  FALL       1
I__419/I                       InMux                          0              3310   1529  FALL       1
I__419/O                       InMux                        217              3527   1529  FALL       1
count_RNO_0_17_LC_2_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3527   1529  FALL       1
count_RNO_0_17_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__411/I                       LocalMux                       0              3906   1971  FALL       1
I__411/O                       LocalMux                     309              4215   1971  FALL       1
I__412/I                       InMux                          0              4215   1971  FALL       1
I__412/O                       InMux                        217              4432   1971  FALL       1
count_17_LC_1_8_0/in3          LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_1_8_7/lcout
Path End         : count_10_LC_1_8_7/in0
Capture Clock    : count_10_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_1_8_7/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1634  FALL       3
I__307/I                       LocalMux                       0              3001   1634  FALL       1
I__307/O                       LocalMux                     309              3310   1634  FALL       1
I__310/I                       InMux                          0              3310   1634  FALL       1
I__310/O                       InMux                        217              3527   1634  FALL       1
count_RNO_0_10_LC_2_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3527   1634  FALL       1
count_RNO_0_10_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__304/I                       LocalMux                       0              3906   1971  FALL       1
I__304/O                       LocalMux                     309              4215   1971  FALL       1
I__305/I                       InMux                          0              4215   1971  FALL       1
I__305/O                       InMux                        217              4432   1971  FALL       1
count_10_LC_1_8_7/in0          LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_14_LC_2_6_7/in0
Capture Clock    : count_14_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__241/I                          LocalMux                       0              3906   1971  FALL       1
I__241/O                          LocalMux                     309              4215   1971  FALL       1
I__246/I                          InMux                          0              4215   1971  FALL       1
I__246/O                          InMux                        217              4432   1971  FALL       1
count_14_LC_2_6_7/in0             LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_15_LC_1_5_0/in0
Capture Clock    : count_15_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__242/I                          LocalMux                       0              3906   1971  FALL       1
I__242/O                          LocalMux                     309              4215   1971  FALL       1
I__247/I                          InMux                          0              4215   1971  FALL       1
I__247/O                          InMux                        217              4432   1971  FALL       1
count_15_LC_1_5_0/in0             LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_6_LC_1_6_5/in1
Capture Clock    : count_6_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__243/I                          LocalMux                       0              3906   1971  FALL       1
I__243/O                          LocalMux                     309              4215   1971  FALL       1
I__248/I                          InMux                          0              4215   1971  FALL       1
I__248/O                          InMux                        217              4432   1971  FALL       1
count_6_LC_1_6_5/in1              LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_4_LC_1_5_1/in2
Capture Clock    : count_4_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__244/I                          LocalMux                       0              3906   1971  FALL       1
I__244/O                          LocalMux                     309              4215   1971  FALL       1
I__252/I                          InMux                          0              4215   1971  FALL       1
I__252/O                          InMux                        217              4432   1971  FALL       1
I__257/I                          CascadeMux                     0              4432   1971  FALL       1
I__257/O                          CascadeMux                     0              4432   1971  FALL       1
count_4_LC_1_5_1/in2              LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_1_8_3/lcout
Path End         : count_21_LC_1_8_3/in1
Capture Clock    : count_21_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_1_8_3/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__349/I                       LocalMux                       0              3001   1971  FALL       1
I__349/O                       LocalMux                     309              3310   1971  FALL       1
I__352/I                       InMux                          0              3310   1971  FALL       1
I__352/O                       InMux                        217              3527   1971  FALL       1
count_RNO_0_21_LC_2_9_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
count_RNO_0_21_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__345/I                       LocalMux                       0              3906   1971  FALL       1
I__345/O                       LocalMux                     309              4215   1971  FALL       1
I__346/I                       InMux                          0              4215   1971  FALL       1
I__346/O                       InMux                        217              4432   1971  FALL       1
count_21_LC_1_8_3/in1          LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_1_6_6/lcout
Path End         : count_8_LC_1_6_6/in0
Capture Clock    : count_8_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_1_6_6/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1950  FALL       3
I__329/I                      LocalMux                       0              3001   1971  FALL       1
I__329/O                      LocalMux                     309              3310   1971  FALL       1
I__332/I                      InMux                          0              3310   1971  FALL       1
I__332/O                      InMux                        217              3527   1971  FALL       1
count_RNO_0_8_LC_2_7_7/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
count_RNO_0_8_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__327/I                      LocalMux                       0              3906   1971  FALL       1
I__327/O                      LocalMux                     309              4215   1971  FALL       1
I__328/I                      InMux                          0              4215   1971  FALL       1
I__328/O                      InMux                        217              4432   1971  FALL       1
count_8_LC_1_6_6/in0          LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_1_6_5/lcout
Path End         : count_6_LC_1_6_5/in3
Capture Clock    : count_6_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_1_6_5/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1971  FALL       3
I__137/I                      LocalMux                       0              3001   1971  FALL       1
I__137/O                      LocalMux                     309              3310   1971  FALL       1
I__140/I                      InMux                          0              3310   1971  FALL       1
I__140/O                      InMux                        217              3527   1971  FALL       1
count_RNO_0_6_LC_2_7_5/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
count_RNO_0_6_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__135/I                      LocalMux                       0              3906   1971  FALL       1
I__135/O                      LocalMux                     309              4215   1971  FALL       1
I__136/I                      InMux                          0              4215   1971  FALL       1
I__136/O                      InMux                        217              4432   1971  FALL       1
count_6_LC_1_6_5/in3          LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_1_6_0/lcout
Path End         : count_7_LC_1_6_0/in0
Capture Clock    : count_7_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_1_6_0/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1971  FALL       3
I__339/I                      LocalMux                       0              3001   1971  FALL       1
I__339/O                      LocalMux                     309              3310   1971  FALL       1
I__342/I                      InMux                          0              3310   1971  FALL       1
I__342/O                      InMux                        217              3527   1971  FALL       1
count_RNO_0_7_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
count_RNO_0_7_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__337/I                      LocalMux                       0              3906   1971  FALL       1
I__337/O                      LocalMux                     309              4215   1971  FALL       1
I__338/I                      InMux                          0              4215   1971  FALL       1
I__338/O                      InMux                        217              4432   1971  FALL       1
count_7_LC_1_6_0/in0          LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_20_LC_1_8_4/in3
Capture Clock    : count_20_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__359/I                       LocalMux                       0              3001   1971  FALL       1
I__359/O                       LocalMux                     309              3310   1971  FALL       1
I__363/I                       InMux                          0              3310   1971  FALL       1
I__363/O                       InMux                        217              3527   1971  FALL       1
count_RNO_0_20_LC_2_9_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
count_RNO_0_20_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__355/I                       LocalMux                       0              3906   1971  FALL       1
I__355/O                       LocalMux                     309              4215   1971  FALL       1
I__356/I                       InMux                          0              4215   1971  FALL       1
I__356/O                       InMux                        217              4432   1971  FALL       1
count_20_LC_1_8_4/in3          LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_7_LC_1_6_0/in2
Capture Clock    : count_7_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__243/I                          LocalMux                       0              3906   1971  FALL       1
I__243/O                          LocalMux                     309              4215   1971  FALL       1
I__249/I                          InMux                          0              4215   1971  FALL       1
I__249/O                          InMux                        217              4432   1971  FALL       1
I__255/I                          CascadeMux                     0              4432   1971  FALL       1
I__255/O                          CascadeMux                     0              4432   1971  FALL       1
count_7_LC_1_6_0/in2              LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_8_LC_1_6_6/in2
Capture Clock    : count_8_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__243/I                          LocalMux                       0              3906   1971  FALL       1
I__243/O                          LocalMux                     309              4215   1971  FALL       1
I__250/I                          InMux                          0              4215   1971  FALL       1
I__250/O                          InMux                        217              4432   1971  FALL       1
I__256/I                          CascadeMux                     0              4432   1971  FALL       1
I__256/O                          CascadeMux                     0              4432   1971  FALL       1
count_8_LC_1_6_6/in2              LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_9_LC_1_6_7/in3
Capture Clock    : count_9_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4432
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__243/I                          LocalMux                       0              3906   1971  FALL       1
I__243/O                          LocalMux                     309              4215   1971  FALL       1
I__251/I                          InMux                          0              4215   1971  FALL       1
I__251/O                          InMux                        217              4432   1971  FALL       1
count_9_LC_1_6_7/in3              LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_11_LC_2_6_5/in0
Capture Clock    : count_11_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1712
------------------------------------------   ---- 
End-of-path arrival time (ps)                4713
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__220/I                          Odrv4                          0              3815   2251  FALL       1
I__220/O                          Odrv4                        372              4187   2251  FALL       1
I__228/I                          LocalMux                       0              4187   2251  FALL       1
I__228/O                          LocalMux                     309              4495   2251  FALL       1
I__236/I                          InMux                          0              4495   2251  FALL       1
I__236/O                          InMux                        217              4713   2251  FALL       1
count_11_LC_2_6_5/in0             LogicCell40_SEQ_MODE_1010      0              4713   2251  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_14_LC_2_6_7/in2
Capture Clock    : count_14_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1712
------------------------------------------   ---- 
End-of-path arrival time (ps)                4713
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__220/I                          Odrv4                          0              3815   2251  FALL       1
I__220/O                          Odrv4                        372              4187   2251  FALL       1
I__228/I                          LocalMux                       0              4187   2251  FALL       1
I__228/O                          LocalMux                     309              4495   2251  FALL       1
I__237/I                          InMux                          0              4495   2251  FALL       1
I__237/O                          InMux                        217              4713   2251  FALL       1
I__239/I                          CascadeMux                     0              4713   2251  FALL       1
I__239/O                          CascadeMux                     0              4713   2251  FALL       1
count_14_LC_2_6_7/in2             LogicCell40_SEQ_MODE_1010      0              4713   2251  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_9_LC_1_6_7/in2
Capture Clock    : count_9_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1726
------------------------------------------   ---- 
End-of-path arrival time (ps)                4727
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__194/I                          LocalMux                       0              4201   2265  FALL       1
I__194/O                          LocalMux                     309              4509   2265  FALL       1
I__200/I                          InMux                          0              4509   2265  FALL       1
I__200/O                          InMux                        217              4727   2265  FALL       1
I__212/I                          CascadeMux                     0              4727   2265  FALL       1
I__212/O                          CascadeMux                     0              4727   2265  FALL       1
count_9_LC_1_6_7/in2              LogicCell40_SEQ_MODE_1010      0              4727   2265  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_4_LC_1_5_1/in0
Capture Clock    : count_4_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1726
------------------------------------------   ---- 
End-of-path arrival time (ps)                4727
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__195/I                          LocalMux                       0              4201   2265  FALL       1
I__195/O                          LocalMux                     309              4509   2265  FALL       1
I__203/I                          InMux                          0              4509   2265  FALL       1
I__203/O                          InMux                        217              4727   2265  FALL       1
count_4_LC_1_5_1/in0              LogicCell40_SEQ_MODE_1010      0              4727   2265  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_11_LC_2_6_5/in3
Capture Clock    : count_11_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1726
------------------------------------------   ---- 
End-of-path arrival time (ps)                4727
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__196/I                          LocalMux                       0              4201   2265  FALL       1
I__196/O                          LocalMux                     309              4509   2265  FALL       1
I__205/I                          InMux                          0              4509   2265  FALL       1
I__205/O                          InMux                        217              4727   2265  FALL       1
count_11_LC_2_6_5/in3             LogicCell40_SEQ_MODE_1010      0              4727   2265  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_7_LC_1_6_0/in3
Capture Clock    : count_7_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1726
------------------------------------------   ---- 
End-of-path arrival time (ps)                4727
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__194/I                          LocalMux                       0              4201   2265  FALL       1
I__194/O                          LocalMux                     309              4509   2265  FALL       1
I__201/I                          InMux                          0              4509   2265  FALL       1
I__201/O                          InMux                        217              4727   2265  FALL       1
count_7_LC_1_6_0/in3              LogicCell40_SEQ_MODE_1010      0              4727   2265  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_8_LC_1_6_6/in3
Capture Clock    : count_8_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1726
------------------------------------------   ---- 
End-of-path arrival time (ps)                4727
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__194/I                          LocalMux                       0              4201   2265  FALL       1
I__194/O                          LocalMux                     309              4509   2265  FALL       1
I__202/I                          InMux                          0              4509   2265  FALL       1
I__202/O                          InMux                        217              4727   2265  FALL       1
count_8_LC_1_6_6/in3              LogicCell40_SEQ_MODE_1010      0              4727   2265  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_15_LC_1_5_0/in3
Capture Clock    : count_15_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1726
------------------------------------------   ---- 
End-of-path arrival time (ps)                4727
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__195/I                          LocalMux                       0              4201   2265  FALL       1
I__195/O                          LocalMux                     309              4509   2265  FALL       1
I__204/I                          InMux                          0              4509   2265  FALL       1
I__204/O                          InMux                        217              4727   2265  FALL       1
count_15_LC_1_5_0/in3             LogicCell40_SEQ_MODE_1010      0              4727   2265  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_14_LC_2_6_7/in3
Capture Clock    : count_14_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1726
------------------------------------------   ---- 
End-of-path arrival time (ps)                4727
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__196/I                          LocalMux                       0              4201   2265  FALL       1
I__196/O                          LocalMux                     309              4509   2265  FALL       1
I__206/I                          InMux                          0              4509   2265  FALL       1
I__206/O                          InMux                        217              4727   2265  FALL       1
count_14_LC_2_6_7/in3             LogicCell40_SEQ_MODE_1010      0              4727   2265  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_6_LC_1_6_5/in0
Capture Clock    : count_6_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1880
------------------------------------------   ---- 
End-of-path arrival time (ps)                4881
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__219/I                          Odrv12                         0              3815   2420  FALL       1
I__219/O                          Odrv12                       540              4355   2420  FALL       1
I__226/I                          LocalMux                       0              4355   2420  FALL       1
I__226/O                          LocalMux                     309              4664   2420  FALL       1
I__230/I                          InMux                          0              4664   2420  FALL       1
I__230/O                          InMux                        217              4881   2420  FALL       1
count_6_LC_1_6_5/in0              LogicCell40_SEQ_MODE_1010      0              4881   2420  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_15_LC_1_5_0/in2
Capture Clock    : count_15_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1880
------------------------------------------   ---- 
End-of-path arrival time (ps)                4881
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__219/I                          Odrv12                         0              3815   2420  FALL       1
I__219/O                          Odrv12                       540              4355   2420  FALL       1
I__227/I                          LocalMux                       0              4355   2420  FALL       1
I__227/O                          LocalMux                     309              4664   2420  FALL       1
I__234/I                          InMux                          0              4664   2420  FALL       1
I__234/O                          InMux                        217              4881   2420  FALL       1
I__238/I                          CascadeMux                     0              4881   2420  FALL       1
I__238/O                          CascadeMux                     0              4881   2420  FALL       1
count_15_LC_1_5_0/in2             LogicCell40_SEQ_MODE_1010      0              4881   2420  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_7_LC_1_6_0/in1
Capture Clock    : count_7_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1880
------------------------------------------   ---- 
End-of-path arrival time (ps)                4881
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__219/I                          Odrv12                         0              3815   2420  FALL       1
I__219/O                          Odrv12                       540              4355   2420  FALL       1
I__226/I                          LocalMux                       0              4355   2420  FALL       1
I__226/O                          LocalMux                     309              4664   2420  FALL       1
I__231/I                          InMux                          0              4664   2420  FALL       1
I__231/O                          InMux                        217              4881   2420  FALL       1
count_7_LC_1_6_0/in1              LogicCell40_SEQ_MODE_1010      0              4881   2420  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_8_LC_1_6_6/in1
Capture Clock    : count_8_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1880
------------------------------------------   ---- 
End-of-path arrival time (ps)                4881
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__219/I                          Odrv12                         0              3815   2420  FALL       1
I__219/O                          Odrv12                       540              4355   2420  FALL       1
I__226/I                          LocalMux                       0              4355   2420  FALL       1
I__226/O                          LocalMux                     309              4664   2420  FALL       1
I__232/I                          InMux                          0              4664   2420  FALL       1
I__232/O                          InMux                        217              4881   2420  FALL       1
count_8_LC_1_6_6/in1              LogicCell40_SEQ_MODE_1010      0              4881   2420  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_9_LC_1_6_7/in0
Capture Clock    : count_9_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1880
------------------------------------------   ---- 
End-of-path arrival time (ps)                4881
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__219/I                          Odrv12                         0              3815   2420  FALL       1
I__219/O                          Odrv12                       540              4355   2420  FALL       1
I__226/I                          LocalMux                       0              4355   2420  FALL       1
I__226/O                          LocalMux                     309              4664   2420  FALL       1
I__233/I                          InMux                          0              4664   2420  FALL       1
I__233/O                          InMux                        217              4881   2420  FALL       1
count_9_LC_1_6_7/in0              LogicCell40_SEQ_MODE_1010      0              4881   2420  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_1_8_4/lcout
Path End         : count_4_LC_1_5_1/in3
Capture Clock    : count_4_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            1880
------------------------------------------   ---- 
End-of-path arrival time (ps)                4881
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1333  FALL       4
I__358/I                          LocalMux                       0              3001   1333  FALL       1
I__358/O                          LocalMux                     309              3310   1333  FALL       1
I__362/I                          InMux                          0              3310   1333  FALL       1
I__362/O                          InMux                        217              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
count_RNIM93L2_21_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL      13
I__219/I                          Odrv12                         0              3815   2420  FALL       1
I__219/O                          Odrv12                       540              4355   2420  FALL       1
I__227/I                          LocalMux                       0              4355   2420  FALL       1
I__227/O                          LocalMux                     309              4664   2420  FALL       1
I__235/I                          InMux                          0              4664   2420  FALL       1
I__235/O                          InMux                        217              4881   2420  FALL       1
count_4_LC_1_5_1/in3              LogicCell40_SEQ_MODE_1010      0              4881   2420  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_17_LC_1_8_0/in0
Capture Clock    : count_17_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2006
------------------------------------------   ---- 
End-of-path arrival time (ps)                5007
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__240/I                          Odrv4                          0              3906   2546  FALL       1
I__240/O                          Odrv4                        372              4278   2546  FALL       1
I__245/I                          Span4Mux_s2_h                  0              4278   2546  FALL       1
I__245/O                          Span4Mux_s2_h                203              4481   2546  FALL       1
I__253/I                          LocalMux                       0              4481   2546  FALL       1
I__253/O                          LocalMux                     309              4790   2546  FALL       1
I__258/I                          InMux                          0              4790   2546  FALL       1
I__258/O                          InMux                        217              5007   2546  FALL       1
count_17_LC_1_8_0/in0             LogicCell40_SEQ_MODE_1010      0              5007   2546  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_21_LC_1_8_3/in0
Capture Clock    : count_21_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2006
------------------------------------------   ---- 
End-of-path arrival time (ps)                5007
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__240/I                          Odrv4                          0              3906   2546  FALL       1
I__240/O                          Odrv4                        372              4278   2546  FALL       1
I__245/I                          Span4Mux_s2_h                  0              4278   2546  FALL       1
I__245/O                          Span4Mux_s2_h                203              4481   2546  FALL       1
I__254/I                          LocalMux                       0              4481   2546  FALL       1
I__254/O                          LocalMux                     309              4790   2546  FALL       1
I__262/I                          InMux                          0              4790   2546  FALL       1
I__262/O                          InMux                        217              5007   2546  FALL       1
count_21_LC_1_8_3/in0             LogicCell40_SEQ_MODE_1010      0              5007   2546  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_20_LC_1_8_4/in0
Capture Clock    : count_20_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2006
------------------------------------------   ---- 
End-of-path arrival time (ps)                5007
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__240/I                          Odrv4                          0              3906   2546  FALL       1
I__240/O                          Odrv4                        372              4278   2546  FALL       1
I__245/I                          Span4Mux_s2_h                  0              4278   2546  FALL       1
I__245/O                          Span4Mux_s2_h                203              4481   2546  FALL       1
I__253/I                          LocalMux                       0              4481   2546  FALL       1
I__253/O                          LocalMux                     309              4790   2546  FALL       1
I__259/I                          InMux                          0              4790   2546  FALL       1
I__259/O                          InMux                        217              5007   2546  FALL       1
count_20_LC_1_8_4/in0             LogicCell40_SEQ_MODE_1010      0              5007   2546  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : count_10_LC_1_8_7/in1
Capture Clock    : count_10_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2006
------------------------------------------   ---- 
End-of-path arrival time (ps)                5007
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__240/I                          Odrv4                          0              3906   2546  FALL       1
I__240/O                          Odrv4                        372              4278   2546  FALL       1
I__245/I                          Span4Mux_s2_h                  0              4278   2546  FALL       1
I__245/O                          Span4Mux_s2_h                203              4481   2546  FALL       1
I__253/I                          LocalMux                       0              4481   2546  FALL       1
I__253/O                          LocalMux                     309              4790   2546  FALL       1
I__260/I                          InMux                          0              4790   2546  FALL       1
I__260/O                          InMux                        217              5007   2546  FALL       1
count_10_LC_1_8_7/in1             LogicCell40_SEQ_MODE_1010      0              5007   2546  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : ledZ0Z_0_LC_1_8_1/in1
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2006
------------------------------------------   ---- 
End-of-path arrival time (ps)                5007
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__240/I                          Odrv4                          0              3906   2546  FALL       1
I__240/O                          Odrv4                        372              4278   2546  FALL       1
I__245/I                          Span4Mux_s2_h                  0              4278   2546  FALL       1
I__245/O                          Span4Mux_s2_h                203              4481   2546  FALL       1
I__253/I                          LocalMux                       0              4481   2546  FALL       1
I__253/O                          LocalMux                     309              4790   2546  FALL       1
I__261/I                          InMux                          0              4790   2546  FALL       1
I__261/O                          InMux                        217              5007   2546  FALL       1
ledZ0Z_0_LC_1_8_1/in1             LogicCell40_SEQ_MODE_1011      0              5007   2546  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_1_5_0/lcout
Path End         : ledZ0Z_1_LC_1_8_2/in3
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2006
------------------------------------------   ---- 
End-of-path arrival time (ps)                5007
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_1_5_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       3
I__441/I                          LocalMux                       0              3001   1389  FALL       1
I__441/O                          LocalMux                     309              3310   1389  FALL       1
I__444/I                          InMux                          0              3310   1389  FALL       1
I__444/O                          InMux                        217              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
count_RNIJKS82_14_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL      13
I__240/I                          Odrv4                          0              3906   2546  FALL       1
I__240/O                          Odrv4                        372              4278   2546  FALL       1
I__245/I                          Span4Mux_s2_h                  0              4278   2546  FALL       1
I__245/O                          Span4Mux_s2_h                203              4481   2546  FALL       1
I__254/I                          LocalMux                       0              4481   2546  FALL       1
I__254/O                          LocalMux                     309              4790   2546  FALL       1
I__263/I                          InMux                          0              4790   2546  FALL       1
I__263/O                          InMux                        217              5007   2546  FALL       1
ledZ0Z_1_LC_1_8_2/in3             LogicCell40_SEQ_MODE_1011      0              5007   2546  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : ledZ0Z_0_LC_1_8_1/in3
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 2637p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2097
------------------------------------------   ---- 
End-of-path arrival time (ps)                5098
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__158/I                         Odrv4                          0              3001   2637  FALL       1
I__158/O                         Odrv4                        372              3373   2637  FALL       1
I__161/I                         LocalMux                       0              3373   2637  FALL       1
I__161/O                         LocalMux                     309              3682   2637  FALL       1
I__163/I                         InMux                          0              3682   2637  FALL       1
I__163/O                         InMux                        217              3899   2637  FALL       1
count_RNI7P5U2_4_LC_1_7_0/in1    LogicCell40_SEQ_MODE_0000      0              3899   2637  FALL       1
count_RNI7P5U2_4_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    323              4222   2637  RISE       1
I__87/I                          CascadeMux                     0              4222   2637  RISE       1
I__87/O                          CascadeMux                     0              4222   2637  RISE       1
count_RNIC35P7_4_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              4222   2637  RISE       1
count_RNIC35P7_4_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              4572   2637  FALL       2
I__98/I                          LocalMux                       0              4572   2637  FALL       1
I__98/O                          LocalMux                     309              4881   2637  FALL       1
I__99/I                          InMux                          0              4881   2637  FALL       1
I__99/O                          InMux                        217              5098   2637  FALL       1
ledZ0Z_0_LC_1_8_1/in3            LogicCell40_SEQ_MODE_1011      0              5098   2637  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : ledZ0Z_1_LC_1_8_2/in2
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 2637p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2097
------------------------------------------   ---- 
End-of-path arrival time (ps)                5098
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__158/I                         Odrv4                          0              3001   2637  FALL       1
I__158/O                         Odrv4                        372              3373   2637  FALL       1
I__161/I                         LocalMux                       0              3373   2637  FALL       1
I__161/O                         LocalMux                     309              3682   2637  FALL       1
I__163/I                         InMux                          0              3682   2637  FALL       1
I__163/O                         InMux                        217              3899   2637  FALL       1
count_RNI7P5U2_4_LC_1_7_0/in1    LogicCell40_SEQ_MODE_0000      0              3899   2637  FALL       1
count_RNI7P5U2_4_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    323              4222   2637  RISE       1
I__87/I                          CascadeMux                     0              4222   2637  RISE       1
I__87/O                          CascadeMux                     0              4222   2637  RISE       1
count_RNIC35P7_4_LC_1_7_1/in2    LogicCell40_SEQ_MODE_0000      0              4222   2637  RISE       1
count_RNIC35P7_4_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              4572   2637  FALL       2
I__98/I                          LocalMux                       0              4572   2637  FALL       1
I__98/O                          LocalMux                     309              4881   2637  FALL       1
I__100/I                         InMux                          0              4881   2637  FALL       1
I__100/O                         InMux                        217              5098   2637  FALL       1
I__101/I                         CascadeMux                     0              5098   2637  FALL       1
I__101/O                         CascadeMux                     0              5098   2637  FALL       1
ledZ0Z_1_LC_1_8_2/in2            LogicCell40_SEQ_MODE_1011      0              5098   2637  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_17_LC_1_8_0/in2
Capture Clock    : count_17_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 2637p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2097
------------------------------------------   ---- 
End-of-path arrival time (ps)                5098
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__192/I                          Odrv4                          0              4201   2637  FALL       1
I__192/O                          Odrv4                        372              4572   2637  FALL       1
I__197/I                          LocalMux                       0              4572   2637  FALL       1
I__197/O                          LocalMux                     309              4881   2637  FALL       1
I__207/I                          InMux                          0              4881   2637  FALL       1
I__207/O                          InMux                        217              5098   2637  FALL       1
I__213/I                          CascadeMux                     0              5098   2637  FALL       1
I__213/O                          CascadeMux                     0              5098   2637  FALL       1
count_17_LC_1_8_0/in2             LogicCell40_SEQ_MODE_1010      0              5098   2637  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : ledZ0Z_0_LC_1_8_1/in2
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 2637p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2097
------------------------------------------   ---- 
End-of-path arrival time (ps)                5098
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__192/I                          Odrv4                          0              4201   2637  FALL       1
I__192/O                          Odrv4                        372              4572   2637  FALL       1
I__198/I                          LocalMux                       0              4572   2637  FALL       1
I__198/O                          LocalMux                     309              4881   2637  FALL       1
I__210/I                          InMux                          0              4881   2637  FALL       1
I__210/O                          InMux                        217              5098   2637  FALL       1
I__215/I                          CascadeMux                     0              5098   2637  FALL       1
I__215/O                          CascadeMux                     0              5098   2637  FALL       1
ledZ0Z_0_LC_1_8_1/in2             LogicCell40_SEQ_MODE_1011      0              5098   2637  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_20_LC_1_8_4/in2
Capture Clock    : count_20_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 2637p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2097
------------------------------------------   ---- 
End-of-path arrival time (ps)                5098
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__192/I                          Odrv4                          0              4201   2637  FALL       1
I__192/O                          Odrv4                        372              4572   2637  FALL       1
I__197/I                          LocalMux                       0              4572   2637  FALL       1
I__197/O                          LocalMux                     309              4881   2637  FALL       1
I__208/I                          InMux                          0              4881   2637  FALL       1
I__208/O                          InMux                        217              5098   2637  FALL       1
I__214/I                          CascadeMux                     0              5098   2637  FALL       1
I__214/O                          CascadeMux                     0              5098   2637  FALL       1
count_20_LC_1_8_4/in2             LogicCell40_SEQ_MODE_1010      0              5098   2637  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : ledZ0Z_1_LC_1_8_2/in0
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 2637p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2097
------------------------------------------   ---- 
End-of-path arrival time (ps)                5098
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__192/I                          Odrv4                          0              4201   2637  FALL       1
I__192/O                          Odrv4                        372              4572   2637  FALL       1
I__197/I                          LocalMux                       0              4572   2637  FALL       1
I__197/O                          LocalMux                     309              4881   2637  FALL       1
I__209/I                          InMux                          0              4881   2637  FALL       1
I__209/O                          InMux                        217              5098   2637  FALL       1
ledZ0Z_1_LC_1_8_2/in0             LogicCell40_SEQ_MODE_1011      0              5098   2637  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_7_2/lcout
Path End         : count_4_LC_1_5_1/in1
Capture Clock    : count_4_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2175
------------------------------------------   ---- 
End-of-path arrival time (ps)                5176
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_7_2/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__166/I                      LocalMux                       0              3001   1066  FALL       1
I__166/O                      LocalMux                     309              3310   1066  FALL       1
I__169/I                      InMux                          0              3310   1066  FALL       1
I__169/O                      InMux                        217              3527   1066  FALL       1
count_3_LC_2_7_2/in1          LogicCell40_SEQ_MODE_1010      0              3527   1634  FALL       1
count_3_LC_2_7_2/carryout     LogicCell40_SEQ_MODE_1010    245              3773   1634  FALL       2
I__152/I                      InMux                          0              3773   2714  FALL       1
I__152/O                      InMux                        217              3990   2714  FALL       1
count_RNO_0_4_LC_2_7_3/in3    LogicCell40_SEQ_MODE_0000      0              3990   2714  FALL       1
count_RNO_0_4_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_0000    288              4278   2714  FALL       1
I__153/I                      Odrv4                          0              4278   2714  FALL       1
I__153/O                      Odrv4                        372              4650   2714  FALL       1
I__154/I                      LocalMux                       0              4650   2714  FALL       1
I__154/O                      LocalMux                     309              4958   2714  FALL       1
I__155/I                      InMux                          0              4958   2714  FALL       1
I__155/O                      InMux                        217              5176   2714  FALL       1
count_4_LC_1_5_1/in1          LogicCell40_SEQ_MODE_1010      0              5176   2714  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_8_4/lcout
Path End         : count_14_LC_2_6_7/in1
Capture Clock    : count_14_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2175
------------------------------------------   ---- 
End-of-path arrival time (ps)                5176
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_8_4/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__278/I                       LocalMux                       0              3001   1066  FALL       1
I__278/O                       LocalMux                     309              3310   1066  FALL       1
I__280/I                       InMux                          0              3310   1066  FALL       1
I__280/O                       InMux                        217              3527   1066  FALL       1
count_13_LC_2_8_4/in1          LogicCell40_SEQ_MODE_1010      0              3527   1739  FALL       1
count_13_LC_2_8_4/carryout     LogicCell40_SEQ_MODE_1010    245              3773   1739  FALL       2
I__266/I                       InMux                          0              3773   2714  FALL       1
I__266/O                       InMux                        217              3990   2714  FALL       1
count_RNO_0_14_LC_2_8_5/in3    LogicCell40_SEQ_MODE_0000      0              3990   2714  FALL       1
count_RNO_0_14_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_0000    288              4278   2714  FALL       1
I__267/I                       Odrv4                          0              4278   2714  FALL       1
I__267/O                       Odrv4                        372              4650   2714  FALL       1
I__268/I                       LocalMux                       0              4650   2714  FALL       1
I__268/O                       LocalMux                     309              4958   2714  FALL       1
I__269/I                       InMux                          0              4958   2714  FALL       1
I__269/O                       InMux                        217              5176   2714  FALL       1
count_14_LC_2_6_7/in1          LogicCell40_SEQ_MODE_1010      0              5176   2714  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_1_8_7/lcout
Path End         : count_11_LC_2_6_5/in1
Capture Clock    : count_11_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2175
------------------------------------------   ---- 
End-of-path arrival time (ps)                5176
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_1_8_7/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1634  FALL       3
I__307/I                          LocalMux                       0              3001   1634  FALL       1
I__307/O                          LocalMux                     309              3310   1634  FALL       1
I__310/I                          InMux                          0              3310   1634  FALL       1
I__310/O                          InMux                        217              3527   1634  FALL       1
count_RNO_0_10_LC_2_8_1/in1       LogicCell40_SEQ_MODE_0000      0              3527   1634  FALL       1
count_RNO_0_10_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_0000    245              3773   1634  FALL       2
I__291/I                          InMux                          0              3773   2714  FALL       1
I__291/O                          InMux                        217              3990   2714  FALL       1
count_RNO_0_11_LC_2_8_2/in3       LogicCell40_SEQ_MODE_0000      0              3990   2714  FALL       1
count_RNO_0_11_LC_2_8_2/lcout     LogicCell40_SEQ_MODE_0000    288              4278   2714  FALL       1
I__292/I                          Odrv4                          0              4278   2714  FALL       1
I__292/O                          Odrv4                        372              4650   2714  FALL       1
I__293/I                          LocalMux                       0              4650   2714  FALL       1
I__293/O                          LocalMux                     309              4958   2714  FALL       1
I__294/I                          InMux                          0              4958   2714  FALL       1
I__294/O                          InMux                        217              5176   2714  FALL       1
count_11_LC_2_6_5/in1             LogicCell40_SEQ_MODE_1010      0              5176   2714  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_1_6_7/lcout
Path End         : count_9_LC_1_6_7/in1
Capture Clock    : count_9_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2175
------------------------------------------   ---- 
End-of-path arrival time (ps)                5176
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_1_6_7/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1992  FALL       3
I__318/I                      Odrv4                          0              3001   2111  FALL       1
I__318/O                      Odrv4                        372              3373   2111  FALL       1
I__320/I                      LocalMux                       0              3373   2111  FALL       1
I__320/O                      LocalMux                     309              3682   2111  FALL       1
I__323/I                      InMux                          0              3682   2111  FALL       1
I__323/O                      InMux                        217              3899   2111  FALL       1
count_RNO_0_9_LC_2_8_0/in1    LogicCell40_SEQ_MODE_0000      0              3899   2111  FALL       1
count_RNO_0_9_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_0000    379              4278   2714  FALL       1
I__315/I                      Odrv4                          0              4278   2714  FALL       1
I__315/O                      Odrv4                        372              4650   2714  FALL       1
I__316/I                      LocalMux                       0              4650   2714  FALL       1
I__316/O                      LocalMux                     309              4958   2714  FALL       1
I__317/I                      InMux                          0              4958   2714  FALL       1
I__317/O                      InMux                        217              5176   2714  FALL       1
count_9_LC_1_6_7/in1          LogicCell40_SEQ_MODE_1010      0              5176   2714  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_10_LC_1_8_7/in3
Capture Clock    : count_10_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 2806p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2266
------------------------------------------   ---- 
End-of-path arrival time (ps)                5267
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__193/I                          Odrv4                          0              4201   2805  FALL       1
I__193/O                          Odrv4                        372              4572   2805  FALL       1
I__199/I                          Span4Mux_s1_h                  0              4572   2805  FALL       1
I__199/O                          Span4Mux_s1_h                168              4741   2805  FALL       1
I__211/I                          LocalMux                       0              4741   2805  FALL       1
I__211/O                          LocalMux                     309              5049   2805  FALL       1
I__216/I                          InMux                          0              5049   2805  FALL       1
I__216/O                          InMux                        217              5267   2805  FALL       1
count_10_LC_1_8_7/in3             LogicCell40_SEQ_MODE_1010      0              5267   2805  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_1_5_1/lcout
Path End         : count_21_LC_1_8_3/in3
Capture Clock    : count_21_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 2806p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2266
------------------------------------------   ---- 
End-of-path arrival time (ps)                5267
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_1_5_1/lcout            LogicCell40_SEQ_MODE_1010    540              3001   1697  FALL       3
I__157/I                          LocalMux                       0              3001   1697  FALL       1
I__157/O                          LocalMux                     309              3310   1697  FALL       1
I__160/I                          InMux                          0              3310   1697  FALL       1
I__160/O                          InMux                        217              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/in1      LogicCell40_SEQ_MODE_0000      0              3527   1697  FALL       1
count_RNINN8I_4_LC_1_6_3/ltout    LogicCell40_SEQ_MODE_0000    323              3850   1697  RISE       1
I__89/I                           CascadeMux                     0              3850   1697  RISE       1
I__89/O                           CascadeMux                     0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/in2    LogicCell40_SEQ_MODE_0000      0              3850   1697  RISE       1
count_RNIBDEJ3_10_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL      13
I__193/I                          Odrv4                          0              4201   2805  FALL       1
I__193/O                          Odrv4                        372              4572   2805  FALL       1
I__199/I                          Span4Mux_s1_h                  0              4572   2805  FALL       1
I__199/O                          Span4Mux_s1_h                168              4741   2805  FALL       1
I__211/I                          LocalMux                       0              4741   2805  FALL       1
I__211/O                          LocalMux                     309              5049   2805  FALL       1
I__217/I                          InMux                          0              5049   2805  FALL       1
I__217/O                          InMux                        217              5267   2805  FALL       1
count_21_LC_1_8_3/in3             LogicCell40_SEQ_MODE_1010      0              5267   2805  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_8_4/lcout
Path End         : count_15_LC_1_5_0/in1
Capture Clock    : count_15_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 2988p

Capture Clock Arrival Time (led|refclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2461
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2461

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            2448
------------------------------------------   ---- 
End-of-path arrival time (ps)                5449
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_8_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__278/I                          LocalMux                       0              3001   1066  FALL       1
I__278/O                          LocalMux                     309              3310   1066  FALL       1
I__280/I                          InMux                          0              3310   1066  FALL       1
I__280/O                          InMux                        217              3527   1066  FALL       1
count_13_LC_2_8_4/in1             LogicCell40_SEQ_MODE_1010      0              3527   1739  FALL       1
count_13_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1010    245              3773   1739  FALL       2
count_RNO_0_14_LC_2_8_5/carryin   LogicCell40_SEQ_MODE_0000      0              3773   1739  FALL       1
count_RNO_0_14_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_0000    105              3878   1739  FALL       2
I__435/I                          InMux                          0              3878   2988  FALL       1
I__435/O                          InMux                        217              4095   2988  FALL       1
count_RNO_0_15_LC_2_8_6/in3       LogicCell40_SEQ_MODE_0000      0              4095   2988  FALL       1
count_RNO_0_15_LC_2_8_6/lcout     LogicCell40_SEQ_MODE_0000    288              4383   2988  FALL       1
I__436/I                          Odrv4                          0              4383   2988  FALL       1
I__436/O                          Odrv4                        372              4755   2988  FALL       1
I__437/I                          Span4Mux_s1_h                  0              4755   2988  FALL       1
I__437/O                          Span4Mux_s1_h                168              4923   2988  FALL       1
I__438/I                          LocalMux                       0              4923   2988  FALL       1
I__438/O                          LocalMux                     309              5232   2988  FALL       1
I__439/I                          InMux                          0              5232   2988  FALL       1
I__439/O                          InMux                        217              5449   2988  FALL       1
count_15_LC_1_5_0/in1             LogicCell40_SEQ_MODE_1010      0              5449   2988  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : led_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12089
---------------------------------------   ----- 
End-of-path arrival time (ps)             12089
 
Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                            led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                            IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                           Odrv4                          0              1053   +INF  FALL       1
I__73/O                                           Odrv4                        372              1425   +INF  FALL       1
I__75/I                                           Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                           Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                           Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                           Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                           LocalMux                       0              2112   +INF  FALL       1
I__79/O                                           LocalMux                     309              2421   +INF  FALL       1
I__81/I                                           InMux                          0              2421   +INF  FALL       1
I__81/O                                           InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                  LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout                LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                           Odrv4                          0              3024   +INF  FALL       1
I__69/O                                           Odrv4                        372              3395   +INF  FALL       1
I__70/I                                           IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                           IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                           LocalMux                       0              3718   +INF  FALL       1
I__71/O                                           LocalMux                     309              4027   +INF  FALL       1
I__72/I                                           IoInMux                        0              4027   +INF  FALL       1
I__72/O                                           IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT          ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                          gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                          gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                          GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                          GlobalMux                     77              4882   +INF  FALL       1
I__374/I                                          Glb2LocalMux                   0              4882   +INF  FALL       1
I__374/O                                          Glb2LocalMux                 358              5240   +INF  FALL       1
I__375/I                                          LocalMux                       0              5240   +INF  FALL       1
I__375/O                                          LocalMux                     309              5549   +INF  FALL       1
I__376/I                                          InMux                          0              5549   +INF  FALL       1
I__376/O                                          InMux                        217              5766   +INF  FALL       1
GB_BUFFER_led_3_c_i_g_THRU_LUT4_0_LC_1_4_3/in0    LogicCell40_SEQ_MODE_0000      0              5766   +INF  FALL       1
GB_BUFFER_led_3_c_i_g_THRU_LUT4_0_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_0000    386              6152   +INF  FALL       1
I__83/I                                           Odrv12                         0              6152   +INF  FALL       1
I__83/O                                           Odrv12                       540              6692   +INF  FALL       1
I__84/I                                           Span12Mux_s6_h                 0              6692   +INF  FALL       1
I__84/O                                           Span12Mux_s6_h               281              6972   +INF  FALL       1
I__85/I                                           LocalMux                       0              6972   +INF  FALL       1
I__85/O                                           LocalMux                     309              7281   +INF  FALL       1
I__86/I                                           IoInMux                        0              7281   +INF  FALL       1
I__86/O                                           IoInMux                      217              7498   +INF  FALL       1
led_2_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0              7498   +INF  FALL       1
led_2_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237              9736   +INF  FALL       1
led_2_obuf_iopad/DIN                              IO_PAD                         0              9736   +INF  FALL       1
led_2_obuf_iopad/PACKAGEPIN:out                   IO_PAD                      2353             12089   +INF  FALL       1
led_2                                             led                            0             12089   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_10_LC_1_8_7/sr
Capture Clock    : count_10_LC_1_8_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
count_10_LC_1_8_7/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_10_LC_1_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : led_3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7136
---------------------------------------   ---- 
End-of-path arrival time (ps)             7136
 
Data path
pin name                         model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------  ----------------------  -----  ----------------  -----  ----  ------
rst_in                           led                         0                 0   +INF  FALL       1
rst_in_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  FALL       1
rst_in_ibuf_iopad/DOUT           IO_PAD                    540               540   +INF  FALL       1
rst_in_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               540   +INF  FALL       1
rst_in_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1003   +INF  FALL       1
I__74/I                          Odrv4                       0              1003   +INF  FALL       1
I__74/O                          Odrv4                     372              1375   +INF  FALL       1
I__76/I                          IoSpan4Mux                  0              1375   +INF  FALL       1
I__76/O                          IoSpan4Mux                323              1697   +INF  FALL       1
I__78/I                          IoSpan4Mux                  0              1697   +INF  FALL       1
I__78/O                          IoSpan4Mux                323              2020   +INF  FALL       1
I__80/I                          LocalMux                    0              2020   +INF  FALL       1
I__80/O                          LocalMux                  309              2328   +INF  FALL       1
I__82/I                          IoInMux                     0              2328   +INF  FALL       1
I__82/O                          IoInMux                   217              2546   +INF  FALL       1
led_3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2546   +INF  FALL       1
led_3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4783   +INF  FALL       1
led_3_obuf_iopad/DIN             IO_PAD                      0              4783   +INF  FALL       1
led_3_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              7136   +INF  FALL       1
led_3                            led                         0              7136   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_20_LC_1_8_4/sr
Capture Clock    : count_20_LC_1_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5190
---------------------------------------   ---- 
End-of-path arrival time (ps)             5190
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  FALL       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       540               540   +INF  FALL       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__73/I                                         Odrv4                          0              1003   +INF  FALL       1
I__73/O                                         Odrv4                        372              1375   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1375   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1690   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1690   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2062   +INF  FALL       1
I__79/I                                         LocalMux                       0              2062   +INF  FALL       1
I__79/O                                         LocalMux                     309              2371   +INF  FALL       1
I__81/I                                         InMux                          0              2371   +INF  FALL       1
I__81/O                                         InMux                        217              2588   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2588   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              2974   +INF  FALL       1
I__69/I                                         Odrv4                          0              2974   +INF  FALL       1
I__69/O                                         Odrv4                        372              3345   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3345   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3668   +INF  FALL       1
I__71/I                                         LocalMux                       0              3668   +INF  FALL       1
I__71/O                                         LocalMux                     309              3977   +INF  FALL       1
I__72/I                                         IoInMux                        0              3977   +INF  FALL       1
I__72/O                                         IoInMux                      217              4194   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4194   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4755   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4755   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4755   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4755   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4832   +INF  FALL       1
I__367/I                                        SRMux                          0              4832   +INF  FALL       1
I__367/O                                        SRMux                        358              5190   +INF  FALL       1
count_20_LC_1_8_4/sr                            LogicCell40_SEQ_MODE_1010      0              5190   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_20_LC_1_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_21_LC_1_8_3/sr
Capture Clock    : count_21_LC_1_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
count_21_LC_1_8_3/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_21_LC_1_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : ledZ0Z_1_LC_1_8_2/sr
Capture Clock    : ledZ0Z_1_LC_1_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
ledZ0Z_1_LC_1_8_2/sr                            LogicCell40_SEQ_MODE_1011      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0Z_1_LC_1_8_2/lcout
Path End         : led_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            6716
------------------------------------------   ---- 
End-of-path arrival time (ps)                9717
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_1_LC_1_8_2/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0Z_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1011    540              3001   +INF  RISE       1
I__91/I                          Odrv4                          0              3001   +INF  RISE       1
I__91/O                          Odrv4                        351              3352   +INF  RISE       1
I__92/I                          Span4Mux_h                     0              3352   +INF  RISE       1
I__92/O                          Span4Mux_h                   302              3654   +INF  RISE       1
I__93/I                          Span4Mux_h                     0              3654   +INF  RISE       1
I__93/O                          Span4Mux_h                   302              3955   +INF  RISE       1
I__94/I                          Span4Mux_v                     0              3955   +INF  RISE       1
I__94/O                          Span4Mux_v                   351              4306   +INF  RISE       1
I__95/I                          Span4Mux_s3_h                  0              4306   +INF  RISE       1
I__95/O                          Span4Mux_s3_h                231              4537   +INF  RISE       1
I__96/I                          LocalMux                       0              4537   +INF  RISE       1
I__96/O                          LocalMux                     330              4867   +INF  RISE       1
I__97/I                          IoInMux                        0              4867   +INF  RISE       1
I__97/O                          IoInMux                      259              5126   +INF  RISE       1
led_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5126   +INF  RISE       1
led_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7364   +INF  FALL       1
led_1_obuf_iopad/DIN             IO_PAD                         0              7364   +INF  FALL       1
led_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9717   +INF  FALL       1
led_1                            led                            0              9717   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : ledZ0Z_0_LC_1_8_1/sr
Capture Clock    : ledZ0Z_0_LC_1_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
ledZ0Z_0_LC_1_8_1/sr                            LogicCell40_SEQ_MODE_1011      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0Z_0_LC_1_8_1/lcout
Path End         : led_0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (led|refclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2461
+ Clock To Q                                  540
+ Data Path Delay                            6351
------------------------------------------   ---- 
End-of-path arrival time (ps)                9352
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
ledZ0Z_0_LC_1_8_1/clk                                LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0Z_0_LC_1_8_1/lcout          LogicCell40_SEQ_MODE_1011    540              3001   +INF  RISE       1
I__102/I                         Odrv4                          0              3001   +INF  RISE       1
I__102/O                         Odrv4                        351              3352   +INF  RISE       1
I__103/I                         Span4Mux_h                     0              3352   +INF  RISE       1
I__103/O                         Span4Mux_h                   302              3654   +INF  RISE       1
I__104/I                         Span4Mux_s3_h                  0              3654   +INF  RISE       1
I__104/O                         Span4Mux_s3_h                231              3885   +INF  RISE       1
I__105/I                         IoSpan4Mux                     0              3885   +INF  RISE       1
I__105/O                         IoSpan4Mux                   288              4173   +INF  RISE       1
I__106/I                         LocalMux                       0              4173   +INF  RISE       1
I__106/O                         LocalMux                     330              4502   +INF  RISE       1
I__107/I                         IoInMux                        0              4502   +INF  RISE       1
I__107/O                         IoInMux                      259              4762   +INF  RISE       1
led_0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4762   +INF  RISE       1
led_0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6999   +INF  FALL       1
led_0_obuf_iopad/DIN             IO_PAD                         0              6999   +INF  FALL       1
led_0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9352   +INF  FALL       1
led_0                            led                            0              9352   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_17_LC_1_8_0/sr
Capture Clock    : count_17_LC_1_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__367/I                                        SRMux                          0              4882   +INF  FALL       1
I__367/O                                        SRMux                        358              5240   +INF  FALL       1
count_17_LC_1_8_0/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__380/I                                             ClkMux                         0              2153  RISE       1
I__380/O                                             ClkMux                       309              2461  RISE       1
count_17_LC_1_8_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_16_LC_2_8_7/sr
Capture Clock    : count_16_LC_2_8_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__368/I                                        SRMux                          0              4882   +INF  FALL       1
I__368/O                                        SRMux                        358              5240   +INF  FALL       1
count_16_LC_2_8_7/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_16_LC_2_8_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_13_LC_2_8_4/sr
Capture Clock    : count_13_LC_2_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__368/I                                        SRMux                          0              4882   +INF  FALL       1
I__368/O                                        SRMux                        358              5240   +INF  FALL       1
count_13_LC_2_8_4/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_13_LC_2_8_4/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_12_LC_2_8_3/sr
Capture Clock    : count_12_LC_2_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__368/I                                        SRMux                          0              4882   +INF  FALL       1
I__368/O                                        SRMux                        358              5240   +INF  FALL       1
count_12_LC_2_8_3/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__381/I                                             ClkMux                         0              2153  RISE       1
I__381/O                                             ClkMux                       309              2461  RISE       1
count_12_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_9_LC_1_6_7/sr
Capture Clock    : count_9_LC_1_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__369/I                                        SRMux                          0              4882   +INF  FALL       1
I__369/O                                        SRMux                        358              5240   +INF  FALL       1
count_9_LC_1_6_7/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_9_LC_1_6_7/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_8_LC_1_6_6/sr
Capture Clock    : count_8_LC_1_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__369/I                                        SRMux                          0              4882   +INF  FALL       1
I__369/O                                        SRMux                        358              5240   +INF  FALL       1
count_8_LC_1_6_6/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_8_LC_1_6_6/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_6_LC_1_6_5/sr
Capture Clock    : count_6_LC_1_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__369/I                                        SRMux                          0              4882   +INF  FALL       1
I__369/O                                        SRMux                        358              5240   +INF  FALL       1
count_6_LC_1_6_5/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_6_LC_1_6_5/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_7_LC_1_6_0/sr
Capture Clock    : count_7_LC_1_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__369/I                                        SRMux                          0              4882   +INF  FALL       1
I__369/O                                        SRMux                        358              5240   +INF  FALL       1
count_7_LC_1_6_0/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__382/I                                             ClkMux                         0              2153  RISE       1
I__382/O                                             ClkMux                       309              2461  RISE       1
count_7_LC_1_6_0/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_5_LC_2_7_4/sr
Capture Clock    : count_5_LC_2_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__370/I                                        SRMux                          0              4882   +INF  FALL       1
I__370/O                                        SRMux                        358              5240   +INF  FALL       1
count_5_LC_2_7_4/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_5_LC_2_7_4/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_3_LC_2_7_2/sr
Capture Clock    : count_3_LC_2_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__370/I                                        SRMux                          0              4882   +INF  FALL       1
I__370/O                                        SRMux                        358              5240   +INF  FALL       1
count_3_LC_2_7_2/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_3_LC_2_7_2/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_2_LC_2_7_1/sr
Capture Clock    : count_2_LC_2_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__370/I                                        SRMux                          0              4882   +INF  FALL       1
I__370/O                                        SRMux                        358              5240   +INF  FALL       1
count_2_LC_2_7_1/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__383/I                                             ClkMux                         0              2153  RISE       1
I__383/O                                             ClkMux                       309              2461  RISE       1
count_2_LC_2_7_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_19_LC_2_9_2/sr
Capture Clock    : count_19_LC_2_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__371/I                                        SRMux                          0              4882   +INF  FALL       1
I__371/O                                        SRMux                        358              5240   +INF  FALL       1
count_19_LC_2_9_2/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_19_LC_2_9_2/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_18_LC_2_9_1/sr
Capture Clock    : count_18_LC_2_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__371/I                                        SRMux                          0              4882   +INF  FALL       1
I__371/O                                        SRMux                        358              5240   +INF  FALL       1
count_18_LC_2_9_1/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__379/I                                             ClkMux                         0              2153  RISE       1
I__379/O                                             ClkMux                       309              2461  RISE       1
count_18_LC_2_9_1/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_4_LC_1_5_1/sr
Capture Clock    : count_4_LC_1_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__372/I                                        SRMux                          0              4882   +INF  FALL       1
I__372/O                                        SRMux                        358              5240   +INF  FALL       1
count_4_LC_1_5_1/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_4_LC_1_5_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_15_LC_1_5_0/sr
Capture Clock    : count_15_LC_1_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__372/I                                        SRMux                          0              4882   +INF  FALL       1
I__372/O                                        SRMux                        358              5240   +INF  FALL       1
count_15_LC_1_5_0/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__384/I                                             ClkMux                         0              2153  RISE       1
I__384/O                                             ClkMux                       309              2461  RISE       1
count_15_LC_1_5_0/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_14_LC_2_6_7/sr
Capture Clock    : count_14_LC_2_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__373/I                                        SRMux                          0              4882   +INF  FALL       1
I__373/O                                        SRMux                        358              5240   +INF  FALL       1
count_14_LC_2_6_7/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_14_LC_2_6_7/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_11_LC_2_6_5/sr
Capture Clock    : count_11_LC_2_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__373/I                                        SRMux                          0              4882   +INF  FALL       1
I__373/O                                        SRMux                        358              5240   +INF  FALL       1
count_11_LC_2_6_5/sr                            LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_11_LC_2_6_5/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_0_LC_2_6_3/sr
Capture Clock    : count_0_LC_2_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__373/I                                        SRMux                          0              4882   +INF  FALL       1
I__373/O                                        SRMux                        358              5240   +INF  FALL       1
count_0_LC_2_6_3/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_0_LC_2_6_3/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_in
Path End         : count_1_LC_2_6_1/sr
Capture Clock    : count_1_LC_2_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (led|refclk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2461
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5240
---------------------------------------   ---- 
End-of-path arrival time (ps)             5240
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_in                                          led                            0                 0   +INF  RISE       1
rst_in_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
rst_in_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
rst_in_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_in_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__73/I                                         Odrv4                          0              1053   +INF  FALL       1
I__73/O                                         Odrv4                        372              1425   +INF  FALL       1
I__75/I                                         Span4Mux_h                     0              1425   +INF  FALL       1
I__75/O                                         Span4Mux_h                   316              1740   +INF  FALL       1
I__77/I                                         Span4Mux_v                     0              1740   +INF  FALL       1
I__77/O                                         Span4Mux_v                   372              2112   +INF  FALL       1
I__79/I                                         LocalMux                       0              2112   +INF  FALL       1
I__79/O                                         LocalMux                     309              2421   +INF  FALL       1
I__81/I                                         InMux                          0              2421   +INF  FALL       1
I__81/O                                         InMux                        217              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/in0                LogicCell40_SEQ_MODE_0000      0              2638   +INF  FALL       1
rst_in_ibuf_RNIK8MB_LC_1_5_2/lcout              LogicCell40_SEQ_MODE_0000    386              3024   +INF  FALL       1
I__69/I                                         Odrv4                          0              3024   +INF  FALL       1
I__69/O                                         Odrv4                        372              3395   +INF  FALL       1
I__70/I                                         IoSpan4Mux                     0              3395   +INF  FALL       1
I__70/O                                         IoSpan4Mux                   323              3718   +INF  FALL       1
I__71/I                                         LocalMux                       0              3718   +INF  FALL       1
I__71/O                                         LocalMux                     309              4027   +INF  FALL       1
I__72/I                                         IoInMux                        0              4027   +INF  FALL       1
I__72/O                                         IoInMux                      217              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4244   +INF  FALL       1
rst_in_ibuf_RNIK8MB_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4805   +INF  FALL      25
I__365/I                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__365/O                                        gio2CtrlBuf                    0              4805   +INF  FALL       1
I__366/I                                        GlobalMux                      0              4805   +INF  FALL       1
I__366/O                                        GlobalMux                     77              4882   +INF  FALL       1
I__373/I                                        SRMux                          0              4882   +INF  FALL       1
I__373/O                                        SRMux                        358              5240   +INF  FALL       1
count_1_LC_2_6_1/sr                             LogicCell40_SEQ_MODE_1010      0              5240   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
refclk                                               led                            0                 0  RISE       1
refclk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
refclk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
refclk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__377/I                                             gio2CtrlBuf                    0              1998  RISE       1
I__377/O                                             gio2CtrlBuf                    0              1998  RISE       1
I__378/I                                             GlobalMux                      0              1998  RISE       1
I__378/O                                             GlobalMux                    154              2153  RISE       1
I__385/I                                             ClkMux                         0              2153  RISE       1
I__385/O                                             ClkMux                       309              2461  RISE       1
count_1_LC_2_6_1/clk                                 LogicCell40_SEQ_MODE_1010      0              2461  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

