
STM32F4_FreeRTOS_Led_Brightness_AT_Com_CMSIS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000024bc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  0800265c  0800265c  0001265c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002674  08002674  00020058  2**0
                  CONTENTS
  4 .ARM          00000000  08002674  08002674  00020058  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002674  08002674  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002674  08002674  00012674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002678  08002678  00012678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  0800267c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004158  20000058  080026d4  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200041b0  080026d4  000241b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006a34  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000147e  00000000  00000000  00026aff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000508  00000000  00000000  00027f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000003ba  00000000  00000000  00028488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000f086  00000000  00000000  00028842  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006e79  00000000  00000000  000378c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005af5a  00000000  00000000  0003e741  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000155c  00000000  00000000  0009969c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0009abf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000058 	.word	0x20000058
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002644 	.word	0x08002644

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000005c 	.word	0x2000005c
 80001dc:	08002644 	.word	0x08002644

080001e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001e0:	b480      	push	{r7}
 80001e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001e4:	4b06      	ldr	r3, [pc, #24]	; (8000200 <SystemInit+0x20>)
 80001e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001ea:	4a05      	ldr	r2, [pc, #20]	; (8000200 <SystemInit+0x20>)
 80001ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001f4:	bf00      	nop
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000ed00 	.word	0xe000ed00

08000204 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000204:	b480      	push	{r7}
 8000206:	b085      	sub	sp, #20
 8000208:	af00      	add	r7, sp, #0
 800020a:	60f8      	str	r0, [r7, #12]
 800020c:	60b9      	str	r1, [r7, #8]
 800020e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000210:	68fb      	ldr	r3, [r7, #12]
 8000212:	4a07      	ldr	r2, [pc, #28]	; (8000230 <vApplicationGetIdleTaskMemory+0x2c>)
 8000214:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000216:	68bb      	ldr	r3, [r7, #8]
 8000218:	4a06      	ldr	r2, [pc, #24]	; (8000234 <vApplicationGetIdleTaskMemory+0x30>)
 800021a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	2280      	movs	r2, #128	; 0x80
 8000220:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000222:	bf00      	nop
 8000224:	3714      	adds	r7, #20
 8000226:	46bd      	mov	sp, r7
 8000228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	20000074 	.word	0x20000074
 8000234:	20000114 	.word	0x20000114

08000238 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b08a      	sub	sp, #40	; 0x28
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8000240:	2300      	movs	r3, #0
 8000242:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8000244:	f001 fa4e 	bl	80016e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8000248:	4b5b      	ldr	r3, [pc, #364]	; (80003b8 <pvPortMalloc+0x180>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d101      	bne.n	8000254 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8000250:	f000 f920 	bl	8000494 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000254:	4b59      	ldr	r3, [pc, #356]	; (80003bc <pvPortMalloc+0x184>)
 8000256:	681a      	ldr	r2, [r3, #0]
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	4013      	ands	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	f040 8093 	bne.w	8000388 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2b00      	cmp	r3, #0
 8000266:	d01d      	beq.n	80002a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8000268:	2208      	movs	r2, #8
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	4413      	add	r3, r2
 800026e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	f003 0307 	and.w	r3, r3, #7
 8000276:	2b00      	cmp	r3, #0
 8000278:	d014      	beq.n	80002a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	f023 0307 	bic.w	r3, r3, #7
 8000280:	3308      	adds	r3, #8
 8000282:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	f003 0307 	and.w	r3, r3, #7
 800028a:	2b00      	cmp	r3, #0
 800028c:	d00a      	beq.n	80002a4 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800028e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000292:	f383 8811 	msr	BASEPRI, r3
 8000296:	f3bf 8f6f 	isb	sy
 800029a:	f3bf 8f4f 	dsb	sy
 800029e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80002a0:	bf00      	nop
 80002a2:	e7fe      	b.n	80002a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d06e      	beq.n	8000388 <pvPortMalloc+0x150>
 80002aa:	4b45      	ldr	r3, [pc, #276]	; (80003c0 <pvPortMalloc+0x188>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	687a      	ldr	r2, [r7, #4]
 80002b0:	429a      	cmp	r2, r3
 80002b2:	d869      	bhi.n	8000388 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80002b4:	4b43      	ldr	r3, [pc, #268]	; (80003c4 <pvPortMalloc+0x18c>)
 80002b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80002b8:	4b42      	ldr	r3, [pc, #264]	; (80003c4 <pvPortMalloc+0x18c>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80002be:	e004      	b.n	80002ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80002c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80002c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80002ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002cc:	685b      	ldr	r3, [r3, #4]
 80002ce:	687a      	ldr	r2, [r7, #4]
 80002d0:	429a      	cmp	r2, r3
 80002d2:	d903      	bls.n	80002dc <pvPortMalloc+0xa4>
 80002d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d1f1      	bne.n	80002c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80002dc:	4b36      	ldr	r3, [pc, #216]	; (80003b8 <pvPortMalloc+0x180>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80002e2:	429a      	cmp	r2, r3
 80002e4:	d050      	beq.n	8000388 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80002e6:	6a3b      	ldr	r3, [r7, #32]
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	2208      	movs	r2, #8
 80002ec:	4413      	add	r3, r2
 80002ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80002f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002f2:	681a      	ldr	r2, [r3, #0]
 80002f4:	6a3b      	ldr	r3, [r7, #32]
 80002f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80002f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002fa:	685a      	ldr	r2, [r3, #4]
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	1ad2      	subs	r2, r2, r3
 8000300:	2308      	movs	r3, #8
 8000302:	005b      	lsls	r3, r3, #1
 8000304:	429a      	cmp	r2, r3
 8000306:	d91f      	bls.n	8000348 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	4413      	add	r3, r2
 800030e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000310:	69bb      	ldr	r3, [r7, #24]
 8000312:	f003 0307 	and.w	r3, r3, #7
 8000316:	2b00      	cmp	r3, #0
 8000318:	d00a      	beq.n	8000330 <pvPortMalloc+0xf8>
	__asm volatile
 800031a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800031e:	f383 8811 	msr	BASEPRI, r3
 8000322:	f3bf 8f6f 	isb	sy
 8000326:	f3bf 8f4f 	dsb	sy
 800032a:	613b      	str	r3, [r7, #16]
}
 800032c:	bf00      	nop
 800032e:	e7fe      	b.n	800032e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000332:	685a      	ldr	r2, [r3, #4]
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	1ad2      	subs	r2, r2, r3
 8000338:	69bb      	ldr	r3, [r7, #24]
 800033a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800033c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800033e:	687a      	ldr	r2, [r7, #4]
 8000340:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000342:	69b8      	ldr	r0, [r7, #24]
 8000344:	f000 f908 	bl	8000558 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000348:	4b1d      	ldr	r3, [pc, #116]	; (80003c0 <pvPortMalloc+0x188>)
 800034a:	681a      	ldr	r2, [r3, #0]
 800034c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800034e:	685b      	ldr	r3, [r3, #4]
 8000350:	1ad3      	subs	r3, r2, r3
 8000352:	4a1b      	ldr	r2, [pc, #108]	; (80003c0 <pvPortMalloc+0x188>)
 8000354:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000356:	4b1a      	ldr	r3, [pc, #104]	; (80003c0 <pvPortMalloc+0x188>)
 8000358:	681a      	ldr	r2, [r3, #0]
 800035a:	4b1b      	ldr	r3, [pc, #108]	; (80003c8 <pvPortMalloc+0x190>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	429a      	cmp	r2, r3
 8000360:	d203      	bcs.n	800036a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000362:	4b17      	ldr	r3, [pc, #92]	; (80003c0 <pvPortMalloc+0x188>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	4a18      	ldr	r2, [pc, #96]	; (80003c8 <pvPortMalloc+0x190>)
 8000368:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800036a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800036c:	685a      	ldr	r2, [r3, #4]
 800036e:	4b13      	ldr	r3, [pc, #76]	; (80003bc <pvPortMalloc+0x184>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	431a      	orrs	r2, r3
 8000374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000376:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8000378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800037a:	2200      	movs	r2, #0
 800037c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800037e:	4b13      	ldr	r3, [pc, #76]	; (80003cc <pvPortMalloc+0x194>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	3301      	adds	r3, #1
 8000384:	4a11      	ldr	r2, [pc, #68]	; (80003cc <pvPortMalloc+0x194>)
 8000386:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000388:	f001 f9ba 	bl	8001700 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800038c:	69fb      	ldr	r3, [r7, #28]
 800038e:	f003 0307 	and.w	r3, r3, #7
 8000392:	2b00      	cmp	r3, #0
 8000394:	d00a      	beq.n	80003ac <pvPortMalloc+0x174>
	__asm volatile
 8000396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800039a:	f383 8811 	msr	BASEPRI, r3
 800039e:	f3bf 8f6f 	isb	sy
 80003a2:	f3bf 8f4f 	dsb	sy
 80003a6:	60fb      	str	r3, [r7, #12]
}
 80003a8:	bf00      	nop
 80003aa:	e7fe      	b.n	80003aa <pvPortMalloc+0x172>
	return pvReturn;
 80003ac:	69fb      	ldr	r3, [r7, #28]
}
 80003ae:	4618      	mov	r0, r3
 80003b0:	3728      	adds	r7, #40	; 0x28
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	20003f1c 	.word	0x20003f1c
 80003bc:	20003f30 	.word	0x20003f30
 80003c0:	20003f20 	.word	0x20003f20
 80003c4:	20003f14 	.word	0x20003f14
 80003c8:	20003f24 	.word	0x20003f24
 80003cc:	20003f28 	.word	0x20003f28

080003d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b086      	sub	sp, #24
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d04d      	beq.n	800047e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80003e2:	2308      	movs	r3, #8
 80003e4:	425b      	negs	r3, r3
 80003e6:	697a      	ldr	r2, [r7, #20]
 80003e8:	4413      	add	r3, r2
 80003ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80003ec:	697b      	ldr	r3, [r7, #20]
 80003ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80003f0:	693b      	ldr	r3, [r7, #16]
 80003f2:	685a      	ldr	r2, [r3, #4]
 80003f4:	4b24      	ldr	r3, [pc, #144]	; (8000488 <vPortFree+0xb8>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	4013      	ands	r3, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d10a      	bne.n	8000414 <vPortFree+0x44>
	__asm volatile
 80003fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000402:	f383 8811 	msr	BASEPRI, r3
 8000406:	f3bf 8f6f 	isb	sy
 800040a:	f3bf 8f4f 	dsb	sy
 800040e:	60fb      	str	r3, [r7, #12]
}
 8000410:	bf00      	nop
 8000412:	e7fe      	b.n	8000412 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000414:	693b      	ldr	r3, [r7, #16]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d00a      	beq.n	8000432 <vPortFree+0x62>
	__asm volatile
 800041c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000420:	f383 8811 	msr	BASEPRI, r3
 8000424:	f3bf 8f6f 	isb	sy
 8000428:	f3bf 8f4f 	dsb	sy
 800042c:	60bb      	str	r3, [r7, #8]
}
 800042e:	bf00      	nop
 8000430:	e7fe      	b.n	8000430 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000432:	693b      	ldr	r3, [r7, #16]
 8000434:	685a      	ldr	r2, [r3, #4]
 8000436:	4b14      	ldr	r3, [pc, #80]	; (8000488 <vPortFree+0xb8>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	4013      	ands	r3, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	d01e      	beq.n	800047e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8000440:	693b      	ldr	r3, [r7, #16]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d11a      	bne.n	800047e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000448:	693b      	ldr	r3, [r7, #16]
 800044a:	685a      	ldr	r2, [r3, #4]
 800044c:	4b0e      	ldr	r3, [pc, #56]	; (8000488 <vPortFree+0xb8>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	43db      	mvns	r3, r3
 8000452:	401a      	ands	r2, r3
 8000454:	693b      	ldr	r3, [r7, #16]
 8000456:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8000458:	f001 f944 	bl	80016e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800045c:	693b      	ldr	r3, [r7, #16]
 800045e:	685a      	ldr	r2, [r3, #4]
 8000460:	4b0a      	ldr	r3, [pc, #40]	; (800048c <vPortFree+0xbc>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4413      	add	r3, r2
 8000466:	4a09      	ldr	r2, [pc, #36]	; (800048c <vPortFree+0xbc>)
 8000468:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800046a:	6938      	ldr	r0, [r7, #16]
 800046c:	f000 f874 	bl	8000558 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8000470:	4b07      	ldr	r3, [pc, #28]	; (8000490 <vPortFree+0xc0>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	3301      	adds	r3, #1
 8000476:	4a06      	ldr	r2, [pc, #24]	; (8000490 <vPortFree+0xc0>)
 8000478:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800047a:	f001 f941 	bl	8001700 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800047e:	bf00      	nop
 8000480:	3718      	adds	r7, #24
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	20003f30 	.word	0x20003f30
 800048c:	20003f20 	.word	0x20003f20
 8000490:	20003f2c 	.word	0x20003f2c

08000494 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8000494:	b480      	push	{r7}
 8000496:	b085      	sub	sp, #20
 8000498:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800049a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800049e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80004a0:	4b27      	ldr	r3, [pc, #156]	; (8000540 <prvHeapInit+0xac>)
 80004a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	f003 0307 	and.w	r3, r3, #7
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d00c      	beq.n	80004c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	3307      	adds	r3, #7
 80004b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	f023 0307 	bic.w	r3, r3, #7
 80004ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80004bc:	68ba      	ldr	r2, [r7, #8]
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	1ad3      	subs	r3, r2, r3
 80004c2:	4a1f      	ldr	r2, [pc, #124]	; (8000540 <prvHeapInit+0xac>)
 80004c4:	4413      	add	r3, r2
 80004c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80004cc:	4a1d      	ldr	r2, [pc, #116]	; (8000544 <prvHeapInit+0xb0>)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80004d2:	4b1c      	ldr	r3, [pc, #112]	; (8000544 <prvHeapInit+0xb0>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	68ba      	ldr	r2, [r7, #8]
 80004dc:	4413      	add	r3, r2
 80004de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80004e0:	2208      	movs	r2, #8
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	1a9b      	subs	r3, r3, r2
 80004e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	f023 0307 	bic.w	r3, r3, #7
 80004ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	4a15      	ldr	r2, [pc, #84]	; (8000548 <prvHeapInit+0xb4>)
 80004f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80004f6:	4b14      	ldr	r3, [pc, #80]	; (8000548 <prvHeapInit+0xb4>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	2200      	movs	r2, #0
 80004fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80004fe:	4b12      	ldr	r3, [pc, #72]	; (8000548 <prvHeapInit+0xb4>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	2200      	movs	r2, #0
 8000504:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	68fa      	ldr	r2, [r7, #12]
 800050e:	1ad2      	subs	r2, r2, r3
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000514:	4b0c      	ldr	r3, [pc, #48]	; (8000548 <prvHeapInit+0xb4>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	685b      	ldr	r3, [r3, #4]
 8000520:	4a0a      	ldr	r2, [pc, #40]	; (800054c <prvHeapInit+0xb8>)
 8000522:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	685b      	ldr	r3, [r3, #4]
 8000528:	4a09      	ldr	r2, [pc, #36]	; (8000550 <prvHeapInit+0xbc>)
 800052a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800052c:	4b09      	ldr	r3, [pc, #36]	; (8000554 <prvHeapInit+0xc0>)
 800052e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000532:	601a      	str	r2, [r3, #0]
}
 8000534:	bf00      	nop
 8000536:	3714      	adds	r7, #20
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr
 8000540:	20000314 	.word	0x20000314
 8000544:	20003f14 	.word	0x20003f14
 8000548:	20003f1c 	.word	0x20003f1c
 800054c:	20003f24 	.word	0x20003f24
 8000550:	20003f20 	.word	0x20003f20
 8000554:	20003f30 	.word	0x20003f30

08000558 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000558:	b480      	push	{r7}
 800055a:	b085      	sub	sp, #20
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000560:	4b28      	ldr	r3, [pc, #160]	; (8000604 <prvInsertBlockIntoFreeList+0xac>)
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	e002      	b.n	800056c <prvInsertBlockIntoFreeList+0x14>
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	60fb      	str	r3, [r7, #12]
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	687a      	ldr	r2, [r7, #4]
 8000572:	429a      	cmp	r2, r3
 8000574:	d8f7      	bhi.n	8000566 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	685b      	ldr	r3, [r3, #4]
 800057e:	68ba      	ldr	r2, [r7, #8]
 8000580:	4413      	add	r3, r2
 8000582:	687a      	ldr	r2, [r7, #4]
 8000584:	429a      	cmp	r2, r3
 8000586:	d108      	bne.n	800059a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	685a      	ldr	r2, [r3, #4]
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	441a      	add	r2, r3
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	68ba      	ldr	r2, [r7, #8]
 80005a4:	441a      	add	r2, r3
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	429a      	cmp	r2, r3
 80005ac:	d118      	bne.n	80005e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	4b15      	ldr	r3, [pc, #84]	; (8000608 <prvInsertBlockIntoFreeList+0xb0>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d00d      	beq.n	80005d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	685a      	ldr	r2, [r3, #4]
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	441a      	add	r2, r3
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	e008      	b.n	80005e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80005d6:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <prvInsertBlockIntoFreeList+0xb0>)
 80005d8:	681a      	ldr	r2, [r3, #0]
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	601a      	str	r2, [r3, #0]
 80005de:	e003      	b.n	80005e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80005e8:	68fa      	ldr	r2, [r7, #12]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	429a      	cmp	r2, r3
 80005ee:	d002      	beq.n	80005f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80005f6:	bf00      	nop
 80005f8:	3714      	adds	r7, #20
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	20003f14 	.word	0x20003f14
 8000608:	20003f1c 	.word	0x20003f1c

0800060c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	f103 0208 	add.w	r2, r3, #8
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	f04f 32ff 	mov.w	r2, #4294967295
 8000624:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	f103 0208 	add.w	r2, r3, #8
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	f103 0208 	add.w	r2, r3, #8
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000640:	bf00      	nop
 8000642:	370c      	adds	r7, #12
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2200      	movs	r2, #0
 8000658:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800065a:	bf00      	nop
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr

08000666 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000666:	b480      	push	{r7}
 8000668:	b085      	sub	sp, #20
 800066a:	af00      	add	r7, sp, #0
 800066c:	6078      	str	r0, [r7, #4]
 800066e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	685b      	ldr	r3, [r3, #4]
 8000674:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	68fa      	ldr	r2, [r7, #12]
 800067a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	689a      	ldr	r2, [r3, #8]
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	689b      	ldr	r3, [r3, #8]
 8000688:	683a      	ldr	r2, [r7, #0]
 800068a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	683a      	ldr	r2, [r7, #0]
 8000690:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	687a      	ldr	r2, [r7, #4]
 8000696:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	1c5a      	adds	r2, r3, #1
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	601a      	str	r2, [r3, #0]
}
 80006a2:	bf00      	nop
 80006a4:	3714      	adds	r7, #20
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr

080006ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80006ae:	b480      	push	{r7}
 80006b0:	b085      	sub	sp, #20
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	6078      	str	r0, [r7, #4]
 80006b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006c4:	d103      	bne.n	80006ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	691b      	ldr	r3, [r3, #16]
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	e00c      	b.n	80006e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	3308      	adds	r3, #8
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	e002      	b.n	80006dc <vListInsert+0x2e>
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	68ba      	ldr	r2, [r7, #8]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	d2f6      	bcs.n	80006d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	685a      	ldr	r2, [r3, #4]
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	683a      	ldr	r2, [r7, #0]
 80006f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	68fa      	ldr	r2, [r7, #12]
 80006fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	683a      	ldr	r2, [r7, #0]
 8000702:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	1c5a      	adds	r2, r3, #1
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	601a      	str	r2, [r3, #0]
}
 8000714:	bf00      	nop
 8000716:	3714      	adds	r7, #20
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr

08000720 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	691b      	ldr	r3, [r3, #16]
 800072c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	687a      	ldr	r2, [r7, #4]
 8000734:	6892      	ldr	r2, [r2, #8]
 8000736:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	689b      	ldr	r3, [r3, #8]
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	6852      	ldr	r2, [r2, #4]
 8000740:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	429a      	cmp	r2, r3
 800074a:	d103      	bne.n	8000754 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	689a      	ldr	r2, [r3, #8]
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	1e5a      	subs	r2, r3, #1
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	681b      	ldr	r3, [r3, #0]
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	3b04      	subs	r3, #4
 8000784:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800078c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	3b04      	subs	r3, #4
 8000792:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	f023 0201 	bic.w	r2, r3, #1
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	3b04      	subs	r3, #4
 80007a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80007a4:	4a0c      	ldr	r2, [pc, #48]	; (80007d8 <pxPortInitialiseStack+0x64>)
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	3b14      	subs	r3, #20
 80007ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80007b0:	687a      	ldr	r2, [r7, #4]
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	3b04      	subs	r3, #4
 80007ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	f06f 0202 	mvn.w	r2, #2
 80007c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	3b20      	subs	r3, #32
 80007c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80007ca:	68fb      	ldr	r3, [r7, #12]
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	3714      	adds	r7, #20
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	080007dd 	.word	0x080007dd

080007dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80007dc:	b480      	push	{r7}
 80007de:	b085      	sub	sp, #20
 80007e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80007e6:	4b12      	ldr	r3, [pc, #72]	; (8000830 <prvTaskExitError+0x54>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007ee:	d00a      	beq.n	8000806 <prvTaskExitError+0x2a>
	__asm volatile
 80007f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007f4:	f383 8811 	msr	BASEPRI, r3
 80007f8:	f3bf 8f6f 	isb	sy
 80007fc:	f3bf 8f4f 	dsb	sy
 8000800:	60fb      	str	r3, [r7, #12]
}
 8000802:	bf00      	nop
 8000804:	e7fe      	b.n	8000804 <prvTaskExitError+0x28>
	__asm volatile
 8000806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800080a:	f383 8811 	msr	BASEPRI, r3
 800080e:	f3bf 8f6f 	isb	sy
 8000812:	f3bf 8f4f 	dsb	sy
 8000816:	60bb      	str	r3, [r7, #8]
}
 8000818:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800081a:	bf00      	nop
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0fc      	beq.n	800081c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8000822:	bf00      	nop
 8000824:	bf00      	nop
 8000826:	3714      	adds	r7, #20
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	20000004 	.word	0x20000004
	...

08000840 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000840:	4b07      	ldr	r3, [pc, #28]	; (8000860 <pxCurrentTCBConst2>)
 8000842:	6819      	ldr	r1, [r3, #0]
 8000844:	6808      	ldr	r0, [r1, #0]
 8000846:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800084a:	f380 8809 	msr	PSP, r0
 800084e:	f3bf 8f6f 	isb	sy
 8000852:	f04f 0000 	mov.w	r0, #0
 8000856:	f380 8811 	msr	BASEPRI, r0
 800085a:	4770      	bx	lr
 800085c:	f3af 8000 	nop.w

08000860 <pxCurrentTCBConst2>:
 8000860:	20003f3c 	.word	0x20003f3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000864:	bf00      	nop
 8000866:	bf00      	nop

08000868 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8000868:	4808      	ldr	r0, [pc, #32]	; (800088c <prvPortStartFirstTask+0x24>)
 800086a:	6800      	ldr	r0, [r0, #0]
 800086c:	6800      	ldr	r0, [r0, #0]
 800086e:	f380 8808 	msr	MSP, r0
 8000872:	f04f 0000 	mov.w	r0, #0
 8000876:	f380 8814 	msr	CONTROL, r0
 800087a:	b662      	cpsie	i
 800087c:	b661      	cpsie	f
 800087e:	f3bf 8f4f 	dsb	sy
 8000882:	f3bf 8f6f 	isb	sy
 8000886:	df00      	svc	0
 8000888:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800088a:	bf00      	nop
 800088c:	e000ed08 	.word	0xe000ed08

08000890 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000896:	4b46      	ldr	r3, [pc, #280]	; (80009b0 <xPortStartScheduler+0x120>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4a46      	ldr	r2, [pc, #280]	; (80009b4 <xPortStartScheduler+0x124>)
 800089c:	4293      	cmp	r3, r2
 800089e:	d10a      	bne.n	80008b6 <xPortStartScheduler+0x26>
	__asm volatile
 80008a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008a4:	f383 8811 	msr	BASEPRI, r3
 80008a8:	f3bf 8f6f 	isb	sy
 80008ac:	f3bf 8f4f 	dsb	sy
 80008b0:	613b      	str	r3, [r7, #16]
}
 80008b2:	bf00      	nop
 80008b4:	e7fe      	b.n	80008b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80008b6:	4b3e      	ldr	r3, [pc, #248]	; (80009b0 <xPortStartScheduler+0x120>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a3f      	ldr	r2, [pc, #252]	; (80009b8 <xPortStartScheduler+0x128>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d10a      	bne.n	80008d6 <xPortStartScheduler+0x46>
	__asm volatile
 80008c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008c4:	f383 8811 	msr	BASEPRI, r3
 80008c8:	f3bf 8f6f 	isb	sy
 80008cc:	f3bf 8f4f 	dsb	sy
 80008d0:	60fb      	str	r3, [r7, #12]
}
 80008d2:	bf00      	nop
 80008d4:	e7fe      	b.n	80008d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80008d6:	4b39      	ldr	r3, [pc, #228]	; (80009bc <xPortStartScheduler+0x12c>)
 80008d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	22ff      	movs	r2, #255	; 0xff
 80008e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80008f0:	78fb      	ldrb	r3, [r7, #3]
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80008f8:	b2da      	uxtb	r2, r3
 80008fa:	4b31      	ldr	r3, [pc, #196]	; (80009c0 <xPortStartScheduler+0x130>)
 80008fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80008fe:	4b31      	ldr	r3, [pc, #196]	; (80009c4 <xPortStartScheduler+0x134>)
 8000900:	2207      	movs	r2, #7
 8000902:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000904:	e009      	b.n	800091a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8000906:	4b2f      	ldr	r3, [pc, #188]	; (80009c4 <xPortStartScheduler+0x134>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	3b01      	subs	r3, #1
 800090c:	4a2d      	ldr	r2, [pc, #180]	; (80009c4 <xPortStartScheduler+0x134>)
 800090e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000910:	78fb      	ldrb	r3, [r7, #3]
 8000912:	b2db      	uxtb	r3, r3
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	b2db      	uxtb	r3, r3
 8000918:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800091a:	78fb      	ldrb	r3, [r7, #3]
 800091c:	b2db      	uxtb	r3, r3
 800091e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000922:	2b80      	cmp	r3, #128	; 0x80
 8000924:	d0ef      	beq.n	8000906 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000926:	4b27      	ldr	r3, [pc, #156]	; (80009c4 <xPortStartScheduler+0x134>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f1c3 0307 	rsb	r3, r3, #7
 800092e:	2b04      	cmp	r3, #4
 8000930:	d00a      	beq.n	8000948 <xPortStartScheduler+0xb8>
	__asm volatile
 8000932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000936:	f383 8811 	msr	BASEPRI, r3
 800093a:	f3bf 8f6f 	isb	sy
 800093e:	f3bf 8f4f 	dsb	sy
 8000942:	60bb      	str	r3, [r7, #8]
}
 8000944:	bf00      	nop
 8000946:	e7fe      	b.n	8000946 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000948:	4b1e      	ldr	r3, [pc, #120]	; (80009c4 <xPortStartScheduler+0x134>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	021b      	lsls	r3, r3, #8
 800094e:	4a1d      	ldr	r2, [pc, #116]	; (80009c4 <xPortStartScheduler+0x134>)
 8000950:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000952:	4b1c      	ldr	r3, [pc, #112]	; (80009c4 <xPortStartScheduler+0x134>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800095a:	4a1a      	ldr	r2, [pc, #104]	; (80009c4 <xPortStartScheduler+0x134>)
 800095c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	b2da      	uxtb	r2, r3
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000966:	4b18      	ldr	r3, [pc, #96]	; (80009c8 <xPortStartScheduler+0x138>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a17      	ldr	r2, [pc, #92]	; (80009c8 <xPortStartScheduler+0x138>)
 800096c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000970:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000972:	4b15      	ldr	r3, [pc, #84]	; (80009c8 <xPortStartScheduler+0x138>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a14      	ldr	r2, [pc, #80]	; (80009c8 <xPortStartScheduler+0x138>)
 8000978:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800097c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800097e:	f000 f8dd 	bl	8000b3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000982:	4b12      	ldr	r3, [pc, #72]	; (80009cc <xPortStartScheduler+0x13c>)
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8000988:	f000 f8fc 	bl	8000b84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800098c:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <xPortStartScheduler+0x140>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a0f      	ldr	r2, [pc, #60]	; (80009d0 <xPortStartScheduler+0x140>)
 8000992:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000996:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8000998:	f7ff ff66 	bl	8000868 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800099c:	f001 f804 	bl	80019a8 <vTaskSwitchContext>
	prvTaskExitError();
 80009a0:	f7ff ff1c 	bl	80007dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80009a4:	2300      	movs	r3, #0
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3718      	adds	r7, #24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	e000ed00 	.word	0xe000ed00
 80009b4:	410fc271 	.word	0x410fc271
 80009b8:	410fc270 	.word	0x410fc270
 80009bc:	e000e400 	.word	0xe000e400
 80009c0:	20003f34 	.word	0x20003f34
 80009c4:	20003f38 	.word	0x20003f38
 80009c8:	e000ed20 	.word	0xe000ed20
 80009cc:	20000004 	.word	0x20000004
 80009d0:	e000ef34 	.word	0xe000ef34

080009d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
	__asm volatile
 80009da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009de:	f383 8811 	msr	BASEPRI, r3
 80009e2:	f3bf 8f6f 	isb	sy
 80009e6:	f3bf 8f4f 	dsb	sy
 80009ea:	607b      	str	r3, [r7, #4]
}
 80009ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <vPortEnterCritical+0x58>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	3301      	adds	r3, #1
 80009f4:	4a0d      	ldr	r2, [pc, #52]	; (8000a2c <vPortEnterCritical+0x58>)
 80009f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <vPortEnterCritical+0x58>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d10f      	bne.n	8000a20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000a00:	4b0b      	ldr	r3, [pc, #44]	; (8000a30 <vPortEnterCritical+0x5c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d00a      	beq.n	8000a20 <vPortEnterCritical+0x4c>
	__asm volatile
 8000a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a0e:	f383 8811 	msr	BASEPRI, r3
 8000a12:	f3bf 8f6f 	isb	sy
 8000a16:	f3bf 8f4f 	dsb	sy
 8000a1a:	603b      	str	r3, [r7, #0]
}
 8000a1c:	bf00      	nop
 8000a1e:	e7fe      	b.n	8000a1e <vPortEnterCritical+0x4a>
	}
}
 8000a20:	bf00      	nop
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr
 8000a2c:	20000004 	.word	0x20000004
 8000a30:	e000ed04 	.word	0xe000ed04

08000a34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8000a3a:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <vPortExitCritical+0x50>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d10a      	bne.n	8000a58 <vPortExitCritical+0x24>
	__asm volatile
 8000a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a46:	f383 8811 	msr	BASEPRI, r3
 8000a4a:	f3bf 8f6f 	isb	sy
 8000a4e:	f3bf 8f4f 	dsb	sy
 8000a52:	607b      	str	r3, [r7, #4]
}
 8000a54:	bf00      	nop
 8000a56:	e7fe      	b.n	8000a56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8000a58:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <vPortExitCritical+0x50>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	3b01      	subs	r3, #1
 8000a5e:	4a09      	ldr	r2, [pc, #36]	; (8000a84 <vPortExitCritical+0x50>)
 8000a60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000a62:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <vPortExitCritical+0x50>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d105      	bne.n	8000a76 <vPortExitCritical+0x42>
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8000a74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	20000004 	.word	0x20000004
	...

08000a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000a90:	f3ef 8009 	mrs	r0, PSP
 8000a94:	f3bf 8f6f 	isb	sy
 8000a98:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <pxCurrentTCBConst>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	f01e 0f10 	tst.w	lr, #16
 8000aa0:	bf08      	it	eq
 8000aa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000aa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000aaa:	6010      	str	r0, [r2, #0]
 8000aac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8000ab0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000ab4:	f380 8811 	msr	BASEPRI, r0
 8000ab8:	f3bf 8f4f 	dsb	sy
 8000abc:	f3bf 8f6f 	isb	sy
 8000ac0:	f000 ff72 	bl	80019a8 <vTaskSwitchContext>
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	f380 8811 	msr	BASEPRI, r0
 8000acc:	bc09      	pop	{r0, r3}
 8000ace:	6819      	ldr	r1, [r3, #0]
 8000ad0:	6808      	ldr	r0, [r1, #0]
 8000ad2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ad6:	f01e 0f10 	tst.w	lr, #16
 8000ada:	bf08      	it	eq
 8000adc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000ae0:	f380 8809 	msr	PSP, r0
 8000ae4:	f3bf 8f6f 	isb	sy
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	f3af 8000 	nop.w

08000af0 <pxCurrentTCBConst>:
 8000af0:	20003f3c 	.word	0x20003f3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000af4:	bf00      	nop
 8000af6:	bf00      	nop

08000af8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
	__asm volatile
 8000afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b02:	f383 8811 	msr	BASEPRI, r3
 8000b06:	f3bf 8f6f 	isb	sy
 8000b0a:	f3bf 8f4f 	dsb	sy
 8000b0e:	607b      	str	r3, [r7, #4]
}
 8000b10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000b12:	f000 fe91 	bl	8001838 <xTaskIncrementTick>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d003      	beq.n	8000b24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <SysTick_Handler+0x40>)
 8000b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	2300      	movs	r3, #0
 8000b26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	f383 8811 	msr	BASEPRI, r3
}
 8000b2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	e000ed04 	.word	0xe000ed04

08000b3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000b40:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <vPortSetupTimerInterrupt+0x34>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000b46:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <vPortSetupTimerInterrupt+0x38>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000b4c:	4b0a      	ldr	r3, [pc, #40]	; (8000b78 <vPortSetupTimerInterrupt+0x3c>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a0a      	ldr	r2, [pc, #40]	; (8000b7c <vPortSetupTimerInterrupt+0x40>)
 8000b52:	fba2 2303 	umull	r2, r3, r2, r3
 8000b56:	099b      	lsrs	r3, r3, #6
 8000b58:	4a09      	ldr	r2, [pc, #36]	; (8000b80 <vPortSetupTimerInterrupt+0x44>)
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000b5e:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <vPortSetupTimerInterrupt+0x34>)
 8000b60:	2207      	movs	r2, #7
 8000b62:	601a      	str	r2, [r3, #0]
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	e000e010 	.word	0xe000e010
 8000b74:	e000e018 	.word	0xe000e018
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	10624dd3 	.word	0x10624dd3
 8000b80:	e000e014 	.word	0xe000e014

08000b84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8000b84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000b94 <vPortEnableVFP+0x10>
 8000b88:	6801      	ldr	r1, [r0, #0]
 8000b8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000b8e:	6001      	str	r1, [r0, #0]
 8000b90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8000b92:	bf00      	nop
 8000b94:	e000ed88 	.word	0xe000ed88

08000b98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8000b9e:	f3ef 8305 	mrs	r3, IPSR
 8000ba2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	2b0f      	cmp	r3, #15
 8000ba8:	d914      	bls.n	8000bd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000baa:	4a17      	ldr	r2, [pc, #92]	; (8000c08 <vPortValidateInterruptPriority+0x70>)
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4413      	add	r3, r2
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000bb4:	4b15      	ldr	r3, [pc, #84]	; (8000c0c <vPortValidateInterruptPriority+0x74>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	7afa      	ldrb	r2, [r7, #11]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d20a      	bcs.n	8000bd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8000bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bc2:	f383 8811 	msr	BASEPRI, r3
 8000bc6:	f3bf 8f6f 	isb	sy
 8000bca:	f3bf 8f4f 	dsb	sy
 8000bce:	607b      	str	r3, [r7, #4]
}
 8000bd0:	bf00      	nop
 8000bd2:	e7fe      	b.n	8000bd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000bd4:	4b0e      	ldr	r3, [pc, #56]	; (8000c10 <vPortValidateInterruptPriority+0x78>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000bdc:	4b0d      	ldr	r3, [pc, #52]	; (8000c14 <vPortValidateInterruptPriority+0x7c>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d90a      	bls.n	8000bfa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8000be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000be8:	f383 8811 	msr	BASEPRI, r3
 8000bec:	f3bf 8f6f 	isb	sy
 8000bf0:	f3bf 8f4f 	dsb	sy
 8000bf4:	603b      	str	r3, [r7, #0]
}
 8000bf6:	bf00      	nop
 8000bf8:	e7fe      	b.n	8000bf8 <vPortValidateInterruptPriority+0x60>
	}
 8000bfa:	bf00      	nop
 8000bfc:	3714      	adds	r7, #20
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000e3f0 	.word	0xe000e3f0
 8000c0c:	20003f34 	.word	0x20003f34
 8000c10:	e000ed0c 	.word	0xe000ed0c
 8000c14:	20003f38 	.word	0x20003f38

08000c18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d10a      	bne.n	8000c42 <xQueueGenericReset+0x2a>
	__asm volatile
 8000c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c30:	f383 8811 	msr	BASEPRI, r3
 8000c34:	f3bf 8f6f 	isb	sy
 8000c38:	f3bf 8f4f 	dsb	sy
 8000c3c:	60bb      	str	r3, [r7, #8]
}
 8000c3e:	bf00      	nop
 8000c40:	e7fe      	b.n	8000c40 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8000c42:	f7ff fec7 	bl	80009d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c4e:	68f9      	ldr	r1, [r7, #12]
 8000c50:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000c52:	fb01 f303 	mul.w	r3, r1, r3
 8000c56:	441a      	add	r2, r3
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	2200      	movs	r2, #0
 8000c60:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c72:	3b01      	subs	r3, #1
 8000c74:	68f9      	ldr	r1, [r7, #12]
 8000c76:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000c78:	fb01 f303 	mul.w	r3, r1, r3
 8000c7c:	441a      	add	r2, r3
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	22ff      	movs	r2, #255	; 0xff
 8000c86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	22ff      	movs	r2, #255	; 0xff
 8000c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d114      	bne.n	8000cc2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	691b      	ldr	r3, [r3, #16]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d01a      	beq.n	8000cd6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	3310      	adds	r3, #16
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 ff05 	bl	8001ab4 <xTaskRemoveFromEventList>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d012      	beq.n	8000cd6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000cb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ce4 <xQueueGenericReset+0xcc>)
 8000cb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	f3bf 8f4f 	dsb	sy
 8000cbc:	f3bf 8f6f 	isb	sy
 8000cc0:	e009      	b.n	8000cd6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	3310      	adds	r3, #16
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fca0 	bl	800060c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	3324      	adds	r3, #36	; 0x24
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fc9b 	bl	800060c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000cd6:	f7ff fead 	bl	8000a34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000cda:	2301      	movs	r3, #1
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	e000ed04 	.word	0xe000ed04

08000ce8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	; 0x28
 8000cec:	af02      	add	r7, sp, #8
 8000cee:	60f8      	str	r0, [r7, #12]
 8000cf0:	60b9      	str	r1, [r7, #8]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d10a      	bne.n	8000d12 <xQueueGenericCreate+0x2a>
	__asm volatile
 8000cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d00:	f383 8811 	msr	BASEPRI, r3
 8000d04:	f3bf 8f6f 	isb	sy
 8000d08:	f3bf 8f4f 	dsb	sy
 8000d0c:	613b      	str	r3, [r7, #16]
}
 8000d0e:	bf00      	nop
 8000d10:	e7fe      	b.n	8000d10 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	68ba      	ldr	r2, [r7, #8]
 8000d16:	fb02 f303 	mul.w	r3, r2, r3
 8000d1a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	3348      	adds	r3, #72	; 0x48
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fa89 	bl	8000238 <pvPortMalloc>
 8000d26:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000d28:	69bb      	ldr	r3, [r7, #24]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d011      	beq.n	8000d52 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000d2e:	69bb      	ldr	r3, [r7, #24]
 8000d30:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	3348      	adds	r3, #72	; 0x48
 8000d36:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000d40:	79fa      	ldrb	r2, [r7, #7]
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	4613      	mov	r3, r2
 8000d48:	697a      	ldr	r2, [r7, #20]
 8000d4a:	68b9      	ldr	r1, [r7, #8]
 8000d4c:	68f8      	ldr	r0, [r7, #12]
 8000d4e:	f000 f805 	bl	8000d5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8000d52:	69bb      	ldr	r3, [r7, #24]
	}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3720      	adds	r7, #32
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d103      	bne.n	8000d78 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	69ba      	ldr	r2, [r7, #24]
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	e002      	b.n	8000d7e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	687a      	ldr	r2, [r7, #4]
 8000d7c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	68fa      	ldr	r2, [r7, #12]
 8000d82:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000d84:	69bb      	ldr	r3, [r7, #24]
 8000d86:	68ba      	ldr	r2, [r7, #8]
 8000d88:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	69b8      	ldr	r0, [r7, #24]
 8000d8e:	f7ff ff43 	bl	8000c18 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000d92:	bf00      	nop
 8000d94:	3710      	adds	r7, #16
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b090      	sub	sp, #64	; 0x40
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	60f8      	str	r0, [r7, #12]
 8000da2:	60b9      	str	r1, [r7, #8]
 8000da4:	607a      	str	r2, [r7, #4]
 8000da6:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8000dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d10a      	bne.n	8000dc8 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8000db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000db6:	f383 8811 	msr	BASEPRI, r3
 8000dba:	f3bf 8f6f 	isb	sy
 8000dbe:	f3bf 8f4f 	dsb	sy
 8000dc2:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8000dc4:	bf00      	nop
 8000dc6:	e7fe      	b.n	8000dc6 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d103      	bne.n	8000dd6 <xQueueGenericSendFromISR+0x3c>
 8000dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d101      	bne.n	8000dda <xQueueGenericSendFromISR+0x40>
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e000      	b.n	8000ddc <xQueueGenericSendFromISR+0x42>
 8000dda:	2300      	movs	r3, #0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d10a      	bne.n	8000df6 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8000de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000de4:	f383 8811 	msr	BASEPRI, r3
 8000de8:	f3bf 8f6f 	isb	sy
 8000dec:	f3bf 8f4f 	dsb	sy
 8000df0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000df2:	bf00      	nop
 8000df4:	e7fe      	b.n	8000df4 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d103      	bne.n	8000e04 <xQueueGenericSendFromISR+0x6a>
 8000dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d101      	bne.n	8000e08 <xQueueGenericSendFromISR+0x6e>
 8000e04:	2301      	movs	r3, #1
 8000e06:	e000      	b.n	8000e0a <xQueueGenericSendFromISR+0x70>
 8000e08:	2300      	movs	r3, #0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d10a      	bne.n	8000e24 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8000e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e12:	f383 8811 	msr	BASEPRI, r3
 8000e16:	f3bf 8f6f 	isb	sy
 8000e1a:	f3bf 8f4f 	dsb	sy
 8000e1e:	623b      	str	r3, [r7, #32]
}
 8000e20:	bf00      	nop
 8000e22:	e7fe      	b.n	8000e22 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000e24:	f7ff feb8 	bl	8000b98 <vPortValidateInterruptPriority>
	__asm volatile
 8000e28:	f3ef 8211 	mrs	r2, BASEPRI
 8000e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e30:	f383 8811 	msr	BASEPRI, r3
 8000e34:	f3bf 8f6f 	isb	sy
 8000e38:	f3bf 8f4f 	dsb	sy
 8000e3c:	61fa      	str	r2, [r7, #28]
 8000e3e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8000e40:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000e42:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d302      	bcc.n	8000e56 <xQueueGenericSendFromISR+0xbc>
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d12f      	bne.n	8000eb6 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000e5c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e64:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000e66:	683a      	ldr	r2, [r7, #0]
 8000e68:	68b9      	ldr	r1, [r7, #8]
 8000e6a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000e6c:	f000 f92e 	bl	80010cc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000e70:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e78:	d112      	bne.n	8000ea0 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d016      	beq.n	8000eb0 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e84:	3324      	adds	r3, #36	; 0x24
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 fe14 	bl	8001ab4 <xTaskRemoveFromEventList>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d00e      	beq.n	8000eb0 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d00b      	beq.n	8000eb0 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	e007      	b.n	8000eb0 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000ea0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	b25a      	sxtb	r2, r3
 8000eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000eac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8000eb4:	e001      	b.n	8000eba <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ebc:	617b      	str	r3, [r7, #20]
	__asm volatile
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	f383 8811 	msr	BASEPRI, r3
}
 8000ec4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8000ec6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3740      	adds	r7, #64	; 0x40
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08c      	sub	sp, #48	; 0x30
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8000edc:	2300      	movs	r3, #0
 8000ede:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8000ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d10a      	bne.n	8000f00 <xQueueReceive+0x30>
	__asm volatile
 8000eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000eee:	f383 8811 	msr	BASEPRI, r3
 8000ef2:	f3bf 8f6f 	isb	sy
 8000ef6:	f3bf 8f4f 	dsb	sy
 8000efa:	623b      	str	r3, [r7, #32]
}
 8000efc:	bf00      	nop
 8000efe:	e7fe      	b.n	8000efe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d103      	bne.n	8000f0e <xQueueReceive+0x3e>
 8000f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d101      	bne.n	8000f12 <xQueueReceive+0x42>
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e000      	b.n	8000f14 <xQueueReceive+0x44>
 8000f12:	2300      	movs	r3, #0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d10a      	bne.n	8000f2e <xQueueReceive+0x5e>
	__asm volatile
 8000f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f1c:	f383 8811 	msr	BASEPRI, r3
 8000f20:	f3bf 8f6f 	isb	sy
 8000f24:	f3bf 8f4f 	dsb	sy
 8000f28:	61fb      	str	r3, [r7, #28]
}
 8000f2a:	bf00      	nop
 8000f2c:	e7fe      	b.n	8000f2c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000f2e:	f000 ff81 	bl	8001e34 <xTaskGetSchedulerState>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d102      	bne.n	8000f3e <xQueueReceive+0x6e>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d101      	bne.n	8000f42 <xQueueReceive+0x72>
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e000      	b.n	8000f44 <xQueueReceive+0x74>
 8000f42:	2300      	movs	r3, #0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d10a      	bne.n	8000f5e <xQueueReceive+0x8e>
	__asm volatile
 8000f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f4c:	f383 8811 	msr	BASEPRI, r3
 8000f50:	f3bf 8f6f 	isb	sy
 8000f54:	f3bf 8f4f 	dsb	sy
 8000f58:	61bb      	str	r3, [r7, #24]
}
 8000f5a:	bf00      	nop
 8000f5c:	e7fe      	b.n	8000f5c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000f5e:	f7ff fd39 	bl	80009d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f66:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d01f      	beq.n	8000fae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000f6e:	68b9      	ldr	r1, [r7, #8]
 8000f70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f72:	f000 f915 	bl	80011a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f78:	1e5a      	subs	r2, r3, #1
 8000f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f7c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f80:	691b      	ldr	r3, [r3, #16]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d00f      	beq.n	8000fa6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f88:	3310      	adds	r3, #16
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 fd92 	bl	8001ab4 <xTaskRemoveFromEventList>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d007      	beq.n	8000fa6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8000f96:	4b3d      	ldr	r3, [pc, #244]	; (800108c <xQueueReceive+0x1bc>)
 8000f98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	f3bf 8f4f 	dsb	sy
 8000fa2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8000fa6:	f7ff fd45 	bl	8000a34 <vPortExitCritical>
				return pdPASS;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e069      	b.n	8001082 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d103      	bne.n	8000fbc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000fb4:	f7ff fd3e 	bl	8000a34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e062      	b.n	8001082 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d106      	bne.n	8000fd0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000fc2:	f107 0310 	add.w	r3, r7, #16
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 fdd6 	bl	8001b78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000fd0:	f7ff fd30 	bl	8000a34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000fd4:	f000 fb86 	bl	80016e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000fd8:	f7ff fcfc 	bl	80009d4 <vPortEnterCritical>
 8000fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fde:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000fe2:	b25b      	sxtb	r3, r3
 8000fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fe8:	d103      	bne.n	8000ff2 <xQueueReceive+0x122>
 8000fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fec:	2200      	movs	r2, #0
 8000fee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000ff8:	b25b      	sxtb	r3, r3
 8000ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ffe:	d103      	bne.n	8001008 <xQueueReceive+0x138>
 8001000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001002:	2200      	movs	r2, #0
 8001004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001008:	f7ff fd14 	bl	8000a34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800100c:	1d3a      	adds	r2, r7, #4
 800100e:	f107 0310 	add.w	r3, r7, #16
 8001012:	4611      	mov	r1, r2
 8001014:	4618      	mov	r0, r3
 8001016:	f000 fdc5 	bl	8001ba4 <xTaskCheckForTimeOut>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d123      	bne.n	8001068 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001020:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001022:	f000 f935 	bl	8001290 <prvIsQueueEmpty>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d017      	beq.n	800105c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800102c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800102e:	3324      	adds	r3, #36	; 0x24
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	4611      	mov	r1, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f000 fd19 	bl	8001a6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800103a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800103c:	f000 f8d6 	bl	80011ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001040:	f000 fb5e 	bl	8001700 <xTaskResumeAll>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d189      	bne.n	8000f5e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800104a:	4b10      	ldr	r3, [pc, #64]	; (800108c <xQueueReceive+0x1bc>)
 800104c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	f3bf 8f4f 	dsb	sy
 8001056:	f3bf 8f6f 	isb	sy
 800105a:	e780      	b.n	8000f5e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800105c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800105e:	f000 f8c5 	bl	80011ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001062:	f000 fb4d 	bl	8001700 <xTaskResumeAll>
 8001066:	e77a      	b.n	8000f5e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001068:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800106a:	f000 f8bf 	bl	80011ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800106e:	f000 fb47 	bl	8001700 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001072:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001074:	f000 f90c 	bl	8001290 <prvIsQueueEmpty>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	f43f af6f 	beq.w	8000f5e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001080:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001082:	4618      	mov	r0, r3
 8001084:	3730      	adds	r7, #48	; 0x30
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	e000ed04 	.word	0xe000ed04

08001090 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d10a      	bne.n	80010b4 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 800109e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010a2:	f383 8811 	msr	BASEPRI, r3
 80010a6:	f3bf 8f6f 	isb	sy
 80010aa:	f3bf 8f4f 	dsb	sy
 80010ae:	60bb      	str	r3, [r7, #8]
}
 80010b0:	bf00      	nop
 80010b2:	e7fe      	b.n	80010b2 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80010b4:	f7ff fc8e 	bl	80009d4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010bc:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80010be:	f7ff fcb9 	bl	8000a34 <vPortExitCritical>

	return uxReturn;
 80010c2:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80010c4:	4618      	mov	r0, r3
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d10d      	bne.n	8001106 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d14d      	bne.n	800118e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f000 feba 	bl	8001e70 <xTaskPriorityDisinherit>
 80010fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	e043      	b.n	800118e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d119      	bne.n	8001140 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	6858      	ldr	r0, [r3, #4]
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001114:	461a      	mov	r2, r3
 8001116:	68b9      	ldr	r1, [r7, #8]
 8001118:	f001 fa2e 	bl	8002578 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	685a      	ldr	r2, [r3, #4]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001124:	441a      	add	r2, r3
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	685a      	ldr	r2, [r3, #4]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	429a      	cmp	r2, r3
 8001134:	d32b      	bcc.n	800118e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	e026      	b.n	800118e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	68d8      	ldr	r0, [r3, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001148:	461a      	mov	r2, r3
 800114a:	68b9      	ldr	r1, [r7, #8]
 800114c:	f001 fa14 	bl	8002578 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	68da      	ldr	r2, [r3, #12]
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	425b      	negs	r3, r3
 800115a:	441a      	add	r2, r3
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	68da      	ldr	r2, [r3, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	429a      	cmp	r2, r3
 800116a:	d207      	bcs.n	800117c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	689a      	ldr	r2, [r3, #8]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001174:	425b      	negs	r3, r3
 8001176:	441a      	add	r2, r3
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b02      	cmp	r3, #2
 8001180:	d105      	bne.n	800118e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d002      	beq.n	800118e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	3b01      	subs	r3, #1
 800118c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	1c5a      	adds	r2, r3, #1
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001196:	697b      	ldr	r3, [r7, #20]
}
 8001198:	4618      	mov	r0, r3
 800119a:	3718      	adds	r7, #24
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d018      	beq.n	80011e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	68da      	ldr	r2, [r3, #12]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ba:	441a      	add	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	68da      	ldr	r2, [r3, #12]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d303      	bcc.n	80011d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68d9      	ldr	r1, [r3, #12]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011dc:	461a      	mov	r2, r3
 80011de:	6838      	ldr	r0, [r7, #0]
 80011e0:	f001 f9ca 	bl	8002578 <memcpy>
	}
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80011f4:	f7ff fbee 	bl	80009d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80011fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001200:	e011      	b.n	8001226 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001206:	2b00      	cmp	r3, #0
 8001208:	d012      	beq.n	8001230 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3324      	adds	r3, #36	; 0x24
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fc50 	bl	8001ab4 <xTaskRemoveFromEventList>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800121a:	f000 fd25 	bl	8001c68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	3b01      	subs	r3, #1
 8001222:	b2db      	uxtb	r3, r3
 8001224:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800122a:	2b00      	cmp	r3, #0
 800122c:	dce9      	bgt.n	8001202 <prvUnlockQueue+0x16>
 800122e:	e000      	b.n	8001232 <prvUnlockQueue+0x46>
					break;
 8001230:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	22ff      	movs	r2, #255	; 0xff
 8001236:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800123a:	f7ff fbfb 	bl	8000a34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800123e:	f7ff fbc9 	bl	80009d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001248:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800124a:	e011      	b.n	8001270 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	691b      	ldr	r3, [r3, #16]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d012      	beq.n	800127a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3310      	adds	r3, #16
 8001258:	4618      	mov	r0, r3
 800125a:	f000 fc2b 	bl	8001ab4 <xTaskRemoveFromEventList>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001264:	f000 fd00 	bl	8001c68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001268:	7bbb      	ldrb	r3, [r7, #14]
 800126a:	3b01      	subs	r3, #1
 800126c:	b2db      	uxtb	r3, r3
 800126e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001270:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001274:	2b00      	cmp	r3, #0
 8001276:	dce9      	bgt.n	800124c <prvUnlockQueue+0x60>
 8001278:	e000      	b.n	800127c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800127a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	22ff      	movs	r2, #255	; 0xff
 8001280:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8001284:	f7ff fbd6 	bl	8000a34 <vPortExitCritical>
}
 8001288:	bf00      	nop
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001298:	f7ff fb9c 	bl	80009d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d102      	bne.n	80012aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80012a4:	2301      	movs	r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	e001      	b.n	80012ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80012ae:	f7ff fbc1 	bl	8000a34 <vPortExitCritical>

	return xReturn;
 80012b2:	68fb      	ldr	r3, [r7, #12]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3710      	adds	r7, #16
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08e      	sub	sp, #56	; 0x38
 80012c0:	af04      	add	r7, sp, #16
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
 80012c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80012ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d10a      	bne.n	80012e6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80012d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012d4:	f383 8811 	msr	BASEPRI, r3
 80012d8:	f3bf 8f6f 	isb	sy
 80012dc:	f3bf 8f4f 	dsb	sy
 80012e0:	623b      	str	r3, [r7, #32]
}
 80012e2:	bf00      	nop
 80012e4:	e7fe      	b.n	80012e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80012e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d10a      	bne.n	8001302 <xTaskCreateStatic+0x46>
	__asm volatile
 80012ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012f0:	f383 8811 	msr	BASEPRI, r3
 80012f4:	f3bf 8f6f 	isb	sy
 80012f8:	f3bf 8f4f 	dsb	sy
 80012fc:	61fb      	str	r3, [r7, #28]
}
 80012fe:	bf00      	nop
 8001300:	e7fe      	b.n	8001300 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001302:	23a0      	movs	r3, #160	; 0xa0
 8001304:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	2ba0      	cmp	r3, #160	; 0xa0
 800130a:	d00a      	beq.n	8001322 <xTaskCreateStatic+0x66>
	__asm volatile
 800130c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001310:	f383 8811 	msr	BASEPRI, r3
 8001314:	f3bf 8f6f 	isb	sy
 8001318:	f3bf 8f4f 	dsb	sy
 800131c:	61bb      	str	r3, [r7, #24]
}
 800131e:	bf00      	nop
 8001320:	e7fe      	b.n	8001320 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001322:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001326:	2b00      	cmp	r3, #0
 8001328:	d01e      	beq.n	8001368 <xTaskCreateStatic+0xac>
 800132a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800132c:	2b00      	cmp	r3, #0
 800132e:	d01b      	beq.n	8001368 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001332:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001336:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001338:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800133a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133c:	2202      	movs	r2, #2
 800133e:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001342:	2300      	movs	r3, #0
 8001344:	9303      	str	r3, [sp, #12]
 8001346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001348:	9302      	str	r3, [sp, #8]
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	9301      	str	r3, [sp, #4]
 8001350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	68b9      	ldr	r1, [r7, #8]
 800135a:	68f8      	ldr	r0, [r7, #12]
 800135c:	f000 f850 	bl	8001400 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001360:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001362:	f000 f8eb 	bl	800153c <prvAddNewTaskToReadyList>
 8001366:	e001      	b.n	800136c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800136c:	697b      	ldr	r3, [r7, #20]
	}
 800136e:	4618      	mov	r0, r3
 8001370:	3728      	adds	r7, #40	; 0x28
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001376:	b580      	push	{r7, lr}
 8001378:	b08c      	sub	sp, #48	; 0x30
 800137a:	af04      	add	r7, sp, #16
 800137c:	60f8      	str	r0, [r7, #12]
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	603b      	str	r3, [r7, #0]
 8001382:	4613      	mov	r3, r2
 8001384:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001386:	88fb      	ldrh	r3, [r7, #6]
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	4618      	mov	r0, r3
 800138c:	f7fe ff54 	bl	8000238 <pvPortMalloc>
 8001390:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d00e      	beq.n	80013b6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001398:	20a0      	movs	r0, #160	; 0xa0
 800139a:	f7fe ff4d 	bl	8000238 <pvPortMalloc>
 800139e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	697a      	ldr	r2, [r7, #20]
 80013aa:	631a      	str	r2, [r3, #48]	; 0x30
 80013ac:	e005      	b.n	80013ba <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80013ae:	6978      	ldr	r0, [r7, #20]
 80013b0:	f7ff f80e 	bl	80003d0 <vPortFree>
 80013b4:	e001      	b.n	80013ba <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d017      	beq.n	80013f0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80013c0:	69fb      	ldr	r3, [r7, #28]
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80013c8:	88fa      	ldrh	r2, [r7, #6]
 80013ca:	2300      	movs	r3, #0
 80013cc:	9303      	str	r3, [sp, #12]
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	9302      	str	r3, [sp, #8]
 80013d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013d4:	9301      	str	r3, [sp, #4]
 80013d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	68b9      	ldr	r1, [r7, #8]
 80013de:	68f8      	ldr	r0, [r7, #12]
 80013e0:	f000 f80e 	bl	8001400 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80013e4:	69f8      	ldr	r0, [r7, #28]
 80013e6:	f000 f8a9 	bl	800153c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80013ea:	2301      	movs	r3, #1
 80013ec:	61bb      	str	r3, [r7, #24]
 80013ee:	e002      	b.n	80013f6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80013f6:	69bb      	ldr	r3, [r7, #24]
	}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3720      	adds	r7, #32
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b088      	sub	sp, #32
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
 800140c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800140e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001410:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001418:	3b01      	subs	r3, #1
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	f023 0307 	bic.w	r3, r3, #7
 8001426:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	2b00      	cmp	r3, #0
 8001430:	d00a      	beq.n	8001448 <prvInitialiseNewTask+0x48>
	__asm volatile
 8001432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001436:	f383 8811 	msr	BASEPRI, r3
 800143a:	f3bf 8f6f 	isb	sy
 800143e:	f3bf 8f4f 	dsb	sy
 8001442:	617b      	str	r3, [r7, #20]
}
 8001444:	bf00      	nop
 8001446:	e7fe      	b.n	8001446 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d01f      	beq.n	800148e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800144e:	2300      	movs	r3, #0
 8001450:	61fb      	str	r3, [r7, #28]
 8001452:	e012      	b.n	800147a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001454:	68ba      	ldr	r2, [r7, #8]
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	4413      	add	r3, r2
 800145a:	7819      	ldrb	r1, [r3, #0]
 800145c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	4413      	add	r3, r2
 8001462:	3334      	adds	r3, #52	; 0x34
 8001464:	460a      	mov	r2, r1
 8001466:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001468:	68ba      	ldr	r2, [r7, #8]
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	4413      	add	r3, r2
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d006      	beq.n	8001482 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	3301      	adds	r3, #1
 8001478:	61fb      	str	r3, [r7, #28]
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	2b0f      	cmp	r3, #15
 800147e:	d9e9      	bls.n	8001454 <prvInitialiseNewTask+0x54>
 8001480:	e000      	b.n	8001484 <prvInitialiseNewTask+0x84>
			{
				break;
 8001482:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001486:	2200      	movs	r2, #0
 8001488:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800148c:	e003      	b.n	8001496 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800148e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001490:	2200      	movs	r2, #0
 8001492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001498:	2b06      	cmp	r3, #6
 800149a:	d901      	bls.n	80014a0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800149c:	2306      	movs	r3, #6
 800149e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80014a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014a4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80014a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014aa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80014ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014ae:	2200      	movs	r2, #0
 80014b0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80014b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014b4:	3304      	adds	r3, #4
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff f8c8 	bl	800064c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80014bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014be:	3318      	adds	r3, #24
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff f8c3 	bl	800064c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80014c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014ca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80014cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ce:	f1c3 0207 	rsb	r2, r3, #7
 80014d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014d4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80014d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014da:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80014dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014de:	2200      	movs	r2, #0
 80014e0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80014e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014e6:	2200      	movs	r2, #0
 80014e8:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80014ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014ee:	334c      	adds	r3, #76	; 0x4c
 80014f0:	224c      	movs	r2, #76	; 0x4c
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f000 ffba 	bl	800246e <memset>
 80014fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014fc:	4a0c      	ldr	r2, [pc, #48]	; (8001530 <prvInitialiseNewTask+0x130>)
 80014fe:	651a      	str	r2, [r3, #80]	; 0x50
 8001500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001502:	4a0c      	ldr	r2, [pc, #48]	; (8001534 <prvInitialiseNewTask+0x134>)
 8001504:	655a      	str	r2, [r3, #84]	; 0x54
 8001506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001508:	4a0b      	ldr	r2, [pc, #44]	; (8001538 <prvInitialiseNewTask+0x138>)
 800150a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800150c:	683a      	ldr	r2, [r7, #0]
 800150e:	68f9      	ldr	r1, [r7, #12]
 8001510:	69b8      	ldr	r0, [r7, #24]
 8001512:	f7ff f92f 	bl	8000774 <pxPortInitialiseStack>
 8001516:	4602      	mov	r2, r0
 8001518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800151a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800151c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800151e:	2b00      	cmp	r3, #0
 8001520:	d002      	beq.n	8001528 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001524:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001526:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001528:	bf00      	nop
 800152a:	3720      	adds	r7, #32
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20004070 	.word	0x20004070
 8001534:	200040d8 	.word	0x200040d8
 8001538:	20004140 	.word	0x20004140

0800153c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001544:	f7ff fa46 	bl	80009d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001548:	4b2a      	ldr	r3, [pc, #168]	; (80015f4 <prvAddNewTaskToReadyList+0xb8>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	3301      	adds	r3, #1
 800154e:	4a29      	ldr	r2, [pc, #164]	; (80015f4 <prvAddNewTaskToReadyList+0xb8>)
 8001550:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001552:	4b29      	ldr	r3, [pc, #164]	; (80015f8 <prvAddNewTaskToReadyList+0xbc>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d109      	bne.n	800156e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800155a:	4a27      	ldr	r2, [pc, #156]	; (80015f8 <prvAddNewTaskToReadyList+0xbc>)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001560:	4b24      	ldr	r3, [pc, #144]	; (80015f4 <prvAddNewTaskToReadyList+0xb8>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d110      	bne.n	800158a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001568:	f000 fba2 	bl	8001cb0 <prvInitialiseTaskLists>
 800156c:	e00d      	b.n	800158a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800156e:	4b23      	ldr	r3, [pc, #140]	; (80015fc <prvAddNewTaskToReadyList+0xc0>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d109      	bne.n	800158a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001576:	4b20      	ldr	r3, [pc, #128]	; (80015f8 <prvAddNewTaskToReadyList+0xbc>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001580:	429a      	cmp	r2, r3
 8001582:	d802      	bhi.n	800158a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001584:	4a1c      	ldr	r2, [pc, #112]	; (80015f8 <prvAddNewTaskToReadyList+0xbc>)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800158a:	4b1d      	ldr	r3, [pc, #116]	; (8001600 <prvAddNewTaskToReadyList+0xc4>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	3301      	adds	r3, #1
 8001590:	4a1b      	ldr	r2, [pc, #108]	; (8001600 <prvAddNewTaskToReadyList+0xc4>)
 8001592:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001598:	2201      	movs	r2, #1
 800159a:	409a      	lsls	r2, r3
 800159c:	4b19      	ldr	r3, [pc, #100]	; (8001604 <prvAddNewTaskToReadyList+0xc8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	4a18      	ldr	r2, [pc, #96]	; (8001604 <prvAddNewTaskToReadyList+0xc8>)
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015aa:	4613      	mov	r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4413      	add	r3, r2
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4a15      	ldr	r2, [pc, #84]	; (8001608 <prvAddNewTaskToReadyList+0xcc>)
 80015b4:	441a      	add	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	3304      	adds	r3, #4
 80015ba:	4619      	mov	r1, r3
 80015bc:	4610      	mov	r0, r2
 80015be:	f7ff f852 	bl	8000666 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80015c2:	f7ff fa37 	bl	8000a34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80015c6:	4b0d      	ldr	r3, [pc, #52]	; (80015fc <prvAddNewTaskToReadyList+0xc0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d00e      	beq.n	80015ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80015ce:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <prvAddNewTaskToReadyList+0xbc>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d8:	429a      	cmp	r2, r3
 80015da:	d207      	bcs.n	80015ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80015dc:	4b0b      	ldr	r3, [pc, #44]	; (800160c <prvAddNewTaskToReadyList+0xd0>)
 80015de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	f3bf 8f4f 	dsb	sy
 80015e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80015ec:	bf00      	nop
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	2000403c 	.word	0x2000403c
 80015f8:	20003f3c 	.word	0x20003f3c
 80015fc:	20004048 	.word	0x20004048
 8001600:	20004058 	.word	0x20004058
 8001604:	20004044 	.word	0x20004044
 8001608:	20003f40 	.word	0x20003f40
 800160c:	e000ed04 	.word	0xe000ed04

08001610 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	; 0x28
 8001614:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001616:	2300      	movs	r3, #0
 8001618:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800161a:	2300      	movs	r3, #0
 800161c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800161e:	463a      	mov	r2, r7
 8001620:	1d39      	adds	r1, r7, #4
 8001622:	f107 0308 	add.w	r3, r7, #8
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe fdec 	bl	8000204 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800162c:	6839      	ldr	r1, [r7, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	68ba      	ldr	r2, [r7, #8]
 8001632:	9202      	str	r2, [sp, #8]
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	2300      	movs	r3, #0
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	2300      	movs	r3, #0
 800163c:	460a      	mov	r2, r1
 800163e:	4921      	ldr	r1, [pc, #132]	; (80016c4 <vTaskStartScheduler+0xb4>)
 8001640:	4821      	ldr	r0, [pc, #132]	; (80016c8 <vTaskStartScheduler+0xb8>)
 8001642:	f7ff fe3b 	bl	80012bc <xTaskCreateStatic>
 8001646:	4603      	mov	r3, r0
 8001648:	4a20      	ldr	r2, [pc, #128]	; (80016cc <vTaskStartScheduler+0xbc>)
 800164a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800164c:	4b1f      	ldr	r3, [pc, #124]	; (80016cc <vTaskStartScheduler+0xbc>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d002      	beq.n	800165a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001654:	2301      	movs	r3, #1
 8001656:	617b      	str	r3, [r7, #20]
 8001658:	e001      	b.n	800165e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d11b      	bne.n	800169c <vTaskStartScheduler+0x8c>
	__asm volatile
 8001664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001668:	f383 8811 	msr	BASEPRI, r3
 800166c:	f3bf 8f6f 	isb	sy
 8001670:	f3bf 8f4f 	dsb	sy
 8001674:	613b      	str	r3, [r7, #16]
}
 8001676:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8001678:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <vTaskStartScheduler+0xc0>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	334c      	adds	r3, #76	; 0x4c
 800167e:	4a15      	ldr	r2, [pc, #84]	; (80016d4 <vTaskStartScheduler+0xc4>)
 8001680:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001682:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <vTaskStartScheduler+0xc8>)
 8001684:	f04f 32ff 	mov.w	r2, #4294967295
 8001688:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800168a:	4b14      	ldr	r3, [pc, #80]	; (80016dc <vTaskStartScheduler+0xcc>)
 800168c:	2201      	movs	r2, #1
 800168e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001690:	4b13      	ldr	r3, [pc, #76]	; (80016e0 <vTaskStartScheduler+0xd0>)
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001696:	f7ff f8fb 	bl	8000890 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800169a:	e00e      	b.n	80016ba <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a2:	d10a      	bne.n	80016ba <vTaskStartScheduler+0xaa>
	__asm volatile
 80016a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016a8:	f383 8811 	msr	BASEPRI, r3
 80016ac:	f3bf 8f6f 	isb	sy
 80016b0:	f3bf 8f4f 	dsb	sy
 80016b4:	60fb      	str	r3, [r7, #12]
}
 80016b6:	bf00      	nop
 80016b8:	e7fe      	b.n	80016b8 <vTaskStartScheduler+0xa8>
}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	0800265c 	.word	0x0800265c
 80016c8:	08001c81 	.word	0x08001c81
 80016cc:	20004060 	.word	0x20004060
 80016d0:	20003f3c 	.word	0x20003f3c
 80016d4:	20000054 	.word	0x20000054
 80016d8:	2000405c 	.word	0x2000405c
 80016dc:	20004048 	.word	0x20004048
 80016e0:	20004040 	.word	0x20004040

080016e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <vTaskSuspendAll+0x18>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	4a03      	ldr	r2, [pc, #12]	; (80016fc <vTaskSuspendAll+0x18>)
 80016f0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80016f2:	bf00      	nop
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	20004064 	.word	0x20004064

08001700 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800170a:	2300      	movs	r3, #0
 800170c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800170e:	4b41      	ldr	r3, [pc, #260]	; (8001814 <xTaskResumeAll+0x114>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d10a      	bne.n	800172c <xTaskResumeAll+0x2c>
	__asm volatile
 8001716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800171a:	f383 8811 	msr	BASEPRI, r3
 800171e:	f3bf 8f6f 	isb	sy
 8001722:	f3bf 8f4f 	dsb	sy
 8001726:	603b      	str	r3, [r7, #0]
}
 8001728:	bf00      	nop
 800172a:	e7fe      	b.n	800172a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800172c:	f7ff f952 	bl	80009d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001730:	4b38      	ldr	r3, [pc, #224]	; (8001814 <xTaskResumeAll+0x114>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	3b01      	subs	r3, #1
 8001736:	4a37      	ldr	r2, [pc, #220]	; (8001814 <xTaskResumeAll+0x114>)
 8001738:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800173a:	4b36      	ldr	r3, [pc, #216]	; (8001814 <xTaskResumeAll+0x114>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d161      	bne.n	8001806 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001742:	4b35      	ldr	r3, [pc, #212]	; (8001818 <xTaskResumeAll+0x118>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d05d      	beq.n	8001806 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800174a:	e02e      	b.n	80017aa <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800174c:	4b33      	ldr	r3, [pc, #204]	; (800181c <xTaskResumeAll+0x11c>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	3318      	adds	r3, #24
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe ffe1 	bl	8000720 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	3304      	adds	r3, #4
 8001762:	4618      	mov	r0, r3
 8001764:	f7fe ffdc 	bl	8000720 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176c:	2201      	movs	r2, #1
 800176e:	409a      	lsls	r2, r3
 8001770:	4b2b      	ldr	r3, [pc, #172]	; (8001820 <xTaskResumeAll+0x120>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4313      	orrs	r3, r2
 8001776:	4a2a      	ldr	r2, [pc, #168]	; (8001820 <xTaskResumeAll+0x120>)
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800177e:	4613      	mov	r3, r2
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	4413      	add	r3, r2
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	4a27      	ldr	r2, [pc, #156]	; (8001824 <xTaskResumeAll+0x124>)
 8001788:	441a      	add	r2, r3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	3304      	adds	r3, #4
 800178e:	4619      	mov	r1, r3
 8001790:	4610      	mov	r0, r2
 8001792:	f7fe ff68 	bl	8000666 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800179a:	4b23      	ldr	r3, [pc, #140]	; (8001828 <xTaskResumeAll+0x128>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d302      	bcc.n	80017aa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80017a4:	4b21      	ldr	r3, [pc, #132]	; (800182c <xTaskResumeAll+0x12c>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80017aa:	4b1c      	ldr	r3, [pc, #112]	; (800181c <xTaskResumeAll+0x11c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d1cc      	bne.n	800174c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80017b8:	f000 fb1c 	bl	8001df4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80017bc:	4b1c      	ldr	r3, [pc, #112]	; (8001830 <xTaskResumeAll+0x130>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d010      	beq.n	80017ea <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80017c8:	f000 f836 	bl	8001838 <xTaskIncrementTick>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d002      	beq.n	80017d8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80017d2:	4b16      	ldr	r3, [pc, #88]	; (800182c <xTaskResumeAll+0x12c>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3b01      	subs	r3, #1
 80017dc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d1f1      	bne.n	80017c8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <xTaskResumeAll+0x130>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <xTaskResumeAll+0x12c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d009      	beq.n	8001806 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80017f2:	2301      	movs	r3, #1
 80017f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80017f6:	4b0f      	ldr	r3, [pc, #60]	; (8001834 <xTaskResumeAll+0x134>)
 80017f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	f3bf 8f4f 	dsb	sy
 8001802:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001806:	f7ff f915 	bl	8000a34 <vPortExitCritical>

	return xAlreadyYielded;
 800180a:	68bb      	ldr	r3, [r7, #8]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20004064 	.word	0x20004064
 8001818:	2000403c 	.word	0x2000403c
 800181c:	20003ffc 	.word	0x20003ffc
 8001820:	20004044 	.word	0x20004044
 8001824:	20003f40 	.word	0x20003f40
 8001828:	20003f3c 	.word	0x20003f3c
 800182c:	20004050 	.word	0x20004050
 8001830:	2000404c 	.word	0x2000404c
 8001834:	e000ed04 	.word	0xe000ed04

08001838 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800183e:	2300      	movs	r3, #0
 8001840:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001842:	4b4e      	ldr	r3, [pc, #312]	; (800197c <xTaskIncrementTick+0x144>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	f040 808e 	bne.w	8001968 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800184c:	4b4c      	ldr	r3, [pc, #304]	; (8001980 <xTaskIncrementTick+0x148>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	3301      	adds	r3, #1
 8001852:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001854:	4a4a      	ldr	r2, [pc, #296]	; (8001980 <xTaskIncrementTick+0x148>)
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d120      	bne.n	80018a2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8001860:	4b48      	ldr	r3, [pc, #288]	; (8001984 <xTaskIncrementTick+0x14c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d00a      	beq.n	8001880 <xTaskIncrementTick+0x48>
	__asm volatile
 800186a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800186e:	f383 8811 	msr	BASEPRI, r3
 8001872:	f3bf 8f6f 	isb	sy
 8001876:	f3bf 8f4f 	dsb	sy
 800187a:	603b      	str	r3, [r7, #0]
}
 800187c:	bf00      	nop
 800187e:	e7fe      	b.n	800187e <xTaskIncrementTick+0x46>
 8001880:	4b40      	ldr	r3, [pc, #256]	; (8001984 <xTaskIncrementTick+0x14c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	4b40      	ldr	r3, [pc, #256]	; (8001988 <xTaskIncrementTick+0x150>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a3e      	ldr	r2, [pc, #248]	; (8001984 <xTaskIncrementTick+0x14c>)
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	4a3e      	ldr	r2, [pc, #248]	; (8001988 <xTaskIncrementTick+0x150>)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	6013      	str	r3, [r2, #0]
 8001894:	4b3d      	ldr	r3, [pc, #244]	; (800198c <xTaskIncrementTick+0x154>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	3301      	adds	r3, #1
 800189a:	4a3c      	ldr	r2, [pc, #240]	; (800198c <xTaskIncrementTick+0x154>)
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	f000 faa9 	bl	8001df4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80018a2:	4b3b      	ldr	r3, [pc, #236]	; (8001990 <xTaskIncrementTick+0x158>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d348      	bcc.n	800193e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80018ac:	4b35      	ldr	r3, [pc, #212]	; (8001984 <xTaskIncrementTick+0x14c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d104      	bne.n	80018c0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80018b6:	4b36      	ldr	r3, [pc, #216]	; (8001990 <xTaskIncrementTick+0x158>)
 80018b8:	f04f 32ff 	mov.w	r2, #4294967295
 80018bc:	601a      	str	r2, [r3, #0]
					break;
 80018be:	e03e      	b.n	800193e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80018c0:	4b30      	ldr	r3, [pc, #192]	; (8001984 <xTaskIncrementTick+0x14c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d203      	bcs.n	80018e0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80018d8:	4a2d      	ldr	r2, [pc, #180]	; (8001990 <xTaskIncrementTick+0x158>)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80018de:	e02e      	b.n	800193e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	3304      	adds	r3, #4
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7fe ff1b 	bl	8000720 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d004      	beq.n	80018fc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	3318      	adds	r3, #24
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe ff12 	bl	8000720 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001900:	2201      	movs	r2, #1
 8001902:	409a      	lsls	r2, r3
 8001904:	4b23      	ldr	r3, [pc, #140]	; (8001994 <xTaskIncrementTick+0x15c>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4313      	orrs	r3, r2
 800190a:	4a22      	ldr	r2, [pc, #136]	; (8001994 <xTaskIncrementTick+0x15c>)
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001912:	4613      	mov	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4413      	add	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4a1f      	ldr	r2, [pc, #124]	; (8001998 <xTaskIncrementTick+0x160>)
 800191c:	441a      	add	r2, r3
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	3304      	adds	r3, #4
 8001922:	4619      	mov	r1, r3
 8001924:	4610      	mov	r0, r2
 8001926:	f7fe fe9e 	bl	8000666 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800192e:	4b1b      	ldr	r3, [pc, #108]	; (800199c <xTaskIncrementTick+0x164>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001934:	429a      	cmp	r2, r3
 8001936:	d3b9      	bcc.n	80018ac <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8001938:	2301      	movs	r3, #1
 800193a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800193c:	e7b6      	b.n	80018ac <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800193e:	4b17      	ldr	r3, [pc, #92]	; (800199c <xTaskIncrementTick+0x164>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001944:	4914      	ldr	r1, [pc, #80]	; (8001998 <xTaskIncrementTick+0x160>)
 8001946:	4613      	mov	r3, r2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	4413      	add	r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	440b      	add	r3, r1
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d901      	bls.n	800195a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8001956:	2301      	movs	r3, #1
 8001958:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800195a:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <xTaskIncrementTick+0x168>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d007      	beq.n	8001972 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8001962:	2301      	movs	r3, #1
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e004      	b.n	8001972 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001968:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <xTaskIncrementTick+0x16c>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	3301      	adds	r3, #1
 800196e:	4a0d      	ldr	r2, [pc, #52]	; (80019a4 <xTaskIncrementTick+0x16c>)
 8001970:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001972:	697b      	ldr	r3, [r7, #20]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3718      	adds	r7, #24
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20004064 	.word	0x20004064
 8001980:	20004040 	.word	0x20004040
 8001984:	20003ff4 	.word	0x20003ff4
 8001988:	20003ff8 	.word	0x20003ff8
 800198c:	20004054 	.word	0x20004054
 8001990:	2000405c 	.word	0x2000405c
 8001994:	20004044 	.word	0x20004044
 8001998:	20003f40 	.word	0x20003f40
 800199c:	20003f3c 	.word	0x20003f3c
 80019a0:	20004050 	.word	0x20004050
 80019a4:	2000404c 	.word	0x2000404c

080019a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80019a8:	b480      	push	{r7}
 80019aa:	b087      	sub	sp, #28
 80019ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80019ae:	4b29      	ldr	r3, [pc, #164]	; (8001a54 <vTaskSwitchContext+0xac>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80019b6:	4b28      	ldr	r3, [pc, #160]	; (8001a58 <vTaskSwitchContext+0xb0>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80019bc:	e044      	b.n	8001a48 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80019be:	4b26      	ldr	r3, [pc, #152]	; (8001a58 <vTaskSwitchContext+0xb0>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80019c4:	4b25      	ldr	r3, [pc, #148]	; (8001a5c <vTaskSwitchContext+0xb4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	fab3 f383 	clz	r3, r3
 80019d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80019d2:	7afb      	ldrb	r3, [r7, #11]
 80019d4:	f1c3 031f 	rsb	r3, r3, #31
 80019d8:	617b      	str	r3, [r7, #20]
 80019da:	4921      	ldr	r1, [pc, #132]	; (8001a60 <vTaskSwitchContext+0xb8>)
 80019dc:	697a      	ldr	r2, [r7, #20]
 80019de:	4613      	mov	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	4413      	add	r3, r2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	440b      	add	r3, r1
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d10a      	bne.n	8001a04 <vTaskSwitchContext+0x5c>
	__asm volatile
 80019ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019f2:	f383 8811 	msr	BASEPRI, r3
 80019f6:	f3bf 8f6f 	isb	sy
 80019fa:	f3bf 8f4f 	dsb	sy
 80019fe:	607b      	str	r3, [r7, #4]
}
 8001a00:	bf00      	nop
 8001a02:	e7fe      	b.n	8001a02 <vTaskSwitchContext+0x5a>
 8001a04:	697a      	ldr	r2, [r7, #20]
 8001a06:	4613      	mov	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	4a14      	ldr	r2, [pc, #80]	; (8001a60 <vTaskSwitchContext+0xb8>)
 8001a10:	4413      	add	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	605a      	str	r2, [r3, #4]
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	685a      	ldr	r2, [r3, #4]
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	3308      	adds	r3, #8
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d104      	bne.n	8001a34 <vTaskSwitchContext+0x8c>
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	685a      	ldr	r2, [r3, #4]
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	; (8001a64 <vTaskSwitchContext+0xbc>)
 8001a3c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <vTaskSwitchContext+0xbc>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	334c      	adds	r3, #76	; 0x4c
 8001a44:	4a08      	ldr	r2, [pc, #32]	; (8001a68 <vTaskSwitchContext+0xc0>)
 8001a46:	6013      	str	r3, [r2, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	371c      	adds	r7, #28
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	20004064 	.word	0x20004064
 8001a58:	20004050 	.word	0x20004050
 8001a5c:	20004044 	.word	0x20004044
 8001a60:	20003f40 	.word	0x20003f40
 8001a64:	20003f3c 	.word	0x20003f3c
 8001a68:	20000054 	.word	0x20000054

08001a6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10a      	bne.n	8001a92 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8001a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a80:	f383 8811 	msr	BASEPRI, r3
 8001a84:	f3bf 8f6f 	isb	sy
 8001a88:	f3bf 8f4f 	dsb	sy
 8001a8c:	60fb      	str	r3, [r7, #12]
}
 8001a8e:	bf00      	nop
 8001a90:	e7fe      	b.n	8001a90 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001a92:	4b07      	ldr	r3, [pc, #28]	; (8001ab0 <vTaskPlaceOnEventList+0x44>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	3318      	adds	r3, #24
 8001a98:	4619      	mov	r1, r3
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7fe fe07 	bl	80006ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	6838      	ldr	r0, [r7, #0]
 8001aa4:	f000 fa6a 	bl	8001f7c <prvAddCurrentTaskToDelayedList>
}
 8001aa8:	bf00      	nop
 8001aaa:	3710      	adds	r7, #16
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	20003f3c 	.word	0x20003f3c

08001ab4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10a      	bne.n	8001ae0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8001aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ace:	f383 8811 	msr	BASEPRI, r3
 8001ad2:	f3bf 8f6f 	isb	sy
 8001ad6:	f3bf 8f4f 	dsb	sy
 8001ada:	60fb      	str	r3, [r7, #12]
}
 8001adc:	bf00      	nop
 8001ade:	e7fe      	b.n	8001ade <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	3318      	adds	r3, #24
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7fe fe1b 	bl	8000720 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001aea:	4b1d      	ldr	r3, [pc, #116]	; (8001b60 <xTaskRemoveFromEventList+0xac>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d11c      	bne.n	8001b2c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	3304      	adds	r3, #4
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7fe fe12 	bl	8000720 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b00:	2201      	movs	r2, #1
 8001b02:	409a      	lsls	r2, r3
 8001b04:	4b17      	ldr	r3, [pc, #92]	; (8001b64 <xTaskRemoveFromEventList+0xb0>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	4a16      	ldr	r2, [pc, #88]	; (8001b64 <xTaskRemoveFromEventList+0xb0>)
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b12:	4613      	mov	r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	4413      	add	r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4a13      	ldr	r2, [pc, #76]	; (8001b68 <xTaskRemoveFromEventList+0xb4>)
 8001b1c:	441a      	add	r2, r3
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	3304      	adds	r3, #4
 8001b22:	4619      	mov	r1, r3
 8001b24:	4610      	mov	r0, r2
 8001b26:	f7fe fd9e 	bl	8000666 <vListInsertEnd>
 8001b2a:	e005      	b.n	8001b38 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	3318      	adds	r3, #24
 8001b30:	4619      	mov	r1, r3
 8001b32:	480e      	ldr	r0, [pc, #56]	; (8001b6c <xTaskRemoveFromEventList+0xb8>)
 8001b34:	f7fe fd97 	bl	8000666 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <xTaskRemoveFromEventList+0xbc>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d905      	bls.n	8001b52 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8001b46:	2301      	movs	r3, #1
 8001b48:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	; (8001b74 <xTaskRemoveFromEventList+0xc0>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	e001      	b.n	8001b56 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8001b56:	697b      	ldr	r3, [r7, #20]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3718      	adds	r7, #24
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20004064 	.word	0x20004064
 8001b64:	20004044 	.word	0x20004044
 8001b68:	20003f40 	.word	0x20003f40
 8001b6c:	20003ffc 	.word	0x20003ffc
 8001b70:	20003f3c 	.word	0x20003f3c
 8001b74:	20004050 	.word	0x20004050

08001b78 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001b80:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <vTaskInternalSetTimeOutState+0x24>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001b88:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <vTaskInternalSetTimeOutState+0x28>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	605a      	str	r2, [r3, #4]
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	20004054 	.word	0x20004054
 8001ba0:	20004040 	.word	0x20004040

08001ba4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b088      	sub	sp, #32
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d10a      	bne.n	8001bca <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8001bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bb8:	f383 8811 	msr	BASEPRI, r3
 8001bbc:	f3bf 8f6f 	isb	sy
 8001bc0:	f3bf 8f4f 	dsb	sy
 8001bc4:	613b      	str	r3, [r7, #16]
}
 8001bc6:	bf00      	nop
 8001bc8:	e7fe      	b.n	8001bc8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d10a      	bne.n	8001be6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8001bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bd4:	f383 8811 	msr	BASEPRI, r3
 8001bd8:	f3bf 8f6f 	isb	sy
 8001bdc:	f3bf 8f4f 	dsb	sy
 8001be0:	60fb      	str	r3, [r7, #12]
}
 8001be2:	bf00      	nop
 8001be4:	e7fe      	b.n	8001be4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8001be6:	f7fe fef5 	bl	80009d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001bea:	4b1d      	ldr	r3, [pc, #116]	; (8001c60 <xTaskCheckForTimeOut+0xbc>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c02:	d102      	bne.n	8001c0a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8001c04:	2300      	movs	r3, #0
 8001c06:	61fb      	str	r3, [r7, #28]
 8001c08:	e023      	b.n	8001c52 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <xTaskCheckForTimeOut+0xc0>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d007      	beq.n	8001c26 <xTaskCheckForTimeOut+0x82>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d302      	bcc.n	8001c26 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001c20:	2301      	movs	r3, #1
 8001c22:	61fb      	str	r3, [r7, #28]
 8001c24:	e015      	b.n	8001c52 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	697a      	ldr	r2, [r7, #20]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d20b      	bcs.n	8001c48 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	1ad2      	subs	r2, r2, r3
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff ff9b 	bl	8001b78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8001c42:	2300      	movs	r3, #0
 8001c44:	61fb      	str	r3, [r7, #28]
 8001c46:	e004      	b.n	8001c52 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8001c52:	f7fe feef 	bl	8000a34 <vPortExitCritical>

	return xReturn;
 8001c56:	69fb      	ldr	r3, [r7, #28]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3720      	adds	r7, #32
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20004040 	.word	0x20004040
 8001c64:	20004054 	.word	0x20004054

08001c68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <vTaskMissedYield+0x14>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	601a      	str	r2, [r3, #0]
}
 8001c72:	bf00      	nop
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	20004050 	.word	0x20004050

08001c80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001c88:	f000 f852 	bl	8001d30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001c8c:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <prvIdleTask+0x28>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d9f9      	bls.n	8001c88 <prvIdleTask+0x8>
			{
				taskYIELD();
 8001c94:	4b05      	ldr	r3, [pc, #20]	; (8001cac <prvIdleTask+0x2c>)
 8001c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	f3bf 8f4f 	dsb	sy
 8001ca0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8001ca4:	e7f0      	b.n	8001c88 <prvIdleTask+0x8>
 8001ca6:	bf00      	nop
 8001ca8:	20003f40 	.word	0x20003f40
 8001cac:	e000ed04 	.word	0xe000ed04

08001cb0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	e00c      	b.n	8001cd6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	4413      	add	r3, r2
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	4a12      	ldr	r2, [pc, #72]	; (8001d10 <prvInitialiseTaskLists+0x60>)
 8001cc8:	4413      	add	r3, r2
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fc9e 	bl	800060c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b06      	cmp	r3, #6
 8001cda:	d9ef      	bls.n	8001cbc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001cdc:	480d      	ldr	r0, [pc, #52]	; (8001d14 <prvInitialiseTaskLists+0x64>)
 8001cde:	f7fe fc95 	bl	800060c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001ce2:	480d      	ldr	r0, [pc, #52]	; (8001d18 <prvInitialiseTaskLists+0x68>)
 8001ce4:	f7fe fc92 	bl	800060c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001ce8:	480c      	ldr	r0, [pc, #48]	; (8001d1c <prvInitialiseTaskLists+0x6c>)
 8001cea:	f7fe fc8f 	bl	800060c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001cee:	480c      	ldr	r0, [pc, #48]	; (8001d20 <prvInitialiseTaskLists+0x70>)
 8001cf0:	f7fe fc8c 	bl	800060c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001cf4:	480b      	ldr	r0, [pc, #44]	; (8001d24 <prvInitialiseTaskLists+0x74>)
 8001cf6:	f7fe fc89 	bl	800060c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <prvInitialiseTaskLists+0x78>)
 8001cfc:	4a05      	ldr	r2, [pc, #20]	; (8001d14 <prvInitialiseTaskLists+0x64>)
 8001cfe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001d00:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <prvInitialiseTaskLists+0x7c>)
 8001d02:	4a05      	ldr	r2, [pc, #20]	; (8001d18 <prvInitialiseTaskLists+0x68>)
 8001d04:	601a      	str	r2, [r3, #0]
}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20003f40 	.word	0x20003f40
 8001d14:	20003fcc 	.word	0x20003fcc
 8001d18:	20003fe0 	.word	0x20003fe0
 8001d1c:	20003ffc 	.word	0x20003ffc
 8001d20:	20004010 	.word	0x20004010
 8001d24:	20004028 	.word	0x20004028
 8001d28:	20003ff4 	.word	0x20003ff4
 8001d2c:	20003ff8 	.word	0x20003ff8

08001d30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d36:	e019      	b.n	8001d6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001d38:	f7fe fe4c 	bl	80009d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d3c:	4b10      	ldr	r3, [pc, #64]	; (8001d80 <prvCheckTasksWaitingTermination+0x50>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3304      	adds	r3, #4
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe fce9 	bl	8000720 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001d4e:	4b0d      	ldr	r3, [pc, #52]	; (8001d84 <prvCheckTasksWaitingTermination+0x54>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	4a0b      	ldr	r2, [pc, #44]	; (8001d84 <prvCheckTasksWaitingTermination+0x54>)
 8001d56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001d58:	4b0b      	ldr	r3, [pc, #44]	; (8001d88 <prvCheckTasksWaitingTermination+0x58>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	; (8001d88 <prvCheckTasksWaitingTermination+0x58>)
 8001d60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001d62:	f7fe fe67 	bl	8000a34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f810 	bl	8001d8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d6c:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <prvCheckTasksWaitingTermination+0x58>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1e1      	bne.n	8001d38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001d74:	bf00      	nop
 8001d76:	bf00      	nop
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20004010 	.word	0x20004010
 8001d84:	2000403c 	.word	0x2000403c
 8001d88:	20004024 	.word	0x20004024

08001d8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	334c      	adds	r3, #76	; 0x4c
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f000 fb71 	bl	8002480 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d108      	bne.n	8001dba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fb0f 	bl	80003d0 <vPortFree>
				vPortFree( pxTCB );
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7fe fb0c 	bl	80003d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001db8:	e018      	b.n	8001dec <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d103      	bne.n	8001dcc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7fe fb03 	bl	80003d0 <vPortFree>
	}
 8001dca:	e00f      	b.n	8001dec <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d00a      	beq.n	8001dec <prvDeleteTCB+0x60>
	__asm volatile
 8001dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dda:	f383 8811 	msr	BASEPRI, r3
 8001dde:	f3bf 8f6f 	isb	sy
 8001de2:	f3bf 8f4f 	dsb	sy
 8001de6:	60fb      	str	r3, [r7, #12]
}
 8001de8:	bf00      	nop
 8001dea:	e7fe      	b.n	8001dea <prvDeleteTCB+0x5e>
	}
 8001dec:	bf00      	nop
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001dfa:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <prvResetNextTaskUnblockTime+0x38>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d104      	bne.n	8001e0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001e04:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <prvResetNextTaskUnblockTime+0x3c>)
 8001e06:	f04f 32ff 	mov.w	r2, #4294967295
 8001e0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001e0c:	e008      	b.n	8001e20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e0e:	4b07      	ldr	r3, [pc, #28]	; (8001e2c <prvResetNextTaskUnblockTime+0x38>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <prvResetNextTaskUnblockTime+0x3c>)
 8001e1e:	6013      	str	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	20003ff4 	.word	0x20003ff4
 8001e30:	2000405c 	.word	0x2000405c

08001e34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <xTaskGetSchedulerState+0x34>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d102      	bne.n	8001e48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001e42:	2301      	movs	r3, #1
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	e008      	b.n	8001e5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e48:	4b08      	ldr	r3, [pc, #32]	; (8001e6c <xTaskGetSchedulerState+0x38>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d102      	bne.n	8001e56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001e50:	2302      	movs	r3, #2
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	e001      	b.n	8001e5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001e56:	2300      	movs	r3, #0
 8001e58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001e5a:	687b      	ldr	r3, [r7, #4]
	}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	20004048 	.word	0x20004048
 8001e6c:	20004064 	.word	0x20004064

08001e70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d06e      	beq.n	8001f64 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8001e86:	4b3a      	ldr	r3, [pc, #232]	; (8001f70 <xTaskPriorityDisinherit+0x100>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d00a      	beq.n	8001ea6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8001e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e94:	f383 8811 	msr	BASEPRI, r3
 8001e98:	f3bf 8f6f 	isb	sy
 8001e9c:	f3bf 8f4f 	dsb	sy
 8001ea0:	60fb      	str	r3, [r7, #12]
}
 8001ea2:	bf00      	nop
 8001ea4:	e7fe      	b.n	8001ea4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10a      	bne.n	8001ec4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8001eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001eb2:	f383 8811 	msr	BASEPRI, r3
 8001eb6:	f3bf 8f6f 	isb	sy
 8001eba:	f3bf 8f4f 	dsb	sy
 8001ebe:	60bb      	str	r3, [r7, #8]
}
 8001ec0:	bf00      	nop
 8001ec2:	e7fe      	b.n	8001ec2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ec8:	1e5a      	subs	r2, r3, #1
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d044      	beq.n	8001f64 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d140      	bne.n	8001f64 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	3304      	adds	r3, #4
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fc1a 	bl	8000720 <uxListRemove>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d115      	bne.n	8001f1e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ef6:	491f      	ldr	r1, [pc, #124]	; (8001f74 <xTaskPriorityDisinherit+0x104>)
 8001ef8:	4613      	mov	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	440b      	add	r3, r1
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10a      	bne.n	8001f1e <xTaskPriorityDisinherit+0xae>
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43da      	mvns	r2, r3
 8001f14:	4b18      	ldr	r3, [pc, #96]	; (8001f78 <xTaskPriorityDisinherit+0x108>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	4a17      	ldr	r2, [pc, #92]	; (8001f78 <xTaskPriorityDisinherit+0x108>)
 8001f1c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f2a:	f1c3 0207 	rsb	r2, r3, #7
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f36:	2201      	movs	r2, #1
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	; (8001f78 <xTaskPriorityDisinherit+0x108>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	4a0d      	ldr	r2, [pc, #52]	; (8001f78 <xTaskPriorityDisinherit+0x108>)
 8001f42:	6013      	str	r3, [r2, #0]
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f48:	4613      	mov	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	4413      	add	r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	4a08      	ldr	r2, [pc, #32]	; (8001f74 <xTaskPriorityDisinherit+0x104>)
 8001f52:	441a      	add	r2, r3
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	3304      	adds	r3, #4
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f7fe fb83 	bl	8000666 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001f60:	2301      	movs	r3, #1
 8001f62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8001f64:	697b      	ldr	r3, [r7, #20]
	}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3718      	adds	r7, #24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20003f3c 	.word	0x20003f3c
 8001f74:	20003f40 	.word	0x20003f40
 8001f78:	20004044 	.word	0x20004044

08001f7c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001f86:	4b29      	ldr	r3, [pc, #164]	; (800202c <prvAddCurrentTaskToDelayedList+0xb0>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001f8c:	4b28      	ldr	r3, [pc, #160]	; (8002030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	3304      	adds	r3, #4
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fbc4 	bl	8000720 <uxListRemove>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10b      	bne.n	8001fb6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8001f9e:	4b24      	ldr	r3, [pc, #144]	; (8002030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43da      	mvns	r2, r3
 8001fac:	4b21      	ldr	r3, [pc, #132]	; (8002034 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	4a20      	ldr	r2, [pc, #128]	; (8002034 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001fb4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fbc:	d10a      	bne.n	8001fd4 <prvAddCurrentTaskToDelayedList+0x58>
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d007      	beq.n	8001fd4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fc4:	4b1a      	ldr	r3, [pc, #104]	; (8002030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	4619      	mov	r1, r3
 8001fcc:	481a      	ldr	r0, [pc, #104]	; (8002038 <prvAddCurrentTaskToDelayedList+0xbc>)
 8001fce:	f7fe fb4a 	bl	8000666 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001fd2:	e026      	b.n	8002022 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001fdc:	4b14      	ldr	r3, [pc, #80]	; (8002030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68ba      	ldr	r2, [r7, #8]
 8001fe2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001fe4:	68ba      	ldr	r2, [r7, #8]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d209      	bcs.n	8002000 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fec:	4b13      	ldr	r3, [pc, #76]	; (800203c <prvAddCurrentTaskToDelayedList+0xc0>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b0f      	ldr	r3, [pc, #60]	; (8002030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	3304      	adds	r3, #4
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4610      	mov	r0, r2
 8001ffa:	f7fe fb58 	bl	80006ae <vListInsert>
}
 8001ffe:	e010      	b.n	8002022 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002000:	4b0f      	ldr	r3, [pc, #60]	; (8002040 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b0a      	ldr	r3, [pc, #40]	; (8002030 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	3304      	adds	r3, #4
 800200a:	4619      	mov	r1, r3
 800200c:	4610      	mov	r0, r2
 800200e:	f7fe fb4e 	bl	80006ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002012:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	429a      	cmp	r2, r3
 800201a:	d202      	bcs.n	8002022 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800201c:	4a09      	ldr	r2, [pc, #36]	; (8002044 <prvAddCurrentTaskToDelayedList+0xc8>)
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	6013      	str	r3, [r2, #0]
}
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20004040 	.word	0x20004040
 8002030:	20003f3c 	.word	0x20003f3c
 8002034:	20004044 	.word	0x20004044
 8002038:	20004028 	.word	0x20004028
 800203c:	20003ff8 	.word	0x20003ff8
 8002040:	20003ff4 	.word	0x20003ff4
 8002044:	2000405c 	.word	0x2000405c

08002048 <GPIO_Init>:
#include "GPIO_Init.h"

void GPIO_Init (void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
		RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //   A
 800204c:	4b0f      	ldr	r3, [pc, #60]	; (800208c <GPIO_Init+0x44>)
 800204e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002050:	4a0e      	ldr	r2, [pc, #56]	; (800208c <GPIO_Init+0x44>)
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	6313      	str	r3, [r2, #48]	; 0x30

		GPIOA->MODER &= ~GPIO_MODER_MODER5; //     
 8002058:	4b0d      	ldr	r3, [pc, #52]	; (8002090 <GPIO_Init+0x48>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0c      	ldr	r2, [pc, #48]	; (8002090 <GPIO_Init+0x48>)
 800205e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002062:	6013      	str	r3, [r2, #0]

		GPIOA->MODER |= GPIO_MODER_MODER5_0; //   
 8002064:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <GPIO_Init+0x48>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a09      	ldr	r2, [pc, #36]	; (8002090 <GPIO_Init+0x48>)
 800206a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800206e:	6013      	str	r3, [r2, #0]

		GPIOA->OSPEEDR |= (GPIO_OSPEEDR_OSPEED5_0 | GPIO_OSPEEDR_OSPEED5_1 ); //  very high
 8002070:	4b07      	ldr	r3, [pc, #28]	; (8002090 <GPIO_Init+0x48>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	4a06      	ldr	r2, [pc, #24]	; (8002090 <GPIO_Init+0x48>)
 8002076:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800207a:	6093      	str	r3, [r2, #8]

		GPIOA->BSRR = GPIO_BSRR_BS5; //    
 800207c:	4b04      	ldr	r3, [pc, #16]	; (8002090 <GPIO_Init+0x48>)
 800207e:	2220      	movs	r2, #32
 8002080:	619a      	str	r2, [r3, #24]
}
 8002082:	bf00      	nop
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	40023800 	.word	0x40023800
 8002090:	40020000 	.word	0x40020000

08002094 <TIM2_PWM_Init>:
#include "TIM2_PWM_Init.h"

void TIM2_PWM_Init(void) {
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
		//   TIM1
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002098:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <TIM2_PWM_Init+0xb0>)
 800209a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209c:	4a29      	ldr	r2, [pc, #164]	; (8002144 <TIM2_PWM_Init+0xb0>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	6413      	str	r3, [r2, #64]	; 0x40
		//   PA8     AF1 (TIM2_CH1)
		RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //   A
 80020a4:	4b27      	ldr	r3, [pc, #156]	; (8002144 <TIM2_PWM_Init+0xb0>)
 80020a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a8:	4a26      	ldr	r2, [pc, #152]	; (8002144 <TIM2_PWM_Init+0xb0>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6313      	str	r3, [r2, #48]	; 0x30
		GPIOA->MODER &= ~GPIO_MODER_MODER5; //     
 80020b0:	4b25      	ldr	r3, [pc, #148]	; (8002148 <TIM2_PWM_Init+0xb4>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a24      	ldr	r2, [pc, #144]	; (8002148 <TIM2_PWM_Init+0xb4>)
 80020b6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80020ba:	6013      	str	r3, [r2, #0]
		GPIOA->MODER |= GPIO_MODER_MODER5_1;
 80020bc:	4b22      	ldr	r3, [pc, #136]	; (8002148 <TIM2_PWM_Init+0xb4>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a21      	ldr	r2, [pc, #132]	; (8002148 <TIM2_PWM_Init+0xb4>)
 80020c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020c6:	6013      	str	r3, [r2, #0]
		GPIOA->OSPEEDR |= (GPIO_OSPEEDR_OSPEED5_0 | GPIO_OSPEEDR_OSPEED5_1 ); //  very high
 80020c8:	4b1f      	ldr	r3, [pc, #124]	; (8002148 <TIM2_PWM_Init+0xb4>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	4a1e      	ldr	r2, [pc, #120]	; (8002148 <TIM2_PWM_Init+0xb4>)
 80020ce:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80020d2:	6093      	str	r3, [r2, #8]
		GPIOA->AFR[0] |= GPIO_AFRL_AFSEL5_0; /////////////////////////
 80020d4:	4b1c      	ldr	r3, [pc, #112]	; (8002148 <TIM2_PWM_Init+0xb4>)
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	4a1b      	ldr	r2, [pc, #108]	; (8002148 <TIM2_PWM_Init+0xb4>)
 80020da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020de:	6213      	str	r3, [r2, #32]
		//    TIM2
		TIM2->PSC = 1600-1;
 80020e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020e4:	f240 623f 	movw	r2, #1599	; 0x63f
 80020e8:	629a      	str	r2, [r3, #40]	; 0x28
		//    TIM2
		TIM2->ARR = 100-1;
 80020ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020ee:	2263      	movs	r2, #99	; 0x63
 80020f0:	62da      	str	r2, [r3, #44]	; 0x2c
		//     TIM2
		TIM2->CCR1 = 255-1;
 80020f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020f6:	22fe      	movs	r2, #254	; 0xfe
 80020f8:	635a      	str	r2, [r3, #52]	; 0x34
		//   1  TIM2   PWM
		TIM2->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2; // Output Compare 1 mode 110: PWM mode 1 - In upcounting
 80020fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002104:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002108:	6193      	str	r3, [r2, #24]
		TIM2->CCER |= TIM_CCER_CC1E; // Capture/Compare 1 output enable
 800210a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002114:	f043 0301 	orr.w	r3, r3, #1
 8002118:	6213      	str	r3, [r2, #32]
		//   TIM2
		TIM2->CR1 |= TIM_CR1_CEN;
 800211a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6013      	str	r3, [r2, #0]
		TIM2->BDTR |= TIM_BDTR_MOE;
 800212a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800212e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002130:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002134:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002138:	6453      	str	r3, [r2, #68]	; 0x44
	}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	40023800 	.word	0x40023800
 8002148:	40020000 	.word	0x40020000

0800214c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215a:	2b00      	cmp	r3, #0
 800215c:	db0b      	blt.n	8002176 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800215e:	79fb      	ldrb	r3, [r7, #7]
 8002160:	f003 021f 	and.w	r2, r3, #31
 8002164:	4907      	ldr	r1, [pc, #28]	; (8002184 <__NVIC_EnableIRQ+0x38>)
 8002166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216a:	095b      	lsrs	r3, r3, #5
 800216c:	2001      	movs	r0, #1
 800216e:	fa00 f202 	lsl.w	r2, r0, r2
 8002172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002176:	bf00      	nop
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	e000e100 	.word	0xe000e100

08002188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	6039      	str	r1, [r7, #0]
 8002192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002198:	2b00      	cmp	r3, #0
 800219a:	db0a      	blt.n	80021b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	490c      	ldr	r1, [pc, #48]	; (80021d4 <__NVIC_SetPriority+0x4c>)
 80021a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a6:	0112      	lsls	r2, r2, #4
 80021a8:	b2d2      	uxtb	r2, r2
 80021aa:	440b      	add	r3, r1
 80021ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021b0:	e00a      	b.n	80021c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	4908      	ldr	r1, [pc, #32]	; (80021d8 <__NVIC_SetPriority+0x50>)
 80021b8:	79fb      	ldrb	r3, [r7, #7]
 80021ba:	f003 030f 	and.w	r3, r3, #15
 80021be:	3b04      	subs	r3, #4
 80021c0:	0112      	lsls	r2, r2, #4
 80021c2:	b2d2      	uxtb	r2, r2
 80021c4:	440b      	add	r3, r1
 80021c6:	761a      	strb	r2, [r3, #24]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	e000e100 	.word	0xe000e100
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <USART_Init>:
#include "USART_Init.h"
#include "FreeRTOS.h"

void USART_Init (void){
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
//   A    USART1
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //    A
 80021e0:	4b27      	ldr	r3, [pc, #156]	; (8002280 <USART_Init+0xa4>)
 80021e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e4:	4a26      	ldr	r2, [pc, #152]	; (8002280 <USART_Init+0xa4>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6313      	str	r3, [r2, #48]	; 0x30
  GPIOA->MODER |= GPIO_MODER_MODER5_0; /* set pin to output mode */
 80021ec:	4b25      	ldr	r3, [pc, #148]	; (8002284 <USART_Init+0xa8>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a24      	ldr	r2, [pc, #144]	; (8002284 <USART_Init+0xa8>)
 80021f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021f6:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= GPIO_MODER_MODER9_1; //       PA9 (TX)
 80021f8:	4b22      	ldr	r3, [pc, #136]	; (8002284 <USART_Init+0xa8>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a21      	ldr	r2, [pc, #132]	; (8002284 <USART_Init+0xa8>)
 80021fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002202:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= GPIO_MODER_MODER10_1;
 8002204:	4b1f      	ldr	r3, [pc, #124]	; (8002284 <USART_Init+0xa8>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a1e      	ldr	r2, [pc, #120]	; (8002284 <USART_Init+0xa8>)
 800220a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800220e:	6013      	str	r3, [r2, #0]
  GPIOA->AFR[1] |= (GPIO_AFRH_AFSEL9_2 | GPIO_AFRH_AFSEL9_1 | GPIO_AFRH_AFSEL9_0); //    7 (USART1)   PA9
 8002210:	4b1c      	ldr	r3, [pc, #112]	; (8002284 <USART_Init+0xa8>)
 8002212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002214:	4a1b      	ldr	r2, [pc, #108]	; (8002284 <USART_Init+0xa8>)
 8002216:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800221a:	6253      	str	r3, [r2, #36]	; 0x24
  GPIOA->AFR[1] |= (GPIO_AFRH_AFSEL10_2 | GPIO_AFRH_AFSEL10_1 | GPIO_AFRH_AFSEL10_0); //    7 (USART1)   PA9
 800221c:	4b19      	ldr	r3, [pc, #100]	; (8002284 <USART_Init+0xa8>)
 800221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002220:	4a18      	ldr	r2, [pc, #96]	; (8002284 <USART_Init+0xa8>)
 8002222:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002226:	6253      	str	r3, [r2, #36]	; 0x24
  //  USART1   
  RCC->APB2ENR |= RCC_APB2ENR_USART1EN; //   USART1
 8002228:	4b15      	ldr	r3, [pc, #84]	; (8002280 <USART_Init+0xa4>)
 800222a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222c:	4a14      	ldr	r2, [pc, #80]	; (8002280 <USART_Init+0xa4>)
 800222e:	f043 0310 	orr.w	r3, r3, #16
 8002232:	6453      	str	r3, [r2, #68]	; 0x44
  USART1->BRR = 0x683; //    9600    16 
 8002234:	4b14      	ldr	r3, [pc, #80]	; (8002288 <USART_Init+0xac>)
 8002236:	f240 6283 	movw	r2, #1667	; 0x683
 800223a:	609a      	str	r2, [r3, #8]
  USART1->CR1 |= USART_CR1_TE; //  
 800223c:	4b12      	ldr	r3, [pc, #72]	; (8002288 <USART_Init+0xac>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	4a11      	ldr	r2, [pc, #68]	; (8002288 <USART_Init+0xac>)
 8002242:	f043 0308 	orr.w	r3, r3, #8
 8002246:	60d3      	str	r3, [r2, #12]
  USART1->CR1 |= USART_CR1_RE;
 8002248:	4b0f      	ldr	r3, [pc, #60]	; (8002288 <USART_Init+0xac>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	4a0e      	ldr	r2, [pc, #56]	; (8002288 <USART_Init+0xac>)
 800224e:	f043 0304 	orr.w	r3, r3, #4
 8002252:	60d3      	str	r3, [r2, #12]
  USART1->CR1 |= USART_CR1_RXNEIE;
 8002254:	4b0c      	ldr	r3, [pc, #48]	; (8002288 <USART_Init+0xac>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	4a0b      	ldr	r2, [pc, #44]	; (8002288 <USART_Init+0xac>)
 800225a:	f043 0320 	orr.w	r3, r3, #32
 800225e:	60d3      	str	r3, [r2, #12]
  NVIC_EnableIRQ(USART1_IRQn);
 8002260:	2025      	movs	r0, #37	; 0x25
 8002262:	f7ff ff73 	bl	800214c <__NVIC_EnableIRQ>
  USART1->CR1 |= USART_CR1_UE; //  USART1
 8002266:	4b08      	ldr	r3, [pc, #32]	; (8002288 <USART_Init+0xac>)
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	4a07      	ldr	r2, [pc, #28]	; (8002288 <USART_Init+0xac>)
 800226c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002270:	60d3      	str	r3, [r2, #12]
  NVIC_SetPriority(USART1_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);
 8002272:	2105      	movs	r1, #5
 8002274:	2025      	movs	r0, #37	; 0x25
 8002276:	f7ff ff87 	bl	8002188 <__NVIC_SetPriority>
}
 800227a:	bf00      	nop
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	40023800 	.word	0x40023800
 8002284:	40020000 	.word	0x40020000
 8002288:	40011000 	.word	0x40011000

0800228c <USART_Send>:

void USART_Send(char chr)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	71fb      	strb	r3, [r7, #7]
			while(!(USART1->SR & USART_SR_TC));
 8002296:	bf00      	nop
 8002298:	4b07      	ldr	r3, [pc, #28]	; (80022b8 <USART_Send+0x2c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0f9      	beq.n	8002298 <USART_Send+0xc>
			USART1->DR = chr;
 80022a4:	4a04      	ldr	r2, [pc, #16]	; (80022b8 <USART_Send+0x2c>)
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	6053      	str	r3, [r2, #4]

}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40011000 	.word	0x40011000

080022bc <USART_Send_String>:
			USART1->DR = data;

}

void USART_Send_String(char* str)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
			uint8_t i = 0;
 80022c4:	2300      	movs	r3, #0
 80022c6:	73fb      	strb	r3, [r7, #15]
			while(str[i])
 80022c8:	e009      	b.n	80022de <USART_Send_String+0x22>
	{
			USART_Send(str[i++]);
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
 80022cc:	1c5a      	adds	r2, r3, #1
 80022ce:	73fa      	strb	r2, [r7, #15]
 80022d0:	461a      	mov	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4413      	add	r3, r2
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff ffd7 	bl	800228c <USART_Send>
			while(str[i])
 80022de:	7bfb      	ldrb	r3, [r7, #15]
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	4413      	add	r3, r2
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d1ef      	bne.n	80022ca <USART_Send_String+0xe>
	}
}
 80022ea:	bf00      	nop
 80022ec:	bf00      	nop
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <main>:

uint8_t rxIndex = 0;


int main(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af02      	add	r7, sp, #8

	GPIO_Init();
 80022fa:	f7ff fea5 	bl	8002048 <GPIO_Init>
	USART_Init();
 80022fe:	f7ff ff6d 	bl	80021dc <USART_Init>
	TIM2_PWM_Init();
 8002302:	f7ff fec7 	bl	8002094 <TIM2_PWM_Init>

	xTaskCreate(vTaskLed, "LED", 128, NULL, 1, NULL );
 8002306:	2300      	movs	r3, #0
 8002308:	9301      	str	r3, [sp, #4]
 800230a:	2301      	movs	r3, #1
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	2300      	movs	r3, #0
 8002310:	2280      	movs	r2, #128	; 0x80
 8002312:	4910      	ldr	r1, [pc, #64]	; (8002354 <main+0x60>)
 8002314:	4810      	ldr	r0, [pc, #64]	; (8002358 <main+0x64>)
 8002316:	f7ff f82e 	bl	8001376 <xTaskCreate>
	xTaskCreate(vTaskAT, "AT_Waiting", 128, NULL, 1, NULL );
 800231a:	2300      	movs	r3, #0
 800231c:	9301      	str	r3, [sp, #4]
 800231e:	2301      	movs	r3, #1
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	2300      	movs	r3, #0
 8002324:	2280      	movs	r2, #128	; 0x80
 8002326:	490d      	ldr	r1, [pc, #52]	; (800235c <main+0x68>)
 8002328:	480d      	ldr	r0, [pc, #52]	; (8002360 <main+0x6c>)
 800232a:	f7ff f824 	bl	8001376 <xTaskCreate>
	xCmdQueue = xQueueCreate(CMD_QUEUE_SIZE, sizeof (int));
 800232e:	2200      	movs	r2, #0
 8002330:	2104      	movs	r1, #4
 8002332:	200a      	movs	r0, #10
 8002334:	f7fe fcd8 	bl	8000ce8 <xQueueGenericCreate>
 8002338:	4603      	mov	r3, r0
 800233a:	4a0a      	ldr	r2, [pc, #40]	; (8002364 <main+0x70>)
 800233c:	6013      	str	r3, [r2, #0]
	xLedQueue = xQueueCreate(LED_QUEUE_SIZE, sizeof (int));
 800233e:	2200      	movs	r2, #0
 8002340:	2104      	movs	r1, #4
 8002342:	200a      	movs	r0, #10
 8002344:	f7fe fcd0 	bl	8000ce8 <xQueueGenericCreate>
 8002348:	4603      	mov	r3, r0
 800234a:	4a07      	ldr	r2, [pc, #28]	; (8002368 <main+0x74>)
 800234c:	6013      	str	r3, [r2, #0]

	vTaskStartScheduler();
 800234e:	f7ff f95f 	bl	8001610 <vTaskStartScheduler>

	while(1)
 8002352:	e7fe      	b.n	8002352 <main+0x5e>
 8002354:	08002664 	.word	0x08002664
 8002358:	0800236d 	.word	0x0800236d
 800235c:	08002668 	.word	0x08002668
 8002360:	08002379 	.word	0x08002379
 8002364:	20004068 	.word	0x20004068
 8002368:	2000406c 	.word	0x2000406c

0800236c <vTaskLed>:
}

//---------------------------------------------------------------

void vTaskLed (void *argument)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
	while(1)
 8002374:	e7fe      	b.n	8002374 <vTaskLed+0x8>
	...

08002378 <vTaskAT>:
	}
}


void vTaskAT (void *argument)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
	char cmdBuffer[CMD_QUEUE_SIZE];
	while(1)
	{
		if(uxQueueMessagesWaiting(xCmdQueue) != 0)   // Check queue
 8002380:	4b0a      	ldr	r3, [pc, #40]	; (80023ac <vTaskAT+0x34>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f7fe fe83 	bl	8001090 <uxQueueMessagesWaiting>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0f7      	beq.n	8002380 <vTaskAT+0x8>
		{
		xQueueReceive(xCmdQueue, cmdBuffer, 0);
 8002390:	4b06      	ldr	r3, [pc, #24]	; (80023ac <vTaskAT+0x34>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f107 010c 	add.w	r1, r7, #12
 8002398:	2200      	movs	r2, #0
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe fd98 	bl	8000ed0 <xQueueReceive>
		USART_Send_String(cmdBuffer);
 80023a0:	f107 030c 	add.w	r3, r7, #12
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff ff89 	bl	80022bc <USART_Send_String>
		if(uxQueueMessagesWaiting(xCmdQueue) != 0)   // Check queue
 80023aa:	e7e9      	b.n	8002380 <vTaskAT+0x8>
 80023ac:	20004068 	.word	0x20004068

080023b0 <USART1_IRQHandler>:

 }
}

	void USART1_IRQHandler(void)
	{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]
		char rxBuffer[CMD_QUEUE_SIZE];

		    /* We have not woken a task at the start of the ISR. */

			if((USART1->SR & USART_SR_RXNE) && (USART1->CR1 & USART_CR1_RXNEIE))
 80023ba:	4b14      	ldr	r3, [pc, #80]	; (800240c <USART1_IRQHandler+0x5c>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0320 	and.w	r3, r3, #32
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d01e      	beq.n	8002404 <USART1_IRQHandler+0x54>
 80023c6:	4b11      	ldr	r3, [pc, #68]	; (800240c <USART1_IRQHandler+0x5c>)
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	f003 0320 	and.w	r3, r3, #32
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d018      	beq.n	8002404 <USART1_IRQHandler+0x54>
			{
				USART1->SR &= ~USART_SR_RXNE;
 80023d2:	4b0e      	ldr	r3, [pc, #56]	; (800240c <USART1_IRQHandler+0x5c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a0d      	ldr	r2, [pc, #52]	; (800240c <USART1_IRQHandler+0x5c>)
 80023d8:	f023 0320 	bic.w	r3, r3, #32
 80023dc:	6013      	str	r3, [r2, #0]

				xQueueSendFromISR(xCmdQueue,&USART1->DR,&xHigherPriorityTaskWoken);
 80023de:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <USART1_IRQHandler+0x60>)
 80023e0:	6818      	ldr	r0, [r3, #0]
 80023e2:	f107 020c 	add.w	r2, r7, #12
 80023e6:	2300      	movs	r3, #0
 80023e8:	490a      	ldr	r1, [pc, #40]	; (8002414 <USART1_IRQHandler+0x64>)
 80023ea:	f7fe fcd6 	bl	8000d9a <xQueueGenericSendFromISR>

				portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d007      	beq.n	8002404 <USART1_IRQHandler+0x54>
 80023f4:	4b08      	ldr	r3, [pc, #32]	; (8002418 <USART1_IRQHandler+0x68>)
 80023f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	f3bf 8f4f 	dsb	sy
 8002400:	f3bf 8f6f 	isb	sy


			}
	}
 8002404:	bf00      	nop
 8002406:	3710      	adds	r7, #16
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40011000 	.word	0x40011000
 8002410:	20004068 	.word	0x20004068
 8002414:	40011004 	.word	0x40011004
 8002418:	e000ed04 	.word	0xe000ed04

0800241c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800241c:	480d      	ldr	r0, [pc, #52]	; (8002454 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800241e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002420:	f7fd fede 	bl	80001e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002424:	480c      	ldr	r0, [pc, #48]	; (8002458 <LoopForever+0x6>)
  ldr r1, =_edata
 8002426:	490d      	ldr	r1, [pc, #52]	; (800245c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002428:	4a0d      	ldr	r2, [pc, #52]	; (8002460 <LoopForever+0xe>)
  movs r3, #0
 800242a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800242c:	e002      	b.n	8002434 <LoopCopyDataInit>

0800242e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800242e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002432:	3304      	adds	r3, #4

08002434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002438:	d3f9      	bcc.n	800242e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800243a:	4a0a      	ldr	r2, [pc, #40]	; (8002464 <LoopForever+0x12>)
  ldr r4, =_ebss
 800243c:	4c0a      	ldr	r4, [pc, #40]	; (8002468 <LoopForever+0x16>)
  movs r3, #0
 800243e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002440:	e001      	b.n	8002446 <LoopFillZerobss>

08002442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002444:	3204      	adds	r2, #4

08002446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002448:	d3fb      	bcc.n	8002442 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800244a:	f000 f86f 	bl	800252c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800244e:	f7ff ff51 	bl	80022f4 <main>

08002452 <LoopForever>:

LoopForever:
  b LoopForever
 8002452:	e7fe      	b.n	8002452 <LoopForever>
  ldr   r0, =_estack
 8002454:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800245c:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8002460:	0800267c 	.word	0x0800267c
  ldr r2, =_sbss
 8002464:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8002468:	200041b0 	.word	0x200041b0

0800246c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800246c:	e7fe      	b.n	800246c <ADC_IRQHandler>

0800246e <memset>:
 800246e:	4402      	add	r2, r0
 8002470:	4603      	mov	r3, r0
 8002472:	4293      	cmp	r3, r2
 8002474:	d100      	bne.n	8002478 <memset+0xa>
 8002476:	4770      	bx	lr
 8002478:	f803 1b01 	strb.w	r1, [r3], #1
 800247c:	e7f9      	b.n	8002472 <memset+0x4>
	...

08002480 <_reclaim_reent>:
 8002480:	4b29      	ldr	r3, [pc, #164]	; (8002528 <_reclaim_reent+0xa8>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4283      	cmp	r3, r0
 8002486:	b570      	push	{r4, r5, r6, lr}
 8002488:	4604      	mov	r4, r0
 800248a:	d04b      	beq.n	8002524 <_reclaim_reent+0xa4>
 800248c:	69c3      	ldr	r3, [r0, #28]
 800248e:	b143      	cbz	r3, 80024a2 <_reclaim_reent+0x22>
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d144      	bne.n	8002520 <_reclaim_reent+0xa0>
 8002496:	69e3      	ldr	r3, [r4, #28]
 8002498:	6819      	ldr	r1, [r3, #0]
 800249a:	b111      	cbz	r1, 80024a2 <_reclaim_reent+0x22>
 800249c:	4620      	mov	r0, r4
 800249e:	f000 f879 	bl	8002594 <_free_r>
 80024a2:	6961      	ldr	r1, [r4, #20]
 80024a4:	b111      	cbz	r1, 80024ac <_reclaim_reent+0x2c>
 80024a6:	4620      	mov	r0, r4
 80024a8:	f000 f874 	bl	8002594 <_free_r>
 80024ac:	69e1      	ldr	r1, [r4, #28]
 80024ae:	b111      	cbz	r1, 80024b6 <_reclaim_reent+0x36>
 80024b0:	4620      	mov	r0, r4
 80024b2:	f000 f86f 	bl	8002594 <_free_r>
 80024b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80024b8:	b111      	cbz	r1, 80024c0 <_reclaim_reent+0x40>
 80024ba:	4620      	mov	r0, r4
 80024bc:	f000 f86a 	bl	8002594 <_free_r>
 80024c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80024c2:	b111      	cbz	r1, 80024ca <_reclaim_reent+0x4a>
 80024c4:	4620      	mov	r0, r4
 80024c6:	f000 f865 	bl	8002594 <_free_r>
 80024ca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80024cc:	b111      	cbz	r1, 80024d4 <_reclaim_reent+0x54>
 80024ce:	4620      	mov	r0, r4
 80024d0:	f000 f860 	bl	8002594 <_free_r>
 80024d4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80024d6:	b111      	cbz	r1, 80024de <_reclaim_reent+0x5e>
 80024d8:	4620      	mov	r0, r4
 80024da:	f000 f85b 	bl	8002594 <_free_r>
 80024de:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80024e0:	b111      	cbz	r1, 80024e8 <_reclaim_reent+0x68>
 80024e2:	4620      	mov	r0, r4
 80024e4:	f000 f856 	bl	8002594 <_free_r>
 80024e8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80024ea:	b111      	cbz	r1, 80024f2 <_reclaim_reent+0x72>
 80024ec:	4620      	mov	r0, r4
 80024ee:	f000 f851 	bl	8002594 <_free_r>
 80024f2:	6a23      	ldr	r3, [r4, #32]
 80024f4:	b1b3      	cbz	r3, 8002524 <_reclaim_reent+0xa4>
 80024f6:	4620      	mov	r0, r4
 80024f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80024fc:	4718      	bx	r3
 80024fe:	5949      	ldr	r1, [r1, r5]
 8002500:	b941      	cbnz	r1, 8002514 <_reclaim_reent+0x94>
 8002502:	3504      	adds	r5, #4
 8002504:	69e3      	ldr	r3, [r4, #28]
 8002506:	2d80      	cmp	r5, #128	; 0x80
 8002508:	68d9      	ldr	r1, [r3, #12]
 800250a:	d1f8      	bne.n	80024fe <_reclaim_reent+0x7e>
 800250c:	4620      	mov	r0, r4
 800250e:	f000 f841 	bl	8002594 <_free_r>
 8002512:	e7c0      	b.n	8002496 <_reclaim_reent+0x16>
 8002514:	680e      	ldr	r6, [r1, #0]
 8002516:	4620      	mov	r0, r4
 8002518:	f000 f83c 	bl	8002594 <_free_r>
 800251c:	4631      	mov	r1, r6
 800251e:	e7ef      	b.n	8002500 <_reclaim_reent+0x80>
 8002520:	2500      	movs	r5, #0
 8002522:	e7ef      	b.n	8002504 <_reclaim_reent+0x84>
 8002524:	bd70      	pop	{r4, r5, r6, pc}
 8002526:	bf00      	nop
 8002528:	20000054 	.word	0x20000054

0800252c <__libc_init_array>:
 800252c:	b570      	push	{r4, r5, r6, lr}
 800252e:	4d0d      	ldr	r5, [pc, #52]	; (8002564 <__libc_init_array+0x38>)
 8002530:	4c0d      	ldr	r4, [pc, #52]	; (8002568 <__libc_init_array+0x3c>)
 8002532:	1b64      	subs	r4, r4, r5
 8002534:	10a4      	asrs	r4, r4, #2
 8002536:	2600      	movs	r6, #0
 8002538:	42a6      	cmp	r6, r4
 800253a:	d109      	bne.n	8002550 <__libc_init_array+0x24>
 800253c:	4d0b      	ldr	r5, [pc, #44]	; (800256c <__libc_init_array+0x40>)
 800253e:	4c0c      	ldr	r4, [pc, #48]	; (8002570 <__libc_init_array+0x44>)
 8002540:	f000 f880 	bl	8002644 <_init>
 8002544:	1b64      	subs	r4, r4, r5
 8002546:	10a4      	asrs	r4, r4, #2
 8002548:	2600      	movs	r6, #0
 800254a:	42a6      	cmp	r6, r4
 800254c:	d105      	bne.n	800255a <__libc_init_array+0x2e>
 800254e:	bd70      	pop	{r4, r5, r6, pc}
 8002550:	f855 3b04 	ldr.w	r3, [r5], #4
 8002554:	4798      	blx	r3
 8002556:	3601      	adds	r6, #1
 8002558:	e7ee      	b.n	8002538 <__libc_init_array+0xc>
 800255a:	f855 3b04 	ldr.w	r3, [r5], #4
 800255e:	4798      	blx	r3
 8002560:	3601      	adds	r6, #1
 8002562:	e7f2      	b.n	800254a <__libc_init_array+0x1e>
 8002564:	08002674 	.word	0x08002674
 8002568:	08002674 	.word	0x08002674
 800256c:	08002674 	.word	0x08002674
 8002570:	08002678 	.word	0x08002678

08002574 <__retarget_lock_acquire_recursive>:
 8002574:	4770      	bx	lr

08002576 <__retarget_lock_release_recursive>:
 8002576:	4770      	bx	lr

08002578 <memcpy>:
 8002578:	440a      	add	r2, r1
 800257a:	4291      	cmp	r1, r2
 800257c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002580:	d100      	bne.n	8002584 <memcpy+0xc>
 8002582:	4770      	bx	lr
 8002584:	b510      	push	{r4, lr}
 8002586:	f811 4b01 	ldrb.w	r4, [r1], #1
 800258a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800258e:	4291      	cmp	r1, r2
 8002590:	d1f9      	bne.n	8002586 <memcpy+0xe>
 8002592:	bd10      	pop	{r4, pc}

08002594 <_free_r>:
 8002594:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002596:	2900      	cmp	r1, #0
 8002598:	d044      	beq.n	8002624 <_free_r+0x90>
 800259a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800259e:	9001      	str	r0, [sp, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f1a1 0404 	sub.w	r4, r1, #4
 80025a6:	bfb8      	it	lt
 80025a8:	18e4      	addlt	r4, r4, r3
 80025aa:	f000 f83f 	bl	800262c <__malloc_lock>
 80025ae:	4a1e      	ldr	r2, [pc, #120]	; (8002628 <_free_r+0x94>)
 80025b0:	9801      	ldr	r0, [sp, #4]
 80025b2:	6813      	ldr	r3, [r2, #0]
 80025b4:	b933      	cbnz	r3, 80025c4 <_free_r+0x30>
 80025b6:	6063      	str	r3, [r4, #4]
 80025b8:	6014      	str	r4, [r2, #0]
 80025ba:	b003      	add	sp, #12
 80025bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80025c0:	f000 b83a 	b.w	8002638 <__malloc_unlock>
 80025c4:	42a3      	cmp	r3, r4
 80025c6:	d908      	bls.n	80025da <_free_r+0x46>
 80025c8:	6825      	ldr	r5, [r4, #0]
 80025ca:	1961      	adds	r1, r4, r5
 80025cc:	428b      	cmp	r3, r1
 80025ce:	bf01      	itttt	eq
 80025d0:	6819      	ldreq	r1, [r3, #0]
 80025d2:	685b      	ldreq	r3, [r3, #4]
 80025d4:	1949      	addeq	r1, r1, r5
 80025d6:	6021      	streq	r1, [r4, #0]
 80025d8:	e7ed      	b.n	80025b6 <_free_r+0x22>
 80025da:	461a      	mov	r2, r3
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	b10b      	cbz	r3, 80025e4 <_free_r+0x50>
 80025e0:	42a3      	cmp	r3, r4
 80025e2:	d9fa      	bls.n	80025da <_free_r+0x46>
 80025e4:	6811      	ldr	r1, [r2, #0]
 80025e6:	1855      	adds	r5, r2, r1
 80025e8:	42a5      	cmp	r5, r4
 80025ea:	d10b      	bne.n	8002604 <_free_r+0x70>
 80025ec:	6824      	ldr	r4, [r4, #0]
 80025ee:	4421      	add	r1, r4
 80025f0:	1854      	adds	r4, r2, r1
 80025f2:	42a3      	cmp	r3, r4
 80025f4:	6011      	str	r1, [r2, #0]
 80025f6:	d1e0      	bne.n	80025ba <_free_r+0x26>
 80025f8:	681c      	ldr	r4, [r3, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	6053      	str	r3, [r2, #4]
 80025fe:	440c      	add	r4, r1
 8002600:	6014      	str	r4, [r2, #0]
 8002602:	e7da      	b.n	80025ba <_free_r+0x26>
 8002604:	d902      	bls.n	800260c <_free_r+0x78>
 8002606:	230c      	movs	r3, #12
 8002608:	6003      	str	r3, [r0, #0]
 800260a:	e7d6      	b.n	80025ba <_free_r+0x26>
 800260c:	6825      	ldr	r5, [r4, #0]
 800260e:	1961      	adds	r1, r4, r5
 8002610:	428b      	cmp	r3, r1
 8002612:	bf04      	itt	eq
 8002614:	6819      	ldreq	r1, [r3, #0]
 8002616:	685b      	ldreq	r3, [r3, #4]
 8002618:	6063      	str	r3, [r4, #4]
 800261a:	bf04      	itt	eq
 800261c:	1949      	addeq	r1, r1, r5
 800261e:	6021      	streq	r1, [r4, #0]
 8002620:	6054      	str	r4, [r2, #4]
 8002622:	e7ca      	b.n	80025ba <_free_r+0x26>
 8002624:	b003      	add	sp, #12
 8002626:	bd30      	pop	{r4, r5, pc}
 8002628:	200041ac 	.word	0x200041ac

0800262c <__malloc_lock>:
 800262c:	4801      	ldr	r0, [pc, #4]	; (8002634 <__malloc_lock+0x8>)
 800262e:	f7ff bfa1 	b.w	8002574 <__retarget_lock_acquire_recursive>
 8002632:	bf00      	nop
 8002634:	200041a8 	.word	0x200041a8

08002638 <__malloc_unlock>:
 8002638:	4801      	ldr	r0, [pc, #4]	; (8002640 <__malloc_unlock+0x8>)
 800263a:	f7ff bf9c 	b.w	8002576 <__retarget_lock_release_recursive>
 800263e:	bf00      	nop
 8002640:	200041a8 	.word	0x200041a8

08002644 <_init>:
 8002644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002646:	bf00      	nop
 8002648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800264a:	bc08      	pop	{r3}
 800264c:	469e      	mov	lr, r3
 800264e:	4770      	bx	lr

08002650 <_fini>:
 8002650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002652:	bf00      	nop
 8002654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002656:	bc08      	pop	{r3}
 8002658:	469e      	mov	lr, r3
 800265a:	4770      	bx	lr
