;buildInfoPackage: chisel3, version: 3.1-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2018-04-15 16:38:39.810, builtAtMillis: 1523810319810
circuit FFTSmall :
  module Queue :
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr_block : UInt<26>, client_xact_id : UInt<2>, addr_beat : UInt<2>, is_builtin_type : UInt<1>, a_type : UInt<3>, union : UInt<11>, data : UInt<64>}}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr_block : UInt<26>, client_xact_id : UInt<2>, addr_beat : UInt<2>, is_builtin_type : UInt<1>, a_type : UInt<3>, union : UInt<11>, data : UInt<64>}}, count : UInt<2>}

    io is invalid
    io is invalid
    cmem ram : {addr_block : UInt<26>, client_xact_id : UInt<2>, addr_beat : UInt<2>, is_builtin_type : UInt<1>, a_type : UInt<3>, union : UInt<11>, data : UInt<64>}[2] @[Decoupled.scala 182:24]
    reg value : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Counter.scala 17:33]
    reg value_1 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Counter.scala 17:33]
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 185:35]
    node _T_200 = eq(value, value_1) @[Decoupled.scala 187:41]
    node _T_202 = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 188:36]
    node _T_203 = and(_T_200, _T_202) @[Decoupled.scala 188:33]
    node _T_204 = and(_T_200, maybe_full) @[Decoupled.scala 189:32]
    node _T_205 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 30:37]
    wire do_enq : UInt<1>
    do_enq is invalid
    do_enq <= _T_205
    node _T_207 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 30:37]
    wire do_deq : UInt<1>
    do_deq is invalid
    do_deq <= _T_207
    when do_enq : @[Decoupled.scala 193:17]
      infer mport _T_209 = ram[value], clock
      _T_209 <- io.enq.bits @[Decoupled.scala 194:24]
      node wrap = eq(value, UInt<1>("h01")) @[Counter.scala 25:24]
      node _T_236 = add(value, UInt<1>("h01")) @[Counter.scala 26:22]
      node _T_237 = tail(_T_236, 1) @[Counter.scala 26:22]
      value <= _T_237 @[Counter.scala 26:13]
      skip @[Decoupled.scala 193:17]
    when do_deq : @[Decoupled.scala 197:17]
      node wrap_1 = eq(value_1, UInt<1>("h01")) @[Counter.scala 25:24]
      node _T_240 = add(value_1, UInt<1>("h01")) @[Counter.scala 26:22]
      node _T_241 = tail(_T_240, 1) @[Counter.scala 26:22]
      value_1 <= _T_241 @[Counter.scala 26:13]
      skip @[Decoupled.scala 197:17]
    node _T_242 = neq(do_enq, do_deq) @[Decoupled.scala 200:16]
    when _T_242 : @[Decoupled.scala 200:27]
      maybe_full <= do_enq @[Decoupled.scala 201:16]
      skip @[Decoupled.scala 200:27]
    node _T_244 = eq(_T_203, UInt<1>("h00")) @[Decoupled.scala 204:19]
    io.deq.valid <= _T_244 @[Decoupled.scala 204:16]
    node _T_246 = eq(_T_204, UInt<1>("h00")) @[Decoupled.scala 205:19]
    io.enq.ready <= _T_246 @[Decoupled.scala 205:16]
    infer mport _T_247 = ram[value_1], clock
    io.deq.bits <- _T_247 @[Decoupled.scala 206:15]
    node _T_272 = sub(value, value_1) @[Decoupled.scala 221:40]
    node _T_273 = asUInt(_T_272) @[Decoupled.scala 221:40]
    node _T_274 = tail(_T_273, 1) @[Decoupled.scala 221:40]
    node _T_275 = and(maybe_full, _T_200) @[Decoupled.scala 223:32]
    node _T_276 = cat(_T_275, _T_274) @[Cat.scala 30:58]
    io.count <= _T_276 @[Decoupled.scala 223:14]

  module SCRFile :
    input clock : Clock
    input reset : UInt<1>
    output io : {flip tl : {acquire : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr_block : UInt<26>, client_xact_id : UInt<2>, addr_beat : UInt<2>, is_builtin_type : UInt<1>, a_type : UInt<3>, union : UInt<11>, data : UInt<64>}}, flip grant : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr_beat : UInt<2>, client_xact_id : UInt<2>, manager_xact_id : UInt<1>, is_builtin_type : UInt<1>, g_type : UInt<4>, data : UInt<64>}}}, control : UInt<64>[2], flip status : UInt<64>[2]}

    io is invalid
    io is invalid
    reg ctrl_reg_0 : UInt<64>, clock @[SCR.scala 38:51]
    reg ctrl_reg_1 : UInt<64>, clock with : (reset => (reset, UInt<1>("h00"))) @[SCR.scala 38:51]
    wire all_reg : UInt<64>[4] @[SCR.scala 39:20]
    all_reg is invalid @[SCR.scala 39:20]
    all_reg[0] <= ctrl_reg_0 @[SCR.scala 39:20]
    all_reg[1] <= ctrl_reg_1 @[SCR.scala 39:20]
    all_reg[2] <= io.status[0] @[SCR.scala 39:20]
    all_reg[3] <= io.status[1] @[SCR.scala 39:20]
    inst acq of Queue @[Decoupled.scala 253:19]
    acq.io is invalid
    acq.clock <= clock
    acq.reset <= reset
    acq.io.enq.valid <= io.tl.acquire.valid @[Decoupled.scala 254:20]
    acq.io.enq.bits <- io.tl.acquire.bits @[Decoupled.scala 255:19]
    io.tl.acquire.ready <= acq.io.enq.ready @[Decoupled.scala 256:15]
    node addr = cat(acq.io.deq.bits.addr_block, acq.io.deq.bits.addr_beat) @[Cat.scala 30:58]
    node index = bits(addr, 2, 0) @[SCR.scala 43:19]
    wire _T_533 : UInt<3>[3] @[Definitions.scala 354:26]
    _T_533 is invalid @[Definitions.scala 354:26]
    _T_533[0] <= UInt<2>("h02") @[Definitions.scala 354:26]
    _T_533[1] <= UInt<2>("h03") @[Definitions.scala 354:26]
    _T_533[2] <= UInt<3>("h04") @[Definitions.scala 354:26]
    node _T_539 = eq(acq.io.deq.bits.a_type, _T_533[0]) @[Package.scala 5:47]
    node _T_540 = eq(acq.io.deq.bits.a_type, _T_533[1]) @[Package.scala 5:47]
    node _T_541 = eq(acq.io.deq.bits.a_type, _T_533[2]) @[Package.scala 5:47]
    node _T_542 = or(_T_539, _T_540) @[Package.scala 5:62]
    node _T_543 = or(_T_542, _T_541) @[Package.scala 5:62]
    node _T_544 = and(acq.io.deq.bits.is_builtin_type, _T_543) @[Definitions.scala 228:55]
    node wen = and(acq.io.deq.valid, _T_544) @[SCR.scala 44:23]
    node _T_546 = eq(index, UInt<1>("h00")) @[SCR.scala 48:24]
    node _T_547 = and(wen, _T_546) @[SCR.scala 48:15]
    when _T_547 : @[SCR.scala 48:33]
      ctrl_reg_0 <= acq.io.deq.bits.data @[SCR.scala 48:47]
      skip @[SCR.scala 48:33]
    node _T_549 = eq(index, UInt<1>("h01")) @[SCR.scala 48:24]
    node _T_550 = and(wen, _T_549) @[SCR.scala 48:15]
    when _T_550 : @[SCR.scala 48:33]
      ctrl_reg_1 <= acq.io.deq.bits.data @[SCR.scala 48:47]
      skip @[SCR.scala 48:33]
    acq.io.deq.ready <= io.tl.grant.ready @[SCR.scala 50:13]
    io.tl.grant.valid <= acq.io.deq.valid @[SCR.scala 51:21]
    node _T_567 = eq(UInt<3>("h06"), acq.io.deq.bits.a_type) @[Mux.scala 46:19]
    node _T_568 = mux(_T_567, UInt<1>("h01"), UInt<2>("h03")) @[Mux.scala 46:16]
    node _T_569 = eq(UInt<3>("h05"), acq.io.deq.bits.a_type) @[Mux.scala 46:19]
    node _T_570 = mux(_T_569, UInt<1>("h01"), _T_568) @[Mux.scala 46:16]
    node _T_571 = eq(UInt<3>("h04"), acq.io.deq.bits.a_type) @[Mux.scala 46:19]
    node _T_572 = mux(_T_571, UInt<3>("h04"), _T_570) @[Mux.scala 46:16]
    node _T_573 = eq(UInt<2>("h03"), acq.io.deq.bits.a_type) @[Mux.scala 46:19]
    node _T_574 = mux(_T_573, UInt<2>("h03"), _T_572) @[Mux.scala 46:16]
    node _T_575 = eq(UInt<2>("h02"), acq.io.deq.bits.a_type) @[Mux.scala 46:19]
    node _T_576 = mux(_T_575, UInt<2>("h03"), _T_574) @[Mux.scala 46:16]
    node _T_577 = eq(UInt<1>("h01"), acq.io.deq.bits.a_type) @[Mux.scala 46:19]
    node _T_578 = mux(_T_577, UInt<3>("h05"), _T_576) @[Mux.scala 46:16]
    node _T_579 = eq(UInt<1>("h00"), acq.io.deq.bits.a_type) @[Mux.scala 46:19]
    node _T_580 = mux(_T_579, UInt<3>("h04"), _T_578) @[Mux.scala 46:16]
    node _T_583 = bits(index, 1, 0)
    wire _T_608 : {addr_beat : UInt<2>, client_xact_id : UInt<2>, manager_xact_id : UInt<1>, is_builtin_type : UInt<1>, g_type : UInt<4>, data : UInt<64>} @[Definitions.scala 863:19]
    _T_608 is invalid @[Definitions.scala 863:19]
    _T_608.is_builtin_type <= UInt<1>("h01") @[Definitions.scala 864:25]
    _T_608.g_type <= _T_580 @[Definitions.scala 865:16]
    _T_608.client_xact_id <= acq.io.deq.bits.client_xact_id @[Definitions.scala 866:24]
    _T_608.manager_xact_id <= UInt<1>("h00") @[Definitions.scala 867:25]
    _T_608.addr_beat <= acq.io.deq.bits.addr_beat @[Definitions.scala 868:19]
    _T_608.data <= all_reg[_T_583] @[Definitions.scala 869:14]
    io.tl.grant.bits.data <= _T_608.data @[SCR.scala 52:20]
    io.tl.grant.bits.g_type <= _T_608.g_type @[SCR.scala 52:20]
    io.tl.grant.bits.is_builtin_type <= _T_608.is_builtin_type @[SCR.scala 52:20]
    io.tl.grant.bits.manager_xact_id <= _T_608.manager_xact_id @[SCR.scala 52:20]
    io.tl.grant.bits.client_xact_id <= _T_608.client_xact_id @[SCR.scala 52:20]
    io.tl.grant.bits.addr_beat <= _T_608.addr_beat @[SCR.scala 52:20]
    io.control[0] <= ctrl_reg_0 @[SCR.scala 60:14]
    io.control[1] <= ctrl_reg_1 @[SCR.scala 60:14]

  module IdMapper :
    input clock : Clock
    input reset : UInt<1>
    output io : {req : {flip valid : UInt<1>, ready : UInt<1>, flip in_id : UInt<1>, out_id : UInt<2>}, resp : {flip valid : UInt<1>, matches : UInt<1>, flip out_id : UInt<2>, in_id : UInt<1>}}

    io is invalid
    io is invalid
    wire _T_24 : UInt<1>[2] @[Nasti.scala 42:53]
    _T_24 is invalid @[Nasti.scala 42:53]
    _T_24[0] <= UInt<1>("h01") @[Nasti.scala 42:53]
    _T_24[1] <= UInt<1>("h01") @[Nasti.scala 42:53]
    reg _T_37 : UInt<1>[2], clock with : (reset => (reset, _T_24)) @[Nasti.scala 42:26]
    wire _T_52 : UInt<1>[2] @[Nasti.scala 43:51]
    _T_52 is invalid @[Nasti.scala 43:51]
    _T_52[0] <= UInt<1>("h01") @[Nasti.scala 43:51]
    _T_52[1] <= UInt<1>("h01") @[Nasti.scala 43:51]
    reg _T_65 : UInt<1>[2], clock with : (reset => (reset, _T_52)) @[Nasti.scala 43:25]
    node _T_78 = mux(_T_37[0], UInt<1>("h00"), UInt<1>("h01")) @[Mux.scala 31:69]
    reg _T_82 : UInt<1>[2], clock @[Nasti.scala 45:25]
    node _T_87 = and(io.req.valid, io.req.ready) @[Nasti.scala 47:33]
    when _T_87 : @[Nasti.scala 48:21]
      node _T_91 = bits(io.req.out_id, 0, 0)
      _T_37[_T_91] <= UInt<1>("h00") @[Nasti.scala 49:34]
      _T_65[io.req.in_id] <= UInt<1>("h00") @[Nasti.scala 50:32]
      node _T_98 = bits(io.req.out_id, 0, 0)
      _T_82[_T_98] <= io.req.in_id @[Nasti.scala 51:33]
      skip @[Nasti.scala 48:21]
    when io.resp.valid : @[Nasti.scala 53:26]
      node _T_102 = bits(io.resp.out_id, 0, 0)
      _T_37[_T_102] <= UInt<1>("h01") @[Nasti.scala 54:35]
      _T_65[io.resp.in_id] <= UInt<1>("h01") @[Nasti.scala 55:33]
      skip @[Nasti.scala 53:26]
    node _T_108 = or(_T_37[0], _T_37[1]) @[Nasti.scala 58:42]
    node _T_112 = and(_T_108, _T_65[io.req.in_id]) @[Nasti.scala 58:48]
    io.req.ready <= _T_112 @[Nasti.scala 58:18]
    io.req.out_id <= _T_78 @[Nasti.scala 59:19]
    node _T_114 = bits(io.resp.out_id, 0, 0)
    io.resp.in_id <= _T_82[_T_114] @[Nasti.scala 61:19]
    node _T_118 = bits(io.resp.out_id, 0, 0)
    node _T_120 = eq(_T_37[_T_118], UInt<1>("h00")) @[Nasti.scala 62:24]
    io.resp.matches <= _T_120 @[Nasti.scala 62:21]

  module IdMapper_1 :
    input clock : Clock
    input reset : UInt<1>
    output io : {req : {flip valid : UInt<1>, ready : UInt<1>, flip in_id : UInt<1>, out_id : UInt<2>}, resp : {flip valid : UInt<1>, matches : UInt<1>, flip out_id : UInt<2>, in_id : UInt<1>}}

    io is invalid
    io is invalid
    wire _T_24 : UInt<1>[2] @[Nasti.scala 42:53]
    _T_24 is invalid @[Nasti.scala 42:53]
    _T_24[0] <= UInt<1>("h01") @[Nasti.scala 42:53]
    _T_24[1] <= UInt<1>("h01") @[Nasti.scala 42:53]
    reg _T_37 : UInt<1>[2], clock with : (reset => (reset, _T_24)) @[Nasti.scala 42:26]
    wire _T_52 : UInt<1>[2] @[Nasti.scala 43:51]
    _T_52 is invalid @[Nasti.scala 43:51]
    _T_52[0] <= UInt<1>("h01") @[Nasti.scala 43:51]
    _T_52[1] <= UInt<1>("h01") @[Nasti.scala 43:51]
    reg _T_65 : UInt<1>[2], clock with : (reset => (reset, _T_52)) @[Nasti.scala 43:25]
    node _T_78 = mux(_T_37[0], UInt<1>("h00"), UInt<1>("h01")) @[Mux.scala 31:69]
    reg _T_82 : UInt<1>[2], clock @[Nasti.scala 45:25]
    node _T_87 = and(io.req.valid, io.req.ready) @[Nasti.scala 47:33]
    when _T_87 : @[Nasti.scala 48:21]
      node _T_91 = bits(io.req.out_id, 0, 0)
      _T_37[_T_91] <= UInt<1>("h00") @[Nasti.scala 49:34]
      _T_65[io.req.in_id] <= UInt<1>("h00") @[Nasti.scala 50:32]
      node _T_98 = bits(io.req.out_id, 0, 0)
      _T_82[_T_98] <= io.req.in_id @[Nasti.scala 51:33]
      skip @[Nasti.scala 48:21]
    when io.resp.valid : @[Nasti.scala 53:26]
      node _T_102 = bits(io.resp.out_id, 0, 0)
      _T_37[_T_102] <= UInt<1>("h01") @[Nasti.scala 54:35]
      _T_65[io.resp.in_id] <= UInt<1>("h01") @[Nasti.scala 55:33]
      skip @[Nasti.scala 53:26]
    node _T_108 = or(_T_37[0], _T_37[1]) @[Nasti.scala 58:42]
    node _T_112 = and(_T_108, _T_65[io.req.in_id]) @[Nasti.scala 58:48]
    io.req.ready <= _T_112 @[Nasti.scala 58:18]
    io.req.out_id <= _T_78 @[Nasti.scala 59:19]
    node _T_114 = bits(io.resp.out_id, 0, 0)
    io.resp.in_id <= _T_82[_T_114] @[Nasti.scala 61:19]
    node _T_118 = bits(io.resp.out_id, 0, 0)
    node _T_120 = eq(_T_37[_T_118], UInt<1>("h00")) @[Nasti.scala 62:24]
    io.resp.matches <= _T_120 @[Nasti.scala 62:21]

  module TileLinkIONastiIOConverter :
    input clock : Clock
    input reset : UInt<1>
    output io : {flip nasti : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<1>, user : UInt<1>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, last : UInt<1>, id : UInt<1>, strb : UInt<8>, user : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<1>, user : UInt<1>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, tl : {acquire : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr_block : UInt<26>, client_xact_id : UInt<2>, addr_beat : UInt<2>, is_builtin_type : UInt<1>, a_type : UInt<3>, union : UInt<11>, data : UInt<64>}}, flip grant : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr_beat : UInt<2>, client_xact_id : UInt<2>, manager_xact_id : UInt<1>, is_builtin_type : UInt<1>, g_type : UInt<4>, data : UInt<64>}}}}

    io is invalid
    io is invalid
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Nasti.scala 250:18]
    reg aw_req : {addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<1>, user : UInt<1>}, clock @[Nasti.scala 254:19]
    reg w_tl_id : UInt<2>, clock @[Nasti.scala 255:20]
    node _T_625 = eq(io.nasti.ar.valid, UInt<1>("h00")) @[Nasti.scala 287:10]
    node _T_627 = eq(io.nasti.ar.bits.len, UInt<1>("h00")) @[Nasti.scala 258:14]
    node _T_628 = or(_T_625, _T_627) @[Nasti.scala 287:29]
    node _T_630 = eq(io.nasti.ar.bits.len, UInt<2>("h03")) @[Nasti.scala 261:14]
    node _T_632 = eq(io.nasti.ar.bits.size, UInt<2>("h03")) @[Nasti.scala 261:53]
    node _T_633 = and(_T_630, _T_632) @[Nasti.scala 261:40]
    node _T_634 = or(_T_628, _T_633) @[Nasti.scala 288:37]
    node _T_635 = or(_T_634, reset) @[Nasti.scala 287:9]
    node _T_637 = eq(_T_635, UInt<1>("h00")) @[Nasti.scala 287:9]
    when _T_637 : @[Nasti.scala 287:9]
      printf(clock, UInt<1>(1), "Assertion failed: NASTI read transaction cannot convert to TileLInk\n    at Nasti.scala:287 assert(!io.nasti.ar.valid ||\n") @[Nasti.scala 287:9]
      stop(clock, UInt<1>(1), 1) @[Nasti.scala 287:9]
      skip @[Nasti.scala 287:9]
    node _T_639 = eq(io.nasti.aw.valid, UInt<1>("h00")) @[Nasti.scala 291:10]
    node _T_641 = eq(io.nasti.aw.bits.len, UInt<1>("h00")) @[Nasti.scala 258:14]
    node _T_642 = or(_T_639, _T_641) @[Nasti.scala 291:29]
    node _T_644 = eq(io.nasti.aw.bits.len, UInt<2>("h03")) @[Nasti.scala 261:14]
    node _T_646 = eq(io.nasti.aw.bits.size, UInt<2>("h03")) @[Nasti.scala 261:53]
    node _T_647 = and(_T_644, _T_646) @[Nasti.scala 261:40]
    node _T_648 = or(_T_642, _T_647) @[Nasti.scala 292:37]
    node _T_649 = or(_T_648, reset) @[Nasti.scala 291:9]
    node _T_651 = eq(_T_649, UInt<1>("h00")) @[Nasti.scala 291:9]
    when _T_651 : @[Nasti.scala 291:9]
      printf(clock, UInt<1>(1), "Assertion failed: NASTI write transaction cannot convert to TileLInk\n    at Nasti.scala:291 assert(!io.nasti.aw.valid ||\n") @[Nasti.scala 291:9]
      stop(clock, UInt<1>(1), 1) @[Nasti.scala 291:9]
      skip @[Nasti.scala 291:9]
    reg put_count : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Nasti.scala 295:22]
    inst get_id_mapper of IdMapper @[Nasti.scala 296:29]
    get_id_mapper.io is invalid
    get_id_mapper.clock <= clock
    get_id_mapper.reset <= reset
    inst put_id_mapper of IdMapper_1 @[Nasti.scala 297:29]
    put_id_mapper.io is invalid
    put_id_mapper.clock <= clock
    put_id_mapper.reset <= reset
    node _T_654 = and(io.nasti.aw.ready, io.nasti.aw.valid) @[Decoupled.scala 30:37]
    when _T_654 : @[Nasti.scala 299:29]
      aw_req <- io.nasti.aw.bits @[Nasti.scala 300:12]
      w_tl_id <= put_id_mapper.io.req.out_id @[Nasti.scala 301:13]
      state <= UInt<1>("h01") @[Nasti.scala 302:11]
      skip @[Nasti.scala 299:29]
    node _T_655 = and(io.nasti.w.ready, io.nasti.w.valid) @[Decoupled.scala 30:37]
    when _T_655 : @[Nasti.scala 305:28]
      node _T_657 = add(put_count, UInt<1>("h01")) @[Nasti.scala 306:28]
      node _T_658 = tail(_T_657, 1) @[Nasti.scala 306:28]
      put_count <= _T_658 @[Nasti.scala 306:15]
      when io.nasti.w.bits.last : @[Nasti.scala 307:33]
        put_count <= UInt<1>("h00") @[Nasti.scala 308:17]
        state <= UInt<1>("h00") @[Nasti.scala 309:13]
        skip @[Nasti.scala 307:33]
      skip @[Nasti.scala 305:28]
    node _T_661 = eq(io.nasti.ar.bits.len, UInt<2>("h03")) @[Nasti.scala 261:14]
    node _T_663 = eq(io.nasti.ar.bits.size, UInt<2>("h03")) @[Nasti.scala 261:53]
    node _T_664 = and(_T_661, _T_663) @[Nasti.scala 261:40]
    node _T_665 = bits(io.nasti.ar.bits.addr, 31, 5) @[Nasti.scala 264:14]
    node _T_709 = or(UInt<3>("h00"), UInt<1>("h00")) @[Definitions.scala 386:49]
    node _T_710 = bits(_T_709, 2, 0) @[Definitions.scala 386:61]
    node _T_712 = or(UInt<2>("h00"), UInt<2>("h03")) @[Definitions.scala 387:61]
    node _T_713 = bits(_T_712, 1, 0) @[Definitions.scala 387:76]
    node _T_715 = or(UInt<5>("h00"), UInt<1>("h00")) @[Definitions.scala 388:36]
    node _T_716 = bits(_T_715, 4, 0) @[Definitions.scala 388:45]
    node _T_718 = or(UInt<8>("h00"), UInt<1>("h00")) @[Definitions.scala 389:46]
    node _T_719 = bits(_T_718, 7, 0) @[Definitions.scala 389:54]
    node _T_722 = cat(_T_716, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_723 = cat(_T_710, _T_713) @[Cat.scala 30:58]
    node _T_724 = cat(_T_723, _T_722) @[Cat.scala 30:58]
    node _T_726 = cat(_T_713, _T_716) @[Cat.scala 30:58]
    node _T_727 = cat(_T_726, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_729 = cat(_T_719, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_731 = cat(_T_719, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_733 = cat(_T_716, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_734 = cat(_T_710, _T_713) @[Cat.scala 30:58]
    node _T_735 = cat(_T_734, _T_733) @[Cat.scala 30:58]
    node _T_737 = cat(UInt<1>("h00"), UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_739 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_740 = eq(UInt<3>("h06"), UInt<1>("h01")) @[Mux.scala 46:19]
    node _T_741 = mux(_T_740, _T_739, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_742 = eq(UInt<3>("h05"), UInt<1>("h01")) @[Mux.scala 46:19]
    node _T_743 = mux(_T_742, _T_737, _T_741) @[Mux.scala 46:16]
    node _T_744 = eq(UInt<3>("h04"), UInt<1>("h01")) @[Mux.scala 46:19]
    node _T_745 = mux(_T_744, _T_735, _T_743) @[Mux.scala 46:16]
    node _T_746 = eq(UInt<2>("h03"), UInt<1>("h01")) @[Mux.scala 46:19]
    node _T_747 = mux(_T_746, _T_731, _T_745) @[Mux.scala 46:16]
    node _T_748 = eq(UInt<2>("h02"), UInt<1>("h01")) @[Mux.scala 46:19]
    node _T_749 = mux(_T_748, _T_729, _T_747) @[Mux.scala 46:16]
    node _T_750 = eq(UInt<1>("h01"), UInt<1>("h01")) @[Mux.scala 46:19]
    node _T_751 = mux(_T_750, _T_727, _T_749) @[Mux.scala 46:16]
    node _T_752 = eq(UInt<1>("h00"), UInt<1>("h01")) @[Mux.scala 46:19]
    node _T_753 = mux(_T_752, _T_724, _T_751) @[Mux.scala 46:16]
    wire _T_779 : {addr_block : UInt<26>, client_xact_id : UInt<2>, addr_beat : UInt<2>, is_builtin_type : UInt<1>, a_type : UInt<3>, union : UInt<11>, data : UInt<64>} @[Definitions.scala 417:19]
    _T_779 is invalid @[Definitions.scala 417:19]
    _T_779.is_builtin_type <= UInt<1>("h01") @[Definitions.scala 418:25]
    _T_779.a_type <= UInt<1>("h01") @[Definitions.scala 419:16]
    _T_779.client_xact_id <= get_id_mapper.io.req.out_id @[Definitions.scala 420:24]
    _T_779.addr_block <= _T_665 @[Definitions.scala 421:20]
    _T_779.addr_beat <= UInt<1>("h00") @[Definitions.scala 422:19]
    _T_779.data <= UInt<1>("h00") @[Definitions.scala 423:14]
    _T_779.union <= _T_753 @[Definitions.scala 424:15]
    node _T_804 = bits(io.nasti.ar.bits.addr, 31, 5) @[Nasti.scala 264:14]
    node _T_805 = bits(io.nasti.ar.bits.addr, 4, 3) @[Nasti.scala 267:14]
    node _T_806 = bits(io.nasti.ar.bits.addr, 2, 0) @[Nasti.scala 270:14]
    node _T_830 = or(UInt<3>("h00"), _T_806) @[Definitions.scala 386:49]
    node _T_831 = bits(_T_830, 2, 0) @[Definitions.scala 386:61]
    node _T_833 = or(UInt<2>("h00"), io.nasti.ar.bits.size) @[Definitions.scala 387:61]
    node _T_834 = bits(_T_833, 1, 0) @[Definitions.scala 387:76]
    node _T_836 = or(UInt<5>("h00"), UInt<1>("h00")) @[Definitions.scala 388:36]
    node _T_837 = bits(_T_836, 4, 0) @[Definitions.scala 388:45]
    node _T_839 = or(UInt<8>("h00"), UInt<1>("h00")) @[Definitions.scala 389:46]
    node _T_840 = bits(_T_839, 7, 0) @[Definitions.scala 389:54]
    node _T_843 = cat(_T_837, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_844 = cat(_T_831, _T_834) @[Cat.scala 30:58]
    node _T_845 = cat(_T_844, _T_843) @[Cat.scala 30:58]
    node _T_847 = cat(_T_834, _T_837) @[Cat.scala 30:58]
    node _T_848 = cat(_T_847, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_850 = cat(_T_840, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_852 = cat(_T_840, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_854 = cat(_T_837, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_855 = cat(_T_831, _T_834) @[Cat.scala 30:58]
    node _T_856 = cat(_T_855, _T_854) @[Cat.scala 30:58]
    node _T_858 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_860 = cat(UInt<1>("h01"), UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_861 = eq(UInt<3>("h06"), UInt<1>("h00")) @[Mux.scala 46:19]
    node _T_862 = mux(_T_861, _T_860, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_863 = eq(UInt<3>("h05"), UInt<1>("h00")) @[Mux.scala 46:19]
    node _T_864 = mux(_T_863, _T_858, _T_862) @[Mux.scala 46:16]
    node _T_865 = eq(UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 46:19]
    node _T_866 = mux(_T_865, _T_856, _T_864) @[Mux.scala 46:16]
    node _T_867 = eq(UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 46:19]
    node _T_868 = mux(_T_867, _T_852, _T_866) @[Mux.scala 46:16]
    node _T_869 = eq(UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 46:19]
    node _T_870 = mux(_T_869, _T_850, _T_868) @[Mux.scala 46:16]
    node _T_871 = eq(UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 46:19]
    node _T_872 = mux(_T_871, _T_848, _T_870) @[Mux.scala 46:16]
    node _T_873 = eq(UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 46:19]
    node _T_874 = mux(_T_873, _T_845, _T_872) @[Mux.scala 46:16]
    wire _T_900 : {addr_block : UInt<26>, client_xact_id : UInt<2>, addr_beat : UInt<2>, is_builtin_type : UInt<1>, a_type : UInt<3>, union : UInt<11>, data : UInt<64>} @[Definitions.scala 417:19]
    _T_900 is invalid @[Definitions.scala 417:19]
    _T_900.is_builtin_type <= UInt<1>("h01") @[Definitions.scala 418:25]
    _T_900.a_type <= UInt<1>("h00") @[Definitions.scala 419:16]
    _T_900.client_xact_id <= get_id_mapper.io.req.out_id @[Definitions.scala 420:24]
    _T_900.addr_block <= _T_804 @[Definitions.scala 421:20]
    _T_900.addr_beat <= _T_805 @[Definitions.scala 422:19]
    _T_900.data <= UInt<1>("h00") @[Definitions.scala 423:14]
    _T_900.union <= _T_874 @[Definitions.scala 424:15]
    node get_acquire = mux(_T_664, _T_779, _T_900) @[Nasti.scala 313:24]
    node _T_950 = eq(aw_req.len, UInt<2>("h03")) @[Nasti.scala 261:14]
    node _T_952 = eq(aw_req.size, UInt<2>("h03")) @[Nasti.scala 261:53]
    node _T_953 = and(_T_950, _T_952) @[Nasti.scala 261:40]
    node _T_954 = bits(aw_req.addr, 31, 5) @[Nasti.scala 264:14]
    node _T_979 = or(UInt<3>("h00"), UInt<1>("h00")) @[Definitions.scala 386:49]
    node _T_980 = bits(_T_979, 2, 0) @[Definitions.scala 386:61]
    node _T_982 = or(UInt<2>("h00"), UInt<1>("h00")) @[Definitions.scala 387:61]
    node _T_983 = bits(_T_982, 1, 0) @[Definitions.scala 387:76]
    node _T_985 = or(UInt<5>("h00"), UInt<1>("h00")) @[Definitions.scala 388:36]
    node _T_986 = bits(_T_985, 4, 0) @[Definitions.scala 388:45]
    node _T_988 = or(UInt<8>("h00"), io.nasti.w.bits.strb) @[Definitions.scala 389:46]
    node _T_989 = bits(_T_988, 7, 0) @[Definitions.scala 389:54]
    node _T_992 = cat(_T_986, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_993 = cat(_T_980, _T_983) @[Cat.scala 30:58]
    node _T_994 = cat(_T_993, _T_992) @[Cat.scala 30:58]
    node _T_996 = cat(_T_983, _T_986) @[Cat.scala 30:58]
    node _T_997 = cat(_T_996, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_999 = cat(_T_989, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1001 = cat(_T_989, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1003 = cat(_T_986, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1004 = cat(_T_980, _T_983) @[Cat.scala 30:58]
    node _T_1005 = cat(_T_1004, _T_1003) @[Cat.scala 30:58]
    node _T_1007 = cat(UInt<1>("h00"), UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1009 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1010 = eq(UInt<3>("h06"), UInt<2>("h03")) @[Mux.scala 46:19]
    node _T_1011 = mux(_T_1010, _T_1009, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1012 = eq(UInt<3>("h05"), UInt<2>("h03")) @[Mux.scala 46:19]
    node _T_1013 = mux(_T_1012, _T_1007, _T_1011) @[Mux.scala 46:16]
    node _T_1014 = eq(UInt<3>("h04"), UInt<2>("h03")) @[Mux.scala 46:19]
    node _T_1015 = mux(_T_1014, _T_1005, _T_1013) @[Mux.scala 46:16]
    node _T_1016 = eq(UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 46:19]
    node _T_1017 = mux(_T_1016, _T_1001, _T_1015) @[Mux.scala 46:16]
    node _T_1018 = eq(UInt<2>("h02"), UInt<2>("h03")) @[Mux.scala 46:19]
    node _T_1019 = mux(_T_1018, _T_999, _T_1017) @[Mux.scala 46:16]
    node _T_1020 = eq(UInt<1>("h01"), UInt<2>("h03")) @[Mux.scala 46:19]
    node _T_1021 = mux(_T_1020, _T_997, _T_1019) @[Mux.scala 46:16]
    node _T_1022 = eq(UInt<1>("h00"), UInt<2>("h03")) @[Mux.scala 46:19]
    node _T_1023 = mux(_T_1022, _T_994, _T_1021) @[Mux.scala 46:16]
    wire _T_1049 : {addr_block : UInt<26>, client_xact_id : UInt<2>, addr_beat : UInt<2>, is_builtin_type : UInt<1>, a_type : UInt<3>, union : UInt<11>, data : UInt<64>} @[Definitions.scala 417:19]
    _T_1049 is invalid @[Definitions.scala 417:19]
    _T_1049.is_builtin_type <= UInt<1>("h01") @[Definitions.scala 418:25]
    _T_1049.a_type <= UInt<2>("h03") @[Definitions.scala 419:16]
    _T_1049.client_xact_id <= w_tl_id @[Definitions.scala 420:24]
    _T_1049.addr_block <= _T_954 @[Definitions.scala 421:20]
    _T_1049.addr_beat <= put_count @[Definitions.scala 422:19]
    _T_1049.data <= io.nasti.w.bits.data @[Definitions.scala 423:14]
    _T_1049.union <= _T_1023 @[Definitions.scala 424:15]
    node _T_1074 = bits(aw_req.addr, 31, 5) @[Nasti.scala 264:14]
    node _T_1075 = bits(aw_req.addr, 4, 3) @[Nasti.scala 267:14]
    node _T_1078 = dshl(UInt<1>("h01"), aw_req.size) @[Nasti.scala 273:26]
    node _T_1079 = dshl(UInt<1>("h01"), _T_1078) @[Nasti.scala 273:14]
    node _T_1081 = sub(_T_1079, UInt<1>("h01")) @[Nasti.scala 273:36]
    node _T_1082 = asUInt(_T_1081) @[Nasti.scala 273:36]
    node _T_1083 = tail(_T_1082, 1) @[Nasti.scala 273:36]
    node _T_1084 = and(io.nasti.w.bits.strb, _T_1083) @[Nasti.scala 276:23]
    node _T_1085 = bits(aw_req.addr, 2, 0) @[Nasti.scala 270:14]
    node _T_1088 = dshl(UInt<1>("h01"), aw_req.size) @[Nasti.scala 273:26]
    node _T_1089 = dshl(UInt<1>("h01"), _T_1088) @[Nasti.scala 273:14]
    node _T_1091 = sub(_T_1089, UInt<1>("h01")) @[Nasti.scala 273:36]
    node _T_1092 = asUInt(_T_1091) @[Nasti.scala 273:36]
    node _T_1093 = tail(_T_1092, 1) @[Nasti.scala 273:36]
    node _T_1094 = dshl(_T_1093, _T_1085) @[Nasti.scala 278:34]
    node _T_1095 = and(io.nasti.w.bits.strb, _T_1094) @[Nasti.scala 278:12]
    node _T_1120 = or(UInt<3>("h00"), UInt<1>("h00")) @[Definitions.scala 386:49]
    node _T_1121 = bits(_T_1120, 2, 0) @[Definitions.scala 386:61]
    node _T_1123 = or(UInt<2>("h00"), UInt<1>("h00")) @[Definitions.scala 387:61]
    node _T_1124 = bits(_T_1123, 1, 0) @[Definitions.scala 387:76]
    node _T_1126 = or(UInt<5>("h00"), UInt<1>("h00")) @[Definitions.scala 388:36]
    node _T_1127 = bits(_T_1126, 4, 0) @[Definitions.scala 388:45]
    node _T_1129 = or(UInt<8>("h00"), _T_1095) @[Definitions.scala 389:46]
    node _T_1130 = bits(_T_1129, 7, 0) @[Definitions.scala 389:54]
    node _T_1133 = cat(_T_1127, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1134 = cat(_T_1121, _T_1124) @[Cat.scala 30:58]
    node _T_1135 = cat(_T_1134, _T_1133) @[Cat.scala 30:58]
    node _T_1137 = cat(_T_1124, _T_1127) @[Cat.scala 30:58]
    node _T_1138 = cat(_T_1137, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1140 = cat(_T_1130, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1142 = cat(_T_1130, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1144 = cat(_T_1127, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1145 = cat(_T_1121, _T_1124) @[Cat.scala 30:58]
    node _T_1146 = cat(_T_1145, _T_1144) @[Cat.scala 30:58]
    node _T_1148 = cat(UInt<1>("h00"), UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1150 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_1151 = eq(UInt<3>("h06"), UInt<2>("h02")) @[Mux.scala 46:19]
    node _T_1152 = mux(_T_1151, _T_1150, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_1153 = eq(UInt<3>("h05"), UInt<2>("h02")) @[Mux.scala 46:19]
    node _T_1154 = mux(_T_1153, _T_1148, _T_1152) @[Mux.scala 46:16]
    node _T_1155 = eq(UInt<3>("h04"), UInt<2>("h02")) @[Mux.scala 46:19]
    node _T_1156 = mux(_T_1155, _T_1146, _T_1154) @[Mux.scala 46:16]
    node _T_1157 = eq(UInt<2>("h03"), UInt<2>("h02")) @[Mux.scala 46:19]
    node _T_1158 = mux(_T_1157, _T_1142, _T_1156) @[Mux.scala 46:16]
    node _T_1159 = eq(UInt<2>("h02"), UInt<2>("h02")) @[Mux.scala 46:19]
    node _T_1160 = mux(_T_1159, _T_1140, _T_1158) @[Mux.scala 46:16]
    node _T_1161 = eq(UInt<1>("h01"), UInt<2>("h02")) @[Mux.scala 46:19]
    node _T_1162 = mux(_T_1161, _T_1138, _T_1160) @[Mux.scala 46:16]
    node _T_1163 = eq(UInt<1>("h00"), UInt<2>("h02")) @[Mux.scala 46:19]
    node _T_1164 = mux(_T_1163, _T_1135, _T_1162) @[Mux.scala 46:16]
    wire _T_1190 : {addr_block : UInt<26>, client_xact_id : UInt<2>, addr_beat : UInt<2>, is_builtin_type : UInt<1>, a_type : UInt<3>, union : UInt<11>, data : UInt<64>} @[Definitions.scala 417:19]
    _T_1190 is invalid @[Definitions.scala 417:19]
    _T_1190.is_builtin_type <= UInt<1>("h01") @[Definitions.scala 418:25]
    _T_1190.a_type <= UInt<2>("h02") @[Definitions.scala 419:16]
    _T_1190.client_xact_id <= w_tl_id @[Definitions.scala 420:24]
    _T_1190.addr_block <= _T_1074 @[Definitions.scala 421:20]
    _T_1190.addr_beat <= _T_1075 @[Definitions.scala 422:19]
    _T_1190.data <= io.nasti.w.bits.data @[Definitions.scala 423:14]
    _T_1190.union <= _T_1164 @[Definitions.scala 424:15]
    node put_acquire = mux(_T_953, _T_1049, _T_1190) @[Nasti.scala 325:24]
    node _T_1239 = eq(state, UInt<1>("h00")) @[Nasti.scala 345:39]
    node _T_1240 = and(io.nasti.ar.valid, io.tl.acquire.ready) @[Misc.scala 27:53]
    node _T_1241 = and(_T_1240, _T_1239) @[Misc.scala 27:53]
    get_id_mapper.io.req.valid <= _T_1241 @[Nasti.scala 344:30]
    get_id_mapper.io.req.in_id <= io.nasti.ar.bits.id @[Nasti.scala 346:30]
    get_id_mapper.io.resp.out_id <= io.tl.grant.bits.client_xact_id @[Nasti.scala 347:32]
    node _T_1242 = and(io.nasti.r.ready, io.nasti.r.valid) @[Decoupled.scala 30:37]
    node _T_1243 = and(_T_1242, io.nasti.r.bits.last) @[Nasti.scala 348:52]
    get_id_mapper.io.resp.valid <= _T_1243 @[Nasti.scala 348:31]
    node _T_1244 = eq(state, UInt<1>("h00")) @[Nasti.scala 350:22]
    node _T_1246 = eq(io.nasti.ar.valid, UInt<1>("h00")) @[Nasti.scala 350:36]
    node aw_ok = and(_T_1244, _T_1246) @[Nasti.scala 350:33]
    node _T_1247 = and(aw_ok, io.nasti.aw.valid) @[Nasti.scala 352:39]
    put_id_mapper.io.req.valid <= _T_1247 @[Nasti.scala 352:30]
    put_id_mapper.io.req.in_id <= io.nasti.aw.bits.id @[Nasti.scala 353:30]
    put_id_mapper.io.resp.out_id <= io.tl.grant.bits.client_xact_id @[Nasti.scala 354:32]
    node _T_1248 = and(io.nasti.b.ready, io.nasti.b.valid) @[Decoupled.scala 30:37]
    put_id_mapper.io.resp.valid <= _T_1248 @[Nasti.scala 355:31]
    node _T_1249 = eq(state, UInt<1>("h01")) @[Nasti.scala 357:35]
    node _T_1250 = mux(_T_1249, put_acquire, get_acquire) @[Nasti.scala 357:28]
    io.tl.acquire.bits <- _T_1250 @[Nasti.scala 357:22]
    node _T_1275 = eq(state, UInt<1>("h00")) @[Nasti.scala 358:69]
    node _T_1276 = and(io.nasti.ar.valid, get_id_mapper.io.req.ready) @[Misc.scala 27:53]
    node _T_1277 = and(_T_1276, _T_1275) @[Misc.scala 27:53]
    node _T_1278 = eq(state, UInt<1>("h01")) @[Nasti.scala 359:33]
    node _T_1279 = and(_T_1278, io.nasti.w.valid) @[Nasti.scala 359:43]
    node _T_1280 = or(_T_1277, _T_1279) @[Nasti.scala 358:81]
    io.tl.acquire.valid <= _T_1280 @[Nasti.scala 358:23]
    node _T_1281 = eq(state, UInt<1>("h00")) @[Nasti.scala 361:65]
    node _T_1282 = and(get_id_mapper.io.req.ready, io.tl.acquire.ready) @[Misc.scala 27:53]
    node _T_1283 = and(_T_1282, _T_1281) @[Misc.scala 27:53]
    io.nasti.ar.ready <= _T_1283 @[Nasti.scala 361:21]
    node _T_1284 = and(aw_ok, put_id_mapper.io.req.ready) @[Nasti.scala 362:30]
    io.nasti.aw.ready <= _T_1284 @[Nasti.scala 362:21]
    node _T_1285 = eq(state, UInt<1>("h01")) @[Nasti.scala 363:31]
    node _T_1286 = and(_T_1285, io.tl.acquire.ready) @[Nasti.scala 363:41]
    io.nasti.w.ready <= _T_1286 @[Nasti.scala 363:21]
    node _T_1288 = eq(io.tl.grant.bits.g_type, UInt<2>("h03")) @[Nasti.scala 285:16]
    node _T_1289 = and(io.tl.grant.valid, _T_1288) @[Nasti.scala 367:41]
    io.nasti.b.valid <= _T_1289 @[Nasti.scala 367:20]
    wire _T_1295 : {resp : UInt<2>, id : UInt<1>, user : UInt<1>} @[nasti.scala 222:17]
    _T_1295 is invalid @[nasti.scala 222:17]
    _T_1295.id <= put_id_mapper.io.resp.in_id @[nasti.scala 223:10]
    _T_1295.resp <= UInt<1>("h00") @[nasti.scala 224:12]
    _T_1295.user <= UInt<1>("h00") @[nasti.scala 225:12]
    io.nasti.b.bits <- _T_1295 @[Nasti.scala 368:19]
    node _T_1301 = eq(io.nasti.b.valid, UInt<1>("h00")) @[Nasti.scala 371:10]
    node _T_1302 = or(_T_1301, put_id_mapper.io.resp.matches) @[Nasti.scala 371:28]
    node _T_1303 = or(_T_1302, reset) @[Nasti.scala 371:9]
    node _T_1305 = eq(_T_1303, UInt<1>("h00")) @[Nasti.scala 371:9]
    when _T_1305 : @[Nasti.scala 371:9]
      printf(clock, UInt<1>(1), "Assertion failed: Put ID does not match\n    at Nasti.scala:371 assert(!io.nasti.b.valid || put_id_mapper.io.resp.matches,\n") @[Nasti.scala 371:9]
      stop(clock, UInt<1>(1), 1) @[Nasti.scala 371:9]
      skip @[Nasti.scala 371:9]
    node _T_1307 = eq(io.tl.grant.bits.g_type, UInt<2>("h03")) @[Nasti.scala 285:16]
    node _T_1309 = eq(_T_1307, UInt<1>("h00")) @[Nasti.scala 374:44]
    node _T_1310 = and(io.tl.grant.valid, _T_1309) @[Nasti.scala 374:41]
    io.nasti.r.valid <= _T_1310 @[Nasti.scala 374:20]
    wire _T_1315 : UInt<3>[1] @[Definitions.scala 853:34]
    _T_1315 is invalid @[Definitions.scala 853:34]
    _T_1315[0] <= UInt<3>("h05") @[Definitions.scala 853:34]
    node _T_1319 = eq(io.tl.grant.bits.g_type, _T_1315[0]) @[Package.scala 5:47]
    node _T_1320 = eq(io.tl.grant.bits.g_type, UInt<1>("h00")) @[Package.scala 5:47]
    node _T_1321 = mux(io.tl.grant.bits.is_builtin_type, _T_1319, _T_1320) @[Definitions.scala 274:33]
    node _T_1322 = and(UInt<1>("h01"), _T_1321) @[Definitions.scala 274:27]
    node _T_1324 = eq(_T_1322, UInt<1>("h00")) @[Nasti.scala 282:5]
    node _T_1326 = eq(io.tl.grant.bits.addr_beat, UInt<2>("h03")) @[Nasti.scala 282:46]
    node _T_1327 = or(_T_1324, _T_1326) @[Nasti.scala 282:29]
    wire _T_1335 : {resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>} @[nasti.scala 210:17]
    _T_1335 is invalid @[nasti.scala 210:17]
    _T_1335.id <= get_id_mapper.io.resp.in_id @[nasti.scala 211:10]
    _T_1335.data <= io.tl.grant.bits.data @[nasti.scala 212:12]
    _T_1335.last <= _T_1327 @[nasti.scala 213:12]
    _T_1335.resp <= UInt<1>("h00") @[nasti.scala 214:12]
    _T_1335.user <= UInt<1>("h00") @[nasti.scala 215:12]
    io.nasti.r.bits <- _T_1335 @[Nasti.scala 375:19]
    node _T_1343 = eq(io.nasti.r.valid, UInt<1>("h00")) @[Nasti.scala 380:10]
    node _T_1344 = or(_T_1343, get_id_mapper.io.resp.matches) @[Nasti.scala 380:28]
    node _T_1345 = or(_T_1344, reset) @[Nasti.scala 380:9]
    node _T_1347 = eq(_T_1345, UInt<1>("h00")) @[Nasti.scala 380:9]
    when _T_1347 : @[Nasti.scala 380:9]
      printf(clock, UInt<1>(1), "Assertion failed: Get ID does not match\n    at Nasti.scala:380 assert(!io.nasti.r.valid || get_id_mapper.io.resp.matches,\n") @[Nasti.scala 380:9]
      stop(clock, UInt<1>(1), 1) @[Nasti.scala 380:9]
      skip @[Nasti.scala 380:9]
    node _T_1349 = eq(io.tl.grant.bits.g_type, UInt<2>("h03")) @[Nasti.scala 285:16]
    node _T_1350 = mux(_T_1349, io.nasti.b.ready, io.nasti.r.ready) @[Nasti.scala 383:27]
    io.tl.grant.ready <= _T_1350 @[Nasti.scala 383:21]

  module DirectFFT :
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[8], sync : UInt<1>}, out : {valid : UInt<1>, bits : {real : Fixed<16><<8>>, imag : Fixed<16><<8>>}[8], sync : UInt<1>}}

    io is invalid
    io is invalid
    reg valid_delay : UInt<1>, clock @[FFT.scala 43:24]
    valid_delay <= io.in.valid @[FFT.scala 43:24]
    node _T_553 = not(valid_delay) @[FFT.scala 44:62]
    node _T_554 = and(_T_553, io.in.valid) @[FFT.scala 44:75]
    reg value : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Counter.scala 17:33]
    when UInt<1>("h01") : @[Counter.scala 62:17]
      node _T_558 = eq(value, UInt<1>("h01")) @[Counter.scala 25:24]
      node _T_560 = add(value, UInt<1>("h01")) @[Counter.scala 26:22]
      node _T_561 = tail(_T_560, 1) @[Counter.scala 26:22]
      value <= _T_561 @[Counter.scala 26:13]
      skip @[Counter.scala 62:17]
    node _T_562 = and(UInt<1>("h01"), _T_558) @[Counter.scala 63:20]
    wire sync : UInt @[CounterWithReset.scala 10:19]
    sync is invalid @[CounterWithReset.scala 10:19]
    sync <= value @[CounterWithReset.scala 11:9]
    when io.in.sync : @[CounterWithReset.scala 13:25]
      value <= UInt<1>("h00") @[CounterWithReset.scala 13:32]
      skip @[CounterWithReset.scala 13:25]
    when _T_554 : @[CounterWithReset.scala 14:25]
      value <= UInt<1>("h01") @[CounterWithReset.scala 14:32]
      sync <= UInt<1>("h00") @[CounterWithReset.scala 14:44]
      skip @[CounterWithReset.scala 14:25]
    node _T_568 = eq(sync, UInt<1>("h01")) @[FFT.scala 45:61]
    node _T_569 = and(io.in.valid, _T_568) @[FFT.scala 45:53]
    io.out.sync <= _T_569 @[FFT.scala 45:15]
    io.out.valid <= io.in.valid @[FFT.scala 46:16]
    wire _T_575 : Fixed<20><<18>> @[FFT.scala 56:20]
    _T_575 is invalid @[FFT.scala 56:20]
    wire _T_577 : Fixed<20><<18>> @[FFT.scala 57:20]
    _T_577 is invalid @[FFT.scala 57:20]
    _T_575 <= asFixedPoint(UInt<20>("h040000"), 18) @[FFT.scala 58:10]
    _T_577 <= asFixedPoint(UInt<1>("h00"), 18) @[FFT.scala 59:10]
    wire _T_585 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 60:23]
    _T_585 is invalid @[FFT.scala 60:23]
    _T_585.real <= _T_575 @[FFT.scala 61:18]
    _T_585.imag <= _T_577 @[FFT.scala 62:18]
    wire _T_587 : Fixed<20><<18>> @[FFT.scala 56:20]
    _T_587 is invalid @[FFT.scala 56:20]
    wire _T_589 : Fixed<20><<18>> @[FFT.scala 57:20]
    _T_589 is invalid @[FFT.scala 57:20]
    _T_587 <= asFixedPoint(UInt<19>("h03b20d"), 18) @[FFT.scala 58:10]
    _T_589 <= asFixedPoint(UInt<18>("h027822"), 18) @[FFT.scala 59:10]
    wire _T_597 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 60:23]
    _T_597 is invalid @[FFT.scala 60:23]
    _T_597.real <= _T_587 @[FFT.scala 61:18]
    _T_597.imag <= _T_589 @[FFT.scala 62:18]
    wire _T_599 : Fixed<20><<18>> @[FFT.scala 56:20]
    _T_599 is invalid @[FFT.scala 56:20]
    wire _T_601 : Fixed<20><<18>> @[FFT.scala 57:20]
    _T_601 is invalid @[FFT.scala 57:20]
    _T_599 <= asFixedPoint(UInt<19>("h02d414"), 18) @[FFT.scala 58:10]
    _T_601 <= asFixedPoint(UInt<19>("h052bec"), 18) @[FFT.scala 59:10]
    wire _T_609 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 60:23]
    _T_609 is invalid @[FFT.scala 60:23]
    _T_609.real <= _T_599 @[FFT.scala 61:18]
    _T_609.imag <= _T_601 @[FFT.scala 62:18]
    wire _T_611 : Fixed<20><<18>> @[FFT.scala 56:20]
    _T_611 is invalid @[FFT.scala 56:20]
    wire _T_613 : Fixed<20><<18>> @[FFT.scala 57:20]
    _T_613 is invalid @[FFT.scala 57:20]
    _T_611 <= asFixedPoint(UInt<18>("h0187de"), 18) @[FFT.scala 58:10]
    _T_613 <= asFixedPoint(UInt<19>("h044df3"), 18) @[FFT.scala 59:10]
    wire _T_621 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 60:23]
    _T_621 is invalid @[FFT.scala 60:23]
    _T_621.real <= _T_611 @[FFT.scala 61:18]
    _T_621.imag <= _T_613 @[FFT.scala 62:18]
    wire twiddle_rom : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>}[4] @[FFT.scala 55:24]
    twiddle_rom is invalid @[FFT.scala 55:24]
    twiddle_rom[0].imag <= _T_585.imag @[FFT.scala 55:24]
    twiddle_rom[0].real <= _T_585.real @[FFT.scala 55:24]
    twiddle_rom[1].imag <= _T_597.imag @[FFT.scala 55:24]
    twiddle_rom[1].real <= _T_597.real @[FFT.scala 55:24]
    twiddle_rom[2].imag <= _T_609.imag @[FFT.scala 55:24]
    twiddle_rom[2].real <= _T_609.real @[FFT.scala 55:24]
    twiddle_rom[3].imag <= _T_621.imag @[FFT.scala 55:24]
    twiddle_rom[3].real <= _T_621.real @[FFT.scala 55:24]
    wire indices_rom : UInt<3>[14] @[FFT.scala 65:24]
    indices_rom is invalid @[FFT.scala 65:24]
    indices_rom[0] <= UInt<1>("h00") @[FFT.scala 65:24]
    indices_rom[1] <= UInt<1>("h00") @[FFT.scala 65:24]
    indices_rom[2] <= UInt<1>("h00") @[FFT.scala 65:24]
    indices_rom[3] <= UInt<3>("h04") @[FFT.scala 65:24]
    indices_rom[4] <= UInt<3>("h04") @[FFT.scala 65:24]
    indices_rom[5] <= UInt<2>("h02") @[FFT.scala 65:24]
    indices_rom[6] <= UInt<3>("h06") @[FFT.scala 65:24]
    indices_rom[7] <= UInt<3>("h04") @[FFT.scala 65:24]
    indices_rom[8] <= UInt<2>("h02") @[FFT.scala 65:24]
    indices_rom[9] <= UInt<1>("h01") @[FFT.scala 65:24]
    indices_rom[10] <= UInt<3>("h05") @[FFT.scala 65:24]
    indices_rom[11] <= UInt<3>("h06") @[FFT.scala 65:24]
    indices_rom[12] <= UInt<2>("h03") @[FFT.scala 65:24]
    indices_rom[13] <= UInt<3>("h07") @[FFT.scala 65:24]
    node start = mul(sync, UInt<3>("h07")) @[FFT.scala 67:19]
    wire _T_695 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 68:41]
    _T_695 is invalid @[FFT.scala 68:41]
    wire _T_698 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 68:41]
    _T_698 is invalid @[FFT.scala 68:41]
    wire _T_701 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 68:41]
    _T_701 is invalid @[FFT.scala 68:41]
    wire _T_704 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 68:41]
    _T_704 is invalid @[FFT.scala 68:41]
    wire _T_707 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 68:41]
    _T_707 is invalid @[FFT.scala 68:41]
    wire _T_710 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 68:41]
    _T_710 is invalid @[FFT.scala 68:41]
    wire _T_713 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 68:41]
    _T_713 is invalid @[FFT.scala 68:41]
    wire twiddle : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>}[7] @[FFT.scala 68:36]
    twiddle is invalid @[FFT.scala 68:36]
    twiddle[0].imag <= _T_695.imag @[FFT.scala 68:36]
    twiddle[0].real <= _T_695.real @[FFT.scala 68:36]
    twiddle[1].imag <= _T_698.imag @[FFT.scala 68:36]
    twiddle[1].real <= _T_698.real @[FFT.scala 68:36]
    twiddle[2].imag <= _T_701.imag @[FFT.scala 68:36]
    twiddle[2].real <= _T_701.real @[FFT.scala 68:36]
    twiddle[3].imag <= _T_704.imag @[FFT.scala 68:36]
    twiddle[3].real <= _T_704.real @[FFT.scala 68:36]
    twiddle[4].imag <= _T_707.imag @[FFT.scala 68:36]
    twiddle[4].real <= _T_707.real @[FFT.scala 68:36]
    twiddle[5].imag <= _T_710.imag @[FFT.scala 68:36]
    twiddle[5].real <= _T_710.real @[FFT.scala 68:36]
    twiddle[6].imag <= _T_713.imag @[FFT.scala 68:36]
    twiddle[6].real <= _T_713.real @[FFT.scala 68:36]
    wire _T_775 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 84:30]
    _T_775 is invalid @[FFT.scala 84:30]
    node _T_777 = add(start, UInt<1>("h00")) @[FFT.scala 85:55]
    node _T_778 = tail(_T_777, 1) @[FFT.scala 85:55]
    node _T_781 = or(_T_778, UInt<4>("h00"))
    node _T_782 = bits(_T_781, 3, 0)
    node _T_783 = bits(indices_rom[_T_782], 1, 0) @[FFT.scala 85:64]
    node _T_790 = sub(asFixedPoint(UInt<1>("h00"), 0), twiddle_rom[_T_783].real) @[FixedPointTypeClass.scala 30:22]
    wire _T_799 : {real : Fixed<20><<18>>, imag : Fixed<21><<18>>} @[DspComplex.scala 30:22]
    _T_799 is invalid @[DspComplex.scala 30:22]
    _T_799.real <= twiddle_rom[_T_783].imag @[DspComplex.scala 31:17]
    _T_799.imag <= _T_790 @[DspComplex.scala 32:17]
    _T_775.imag <= _T_799.imag @[FFT.scala 85:23]
    _T_775.real <= _T_799.real @[FFT.scala 85:23]
    wire _T_802 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 86:30]
    _T_802 is invalid @[FFT.scala 86:30]
    node _T_804 = add(start, UInt<1>("h00")) @[FFT.scala 87:55]
    node _T_805 = tail(_T_804, 1) @[FFT.scala 87:55]
    node _T_808 = or(_T_805, UInt<4>("h00"))
    node _T_809 = bits(_T_808, 3, 0)
    node _T_815 = bits(indices_rom[_T_809], 1, 0)
    _T_802.imag <= twiddle_rom[_T_815].imag @[FFT.scala 87:23]
    _T_802.real <= twiddle_rom[_T_815].real @[FFT.scala 87:23]
    node _T_817 = add(start, UInt<1>("h00")) @[FFT.scala 89:36]
    node _T_818 = tail(_T_817, 1) @[FFT.scala 89:36]
    node _T_821 = or(_T_818, UInt<4>("h00"))
    node _T_822 = bits(_T_821, 3, 0)
    node _T_823 = bits(indices_rom[_T_822], 2, 2) @[FFT.scala 90:16]
    node _T_826 = mux(_T_823, _T_775, _T_802) @[FFT.scala 90:10]
    wire _T_829 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 84:30]
    _T_829 is invalid @[FFT.scala 84:30]
    node _T_831 = add(start, UInt<1>("h01")) @[FFT.scala 85:55]
    node _T_832 = tail(_T_831, 1) @[FFT.scala 85:55]
    node _T_835 = or(_T_832, UInt<4>("h00"))
    node _T_836 = bits(_T_835, 3, 0)
    node _T_837 = bits(indices_rom[_T_836], 1, 0) @[FFT.scala 85:64]
    node _T_844 = sub(asFixedPoint(UInt<1>("h00"), 0), twiddle_rom[_T_837].real) @[FixedPointTypeClass.scala 30:22]
    wire _T_853 : {real : Fixed<20><<18>>, imag : Fixed<21><<18>>} @[DspComplex.scala 30:22]
    _T_853 is invalid @[DspComplex.scala 30:22]
    _T_853.real <= twiddle_rom[_T_837].imag @[DspComplex.scala 31:17]
    _T_853.imag <= _T_844 @[DspComplex.scala 32:17]
    _T_829.imag <= _T_853.imag @[FFT.scala 85:23]
    _T_829.real <= _T_853.real @[FFT.scala 85:23]
    wire _T_856 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 86:30]
    _T_856 is invalid @[FFT.scala 86:30]
    node _T_858 = add(start, UInt<1>("h01")) @[FFT.scala 87:55]
    node _T_859 = tail(_T_858, 1) @[FFT.scala 87:55]
    node _T_862 = or(_T_859, UInt<4>("h00"))
    node _T_863 = bits(_T_862, 3, 0)
    node _T_869 = bits(indices_rom[_T_863], 1, 0)
    _T_856.imag <= twiddle_rom[_T_869].imag @[FFT.scala 87:23]
    _T_856.real <= twiddle_rom[_T_869].real @[FFT.scala 87:23]
    node _T_871 = add(start, UInt<1>("h01")) @[FFT.scala 89:36]
    node _T_872 = tail(_T_871, 1) @[FFT.scala 89:36]
    node _T_875 = or(_T_872, UInt<4>("h00"))
    node _T_876 = bits(_T_875, 3, 0)
    node _T_877 = bits(indices_rom[_T_876], 2, 2) @[FFT.scala 90:16]
    node _T_880 = mux(_T_877, _T_829, _T_856) @[FFT.scala 90:10]
    wire _T_883 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 84:30]
    _T_883 is invalid @[FFT.scala 84:30]
    node _T_885 = add(start, UInt<2>("h02")) @[FFT.scala 85:55]
    node _T_886 = tail(_T_885, 1) @[FFT.scala 85:55]
    node _T_889 = or(_T_886, UInt<4>("h00"))
    node _T_890 = bits(_T_889, 3, 0)
    node _T_891 = bits(indices_rom[_T_890], 1, 0) @[FFT.scala 85:64]
    node _T_898 = sub(asFixedPoint(UInt<1>("h00"), 0), twiddle_rom[_T_891].real) @[FixedPointTypeClass.scala 30:22]
    wire _T_907 : {real : Fixed<20><<18>>, imag : Fixed<21><<18>>} @[DspComplex.scala 30:22]
    _T_907 is invalid @[DspComplex.scala 30:22]
    _T_907.real <= twiddle_rom[_T_891].imag @[DspComplex.scala 31:17]
    _T_907.imag <= _T_898 @[DspComplex.scala 32:17]
    _T_883.imag <= _T_907.imag @[FFT.scala 85:23]
    _T_883.real <= _T_907.real @[FFT.scala 85:23]
    wire _T_910 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 86:30]
    _T_910 is invalid @[FFT.scala 86:30]
    node _T_912 = add(start, UInt<2>("h02")) @[FFT.scala 87:55]
    node _T_913 = tail(_T_912, 1) @[FFT.scala 87:55]
    node _T_916 = or(_T_913, UInt<4>("h00"))
    node _T_917 = bits(_T_916, 3, 0)
    node _T_923 = bits(indices_rom[_T_917], 1, 0)
    _T_910.imag <= twiddle_rom[_T_923].imag @[FFT.scala 87:23]
    _T_910.real <= twiddle_rom[_T_923].real @[FFT.scala 87:23]
    node _T_925 = add(start, UInt<2>("h02")) @[FFT.scala 89:36]
    node _T_926 = tail(_T_925, 1) @[FFT.scala 89:36]
    node _T_929 = or(_T_926, UInt<4>("h00"))
    node _T_930 = bits(_T_929, 3, 0)
    node _T_931 = bits(indices_rom[_T_930], 2, 2) @[FFT.scala 90:16]
    node _T_934 = mux(_T_931, _T_883, _T_910) @[FFT.scala 90:10]
    wire _T_937 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 84:30]
    _T_937 is invalid @[FFT.scala 84:30]
    node _T_939 = add(start, UInt<2>("h03")) @[FFT.scala 85:55]
    node _T_940 = tail(_T_939, 1) @[FFT.scala 85:55]
    node _T_943 = or(_T_940, UInt<4>("h00"))
    node _T_944 = bits(_T_943, 3, 0)
    node _T_945 = bits(indices_rom[_T_944], 1, 0) @[FFT.scala 85:64]
    node _T_952 = sub(asFixedPoint(UInt<1>("h00"), 0), twiddle_rom[_T_945].real) @[FixedPointTypeClass.scala 30:22]
    wire _T_961 : {real : Fixed<20><<18>>, imag : Fixed<21><<18>>} @[DspComplex.scala 30:22]
    _T_961 is invalid @[DspComplex.scala 30:22]
    _T_961.real <= twiddle_rom[_T_945].imag @[DspComplex.scala 31:17]
    _T_961.imag <= _T_952 @[DspComplex.scala 32:17]
    _T_937.imag <= _T_961.imag @[FFT.scala 85:23]
    _T_937.real <= _T_961.real @[FFT.scala 85:23]
    wire _T_964 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 86:30]
    _T_964 is invalid @[FFT.scala 86:30]
    node _T_966 = add(start, UInt<2>("h03")) @[FFT.scala 87:55]
    node _T_967 = tail(_T_966, 1) @[FFT.scala 87:55]
    node _T_970 = or(_T_967, UInt<4>("h00"))
    node _T_971 = bits(_T_970, 3, 0)
    node _T_977 = bits(indices_rom[_T_971], 1, 0)
    _T_964.imag <= twiddle_rom[_T_977].imag @[FFT.scala 87:23]
    _T_964.real <= twiddle_rom[_T_977].real @[FFT.scala 87:23]
    node _T_979 = add(start, UInt<2>("h03")) @[FFT.scala 89:36]
    node _T_980 = tail(_T_979, 1) @[FFT.scala 89:36]
    node _T_983 = or(_T_980, UInt<4>("h00"))
    node _T_984 = bits(_T_983, 3, 0)
    node _T_985 = bits(indices_rom[_T_984], 2, 2) @[FFT.scala 90:16]
    node _T_988 = mux(_T_985, _T_937, _T_964) @[FFT.scala 90:10]
    wire _T_991 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 84:30]
    _T_991 is invalid @[FFT.scala 84:30]
    node _T_993 = add(start, UInt<3>("h04")) @[FFT.scala 85:55]
    node _T_994 = tail(_T_993, 1) @[FFT.scala 85:55]
    node _T_997 = or(_T_994, UInt<4>("h00"))
    node _T_998 = bits(_T_997, 3, 0)
    node _T_999 = bits(indices_rom[_T_998], 1, 0) @[FFT.scala 85:64]
    node _T_1006 = sub(asFixedPoint(UInt<1>("h00"), 0), twiddle_rom[_T_999].real) @[FixedPointTypeClass.scala 30:22]
    wire _T_1015 : {real : Fixed<20><<18>>, imag : Fixed<21><<18>>} @[DspComplex.scala 30:22]
    _T_1015 is invalid @[DspComplex.scala 30:22]
    _T_1015.real <= twiddle_rom[_T_999].imag @[DspComplex.scala 31:17]
    _T_1015.imag <= _T_1006 @[DspComplex.scala 32:17]
    _T_991.imag <= _T_1015.imag @[FFT.scala 85:23]
    _T_991.real <= _T_1015.real @[FFT.scala 85:23]
    wire _T_1018 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 86:30]
    _T_1018 is invalid @[FFT.scala 86:30]
    node _T_1020 = add(start, UInt<3>("h04")) @[FFT.scala 87:55]
    node _T_1021 = tail(_T_1020, 1) @[FFT.scala 87:55]
    node _T_1024 = or(_T_1021, UInt<4>("h00"))
    node _T_1025 = bits(_T_1024, 3, 0)
    node _T_1031 = bits(indices_rom[_T_1025], 1, 0)
    _T_1018.imag <= twiddle_rom[_T_1031].imag @[FFT.scala 87:23]
    _T_1018.real <= twiddle_rom[_T_1031].real @[FFT.scala 87:23]
    node _T_1033 = add(start, UInt<3>("h04")) @[FFT.scala 89:36]
    node _T_1034 = tail(_T_1033, 1) @[FFT.scala 89:36]
    node _T_1037 = or(_T_1034, UInt<4>("h00"))
    node _T_1038 = bits(_T_1037, 3, 0)
    node _T_1039 = bits(indices_rom[_T_1038], 2, 2) @[FFT.scala 90:16]
    node _T_1042 = mux(_T_1039, _T_991, _T_1018) @[FFT.scala 90:10]
    wire _T_1045 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 84:30]
    _T_1045 is invalid @[FFT.scala 84:30]
    node _T_1047 = add(start, UInt<3>("h05")) @[FFT.scala 85:55]
    node _T_1048 = tail(_T_1047, 1) @[FFT.scala 85:55]
    node _T_1051 = or(_T_1048, UInt<4>("h00"))
    node _T_1052 = bits(_T_1051, 3, 0)
    node _T_1053 = bits(indices_rom[_T_1052], 1, 0) @[FFT.scala 85:64]
    node _T_1060 = sub(asFixedPoint(UInt<1>("h00"), 0), twiddle_rom[_T_1053].real) @[FixedPointTypeClass.scala 30:22]
    wire _T_1069 : {real : Fixed<20><<18>>, imag : Fixed<21><<18>>} @[DspComplex.scala 30:22]
    _T_1069 is invalid @[DspComplex.scala 30:22]
    _T_1069.real <= twiddle_rom[_T_1053].imag @[DspComplex.scala 31:17]
    _T_1069.imag <= _T_1060 @[DspComplex.scala 32:17]
    _T_1045.imag <= _T_1069.imag @[FFT.scala 85:23]
    _T_1045.real <= _T_1069.real @[FFT.scala 85:23]
    wire _T_1072 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 86:30]
    _T_1072 is invalid @[FFT.scala 86:30]
    node _T_1074 = add(start, UInt<3>("h05")) @[FFT.scala 87:55]
    node _T_1075 = tail(_T_1074, 1) @[FFT.scala 87:55]
    node _T_1078 = or(_T_1075, UInt<4>("h00"))
    node _T_1079 = bits(_T_1078, 3, 0)
    node _T_1085 = bits(indices_rom[_T_1079], 1, 0)
    _T_1072.imag <= twiddle_rom[_T_1085].imag @[FFT.scala 87:23]
    _T_1072.real <= twiddle_rom[_T_1085].real @[FFT.scala 87:23]
    node _T_1087 = add(start, UInt<3>("h05")) @[FFT.scala 89:36]
    node _T_1088 = tail(_T_1087, 1) @[FFT.scala 89:36]
    node _T_1091 = or(_T_1088, UInt<4>("h00"))
    node _T_1092 = bits(_T_1091, 3, 0)
    node _T_1093 = bits(indices_rom[_T_1092], 2, 2) @[FFT.scala 90:16]
    node _T_1096 = mux(_T_1093, _T_1045, _T_1072) @[FFT.scala 90:10]
    wire _T_1099 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 84:30]
    _T_1099 is invalid @[FFT.scala 84:30]
    node _T_1101 = add(start, UInt<3>("h06")) @[FFT.scala 85:55]
    node _T_1102 = tail(_T_1101, 1) @[FFT.scala 85:55]
    node _T_1105 = or(_T_1102, UInt<4>("h00"))
    node _T_1106 = bits(_T_1105, 3, 0)
    node _T_1107 = bits(indices_rom[_T_1106], 1, 0) @[FFT.scala 85:64]
    node _T_1114 = sub(asFixedPoint(UInt<1>("h00"), 0), twiddle_rom[_T_1107].real) @[FixedPointTypeClass.scala 30:22]
    wire _T_1123 : {real : Fixed<20><<18>>, imag : Fixed<21><<18>>} @[DspComplex.scala 30:22]
    _T_1123 is invalid @[DspComplex.scala 30:22]
    _T_1123.real <= twiddle_rom[_T_1107].imag @[DspComplex.scala 31:17]
    _T_1123.imag <= _T_1114 @[DspComplex.scala 32:17]
    _T_1099.imag <= _T_1123.imag @[FFT.scala 85:23]
    _T_1099.real <= _T_1123.real @[FFT.scala 85:23]
    wire _T_1126 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>} @[FFT.scala 86:30]
    _T_1126 is invalid @[FFT.scala 86:30]
    node _T_1128 = add(start, UInt<3>("h06")) @[FFT.scala 87:55]
    node _T_1129 = tail(_T_1128, 1) @[FFT.scala 87:55]
    node _T_1132 = or(_T_1129, UInt<4>("h00"))
    node _T_1133 = bits(_T_1132, 3, 0)
    node _T_1139 = bits(indices_rom[_T_1133], 1, 0)
    _T_1126.imag <= twiddle_rom[_T_1139].imag @[FFT.scala 87:23]
    _T_1126.real <= twiddle_rom[_T_1139].real @[FFT.scala 87:23]
    node _T_1141 = add(start, UInt<3>("h06")) @[FFT.scala 89:36]
    node _T_1142 = tail(_T_1141, 1) @[FFT.scala 89:36]
    node _T_1145 = or(_T_1142, UInt<4>("h00"))
    node _T_1146 = bits(_T_1145, 3, 0)
    node _T_1147 = bits(indices_rom[_T_1146], 2, 2) @[FFT.scala 90:16]
    node _T_1150 = mux(_T_1147, _T_1099, _T_1126) @[FFT.scala 90:10]
    wire _T_1169 : {real : Fixed<20><<18>>, imag : Fixed<20><<18>>}[7] @[FFT.scala 83:19]
    _T_1169 is invalid @[FFT.scala 83:19]
    _T_1169[0].imag <= _T_826.imag @[FFT.scala 83:19]
    _T_1169[0].real <= _T_826.real @[FFT.scala 83:19]
    _T_1169[1].imag <= _T_880.imag @[FFT.scala 83:19]
    _T_1169[1].real <= _T_880.real @[FFT.scala 83:19]
    _T_1169[2].imag <= _T_934.imag @[FFT.scala 83:19]
    _T_1169[2].real <= _T_934.real @[FFT.scala 83:19]
    _T_1169[3].imag <= _T_988.imag @[FFT.scala 83:19]
    _T_1169[3].real <= _T_988.real @[FFT.scala 83:19]
    _T_1169[4].imag <= _T_1042.imag @[FFT.scala 83:19]
    _T_1169[4].real <= _T_1042.real @[FFT.scala 83:19]
    _T_1169[5].imag <= _T_1096.imag @[FFT.scala 83:19]
    _T_1169[5].real <= _T_1096.real @[FFT.scala 83:19]
    _T_1169[6].imag <= _T_1150.imag @[FFT.scala 83:19]
    _T_1169[6].real <= _T_1150.real @[FFT.scala 83:19]
    twiddle[0].imag <= _T_1169[0].imag @[FFT.scala 83:13]
    twiddle[0].real <= _T_1169[0].real @[FFT.scala 83:13]
    twiddle[1].imag <= _T_1169[1].imag @[FFT.scala 83:13]
    twiddle[1].real <= _T_1169[1].real @[FFT.scala 83:13]
    twiddle[2].imag <= _T_1169[2].imag @[FFT.scala 83:13]
    twiddle[2].real <= _T_1169[2].real @[FFT.scala 83:13]
    twiddle[3].imag <= _T_1169[3].imag @[FFT.scala 83:13]
    twiddle[3].real <= _T_1169[3].real @[FFT.scala 83:13]
    twiddle[4].imag <= _T_1169[4].imag @[FFT.scala 83:13]
    twiddle[4].real <= _T_1169[4].real @[FFT.scala 83:13]
    twiddle[5].imag <= _T_1169[5].imag @[FFT.scala 83:13]
    twiddle[5].real <= _T_1169[5].real @[FFT.scala 83:13]
    twiddle[6].imag <= _T_1169[6].imag @[FFT.scala 83:13]
    twiddle[6].real <= _T_1169[6].real @[FFT.scala 83:13]
    wire stage_outputs_0_0 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_0_0 is invalid @[FFT.scala 99:75]
    wire stage_outputs_0_1 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_0_1 is invalid @[FFT.scala 99:75]
    wire stage_outputs_0_2 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_0_2 is invalid @[FFT.scala 99:75]
    wire stage_outputs_0_3 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_0_3 is invalid @[FFT.scala 99:75]
    wire stage_outputs_0_4 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_0_4 is invalid @[FFT.scala 99:75]
    wire stage_outputs_0_5 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_0_5 is invalid @[FFT.scala 99:75]
    wire stage_outputs_0_6 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_0_6 is invalid @[FFT.scala 99:75]
    wire stage_outputs_0_7 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_0_7 is invalid @[FFT.scala 99:75]
    wire stage_outputs_1_0 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_1_0 is invalid @[FFT.scala 99:75]
    wire stage_outputs_1_1 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_1_1 is invalid @[FFT.scala 99:75]
    wire stage_outputs_1_2 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_1_2 is invalid @[FFT.scala 99:75]
    wire stage_outputs_1_3 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_1_3 is invalid @[FFT.scala 99:75]
    wire stage_outputs_1_4 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_1_4 is invalid @[FFT.scala 99:75]
    wire stage_outputs_1_5 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_1_5 is invalid @[FFT.scala 99:75]
    wire stage_outputs_1_6 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_1_6 is invalid @[FFT.scala 99:75]
    wire stage_outputs_1_7 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_1_7 is invalid @[FFT.scala 99:75]
    wire stage_outputs_2_0 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_2_0 is invalid @[FFT.scala 99:75]
    wire stage_outputs_2_1 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_2_1 is invalid @[FFT.scala 99:75]
    wire stage_outputs_2_2 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_2_2 is invalid @[FFT.scala 99:75]
    wire stage_outputs_2_3 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_2_3 is invalid @[FFT.scala 99:75]
    wire stage_outputs_2_4 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_2_4 is invalid @[FFT.scala 99:75]
    wire stage_outputs_2_5 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_2_5 is invalid @[FFT.scala 99:75]
    wire stage_outputs_2_6 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_2_6 is invalid @[FFT.scala 99:75]
    wire stage_outputs_2_7 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_2_7 is invalid @[FFT.scala 99:75]
    wire stage_outputs_3_0 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_3_0 is invalid @[FFT.scala 99:75]
    wire stage_outputs_3_1 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_3_1 is invalid @[FFT.scala 99:75]
    wire stage_outputs_3_2 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_3_2 is invalid @[FFT.scala 99:75]
    wire stage_outputs_3_3 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_3_3 is invalid @[FFT.scala 99:75]
    wire stage_outputs_3_4 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_3_4 is invalid @[FFT.scala 99:75]
    wire stage_outputs_3_5 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_3_5 is invalid @[FFT.scala 99:75]
    wire stage_outputs_3_6 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_3_6 is invalid @[FFT.scala 99:75]
    wire stage_outputs_3_7 : {real : Fixed<20><<8>>, imag : Fixed<20><<8>>} @[FFT.scala 99:75]
    stage_outputs_3_7 is invalid @[FFT.scala 99:75]
    stage_outputs_0_0.imag <= io.in.bits[0].imag @[FFT.scala 100:67]
    stage_outputs_0_0.real <= io.in.bits[0].real @[FFT.scala 100:67]
    stage_outputs_0_1.imag <= io.in.bits[1].imag @[FFT.scala 100:67]
    stage_outputs_0_1.real <= io.in.bits[1].real @[FFT.scala 100:67]
    stage_outputs_0_2.imag <= io.in.bits[2].imag @[FFT.scala 100:67]
    stage_outputs_0_2.real <= io.in.bits[2].real @[FFT.scala 100:67]
    stage_outputs_0_3.imag <= io.in.bits[3].imag @[FFT.scala 100:67]
    stage_outputs_0_3.real <= io.in.bits[3].real @[FFT.scala 100:67]
    stage_outputs_0_4.imag <= io.in.bits[4].imag @[FFT.scala 100:67]
    stage_outputs_0_4.real <= io.in.bits[4].real @[FFT.scala 100:67]
    stage_outputs_0_5.imag <= io.in.bits[5].imag @[FFT.scala 100:67]
    stage_outputs_0_5.real <= io.in.bits[5].real @[FFT.scala 100:67]
    stage_outputs_0_6.imag <= io.in.bits[6].imag @[FFT.scala 100:67]
    stage_outputs_0_6.real <= io.in.bits[6].real @[FFT.scala 100:67]
    stage_outputs_0_7.imag <= io.in.bits[7].imag @[FFT.scala 100:67]
    stage_outputs_0_7.real <= io.in.bits[7].real @[FFT.scala 100:67]
    node _T_1279 = add(twiddle[0].real, twiddle[0].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1281 = add(stage_outputs_0_4.real, stage_outputs_0_4.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1283 = sub(stage_outputs_0_4.imag, stage_outputs_0_4.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1285 = mul(stage_outputs_0_4.real, _T_1279) @[FixedPointTypeClass.scala 155:35]
    node _T_1287 = bpset(_T_1285, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1288 = mul(_T_1281, twiddle[0].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1290 = bpset(_T_1288, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1291 = mul(_T_1283, twiddle[0].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1293 = bpset(_T_1291, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1294 = sub(_T_1287, _T_1290) @[FixedPointTypeClass.scala 30:22]
    node _T_1296 = add(_T_1287, _T_1293) @[FixedPointTypeClass.scala 22:22]
    wire _T_1305 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1305 is invalid @[DspComplex.scala 30:22]
    _T_1305.real <= _T_1294 @[DspComplex.scala 31:17]
    _T_1305.imag <= _T_1296 @[DspComplex.scala 32:17]
    node _T_1306 = add(stage_outputs_0_0.real, _T_1305.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1308 = add(stage_outputs_0_0.imag, _T_1305.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1317 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1317 is invalid @[DspComplex.scala 30:22]
    _T_1317.real <= _T_1306 @[DspComplex.scala 31:17]
    _T_1317.imag <= _T_1308 @[DspComplex.scala 32:17]
    node _T_1318 = sub(stage_outputs_0_0.real, _T_1305.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1320 = sub(stage_outputs_0_0.imag, _T_1305.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1329 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1329 is invalid @[DspComplex.scala 30:22]
    _T_1329.real <= _T_1318 @[DspComplex.scala 31:17]
    _T_1329.imag <= _T_1320 @[DspComplex.scala 32:17]
    stage_outputs_1_0.imag <= _T_1317.imag @[FFT.scala 124:14]
    stage_outputs_1_0.real <= _T_1317.real @[FFT.scala 124:14]
    stage_outputs_1_4.imag <= _T_1329.imag @[FFT.scala 124:14]
    stage_outputs_1_4.real <= _T_1329.real @[FFT.scala 124:14]
    node _T_1336 = add(twiddle[0].real, twiddle[0].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1338 = add(stage_outputs_0_5.real, stage_outputs_0_5.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1340 = sub(stage_outputs_0_5.imag, stage_outputs_0_5.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1342 = mul(stage_outputs_0_5.real, _T_1336) @[FixedPointTypeClass.scala 155:35]
    node _T_1344 = bpset(_T_1342, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1345 = mul(_T_1338, twiddle[0].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1347 = bpset(_T_1345, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1348 = mul(_T_1340, twiddle[0].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1350 = bpset(_T_1348, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1351 = sub(_T_1344, _T_1347) @[FixedPointTypeClass.scala 30:22]
    node _T_1353 = add(_T_1344, _T_1350) @[FixedPointTypeClass.scala 22:22]
    wire _T_1362 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1362 is invalid @[DspComplex.scala 30:22]
    _T_1362.real <= _T_1351 @[DspComplex.scala 31:17]
    _T_1362.imag <= _T_1353 @[DspComplex.scala 32:17]
    node _T_1363 = add(stage_outputs_0_1.real, _T_1362.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1365 = add(stage_outputs_0_1.imag, _T_1362.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1374 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1374 is invalid @[DspComplex.scala 30:22]
    _T_1374.real <= _T_1363 @[DspComplex.scala 31:17]
    _T_1374.imag <= _T_1365 @[DspComplex.scala 32:17]
    node _T_1375 = sub(stage_outputs_0_1.real, _T_1362.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1377 = sub(stage_outputs_0_1.imag, _T_1362.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1386 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1386 is invalid @[DspComplex.scala 30:22]
    _T_1386.real <= _T_1375 @[DspComplex.scala 31:17]
    _T_1386.imag <= _T_1377 @[DspComplex.scala 32:17]
    stage_outputs_1_1.imag <= _T_1374.imag @[FFT.scala 124:14]
    stage_outputs_1_1.real <= _T_1374.real @[FFT.scala 124:14]
    stage_outputs_1_5.imag <= _T_1386.imag @[FFT.scala 124:14]
    stage_outputs_1_5.real <= _T_1386.real @[FFT.scala 124:14]
    node _T_1393 = add(twiddle[0].real, twiddle[0].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1395 = add(stage_outputs_0_6.real, stage_outputs_0_6.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1397 = sub(stage_outputs_0_6.imag, stage_outputs_0_6.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1399 = mul(stage_outputs_0_6.real, _T_1393) @[FixedPointTypeClass.scala 155:35]
    node _T_1401 = bpset(_T_1399, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1402 = mul(_T_1395, twiddle[0].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1404 = bpset(_T_1402, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1405 = mul(_T_1397, twiddle[0].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1407 = bpset(_T_1405, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1408 = sub(_T_1401, _T_1404) @[FixedPointTypeClass.scala 30:22]
    node _T_1410 = add(_T_1401, _T_1407) @[FixedPointTypeClass.scala 22:22]
    wire _T_1419 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1419 is invalid @[DspComplex.scala 30:22]
    _T_1419.real <= _T_1408 @[DspComplex.scala 31:17]
    _T_1419.imag <= _T_1410 @[DspComplex.scala 32:17]
    node _T_1420 = add(stage_outputs_0_2.real, _T_1419.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1422 = add(stage_outputs_0_2.imag, _T_1419.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1431 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1431 is invalid @[DspComplex.scala 30:22]
    _T_1431.real <= _T_1420 @[DspComplex.scala 31:17]
    _T_1431.imag <= _T_1422 @[DspComplex.scala 32:17]
    node _T_1432 = sub(stage_outputs_0_2.real, _T_1419.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1434 = sub(stage_outputs_0_2.imag, _T_1419.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1443 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1443 is invalid @[DspComplex.scala 30:22]
    _T_1443.real <= _T_1432 @[DspComplex.scala 31:17]
    _T_1443.imag <= _T_1434 @[DspComplex.scala 32:17]
    stage_outputs_1_2.imag <= _T_1431.imag @[FFT.scala 124:14]
    stage_outputs_1_2.real <= _T_1431.real @[FFT.scala 124:14]
    stage_outputs_1_6.imag <= _T_1443.imag @[FFT.scala 124:14]
    stage_outputs_1_6.real <= _T_1443.real @[FFT.scala 124:14]
    node _T_1450 = add(twiddle[0].real, twiddle[0].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1452 = add(stage_outputs_0_7.real, stage_outputs_0_7.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1454 = sub(stage_outputs_0_7.imag, stage_outputs_0_7.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1456 = mul(stage_outputs_0_7.real, _T_1450) @[FixedPointTypeClass.scala 155:35]
    node _T_1458 = bpset(_T_1456, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1459 = mul(_T_1452, twiddle[0].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1461 = bpset(_T_1459, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1462 = mul(_T_1454, twiddle[0].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1464 = bpset(_T_1462, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1465 = sub(_T_1458, _T_1461) @[FixedPointTypeClass.scala 30:22]
    node _T_1467 = add(_T_1458, _T_1464) @[FixedPointTypeClass.scala 22:22]
    wire _T_1476 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1476 is invalid @[DspComplex.scala 30:22]
    _T_1476.real <= _T_1465 @[DspComplex.scala 31:17]
    _T_1476.imag <= _T_1467 @[DspComplex.scala 32:17]
    node _T_1477 = add(stage_outputs_0_3.real, _T_1476.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1479 = add(stage_outputs_0_3.imag, _T_1476.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1488 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1488 is invalid @[DspComplex.scala 30:22]
    _T_1488.real <= _T_1477 @[DspComplex.scala 31:17]
    _T_1488.imag <= _T_1479 @[DspComplex.scala 32:17]
    node _T_1489 = sub(stage_outputs_0_3.real, _T_1476.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1491 = sub(stage_outputs_0_3.imag, _T_1476.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1500 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1500 is invalid @[DspComplex.scala 30:22]
    _T_1500.real <= _T_1489 @[DspComplex.scala 31:17]
    _T_1500.imag <= _T_1491 @[DspComplex.scala 32:17]
    stage_outputs_1_3.imag <= _T_1488.imag @[FFT.scala 124:14]
    stage_outputs_1_3.real <= _T_1488.real @[FFT.scala 124:14]
    stage_outputs_1_7.imag <= _T_1500.imag @[FFT.scala 124:14]
    stage_outputs_1_7.real <= _T_1500.real @[FFT.scala 124:14]
    node _T_1507 = add(twiddle[1].real, twiddle[1].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1509 = add(stage_outputs_1_2.real, stage_outputs_1_2.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1511 = sub(stage_outputs_1_2.imag, stage_outputs_1_2.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1513 = mul(stage_outputs_1_2.real, _T_1507) @[FixedPointTypeClass.scala 155:35]
    node _T_1515 = bpset(_T_1513, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1516 = mul(_T_1509, twiddle[1].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1518 = bpset(_T_1516, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1519 = mul(_T_1511, twiddle[1].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1521 = bpset(_T_1519, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1522 = sub(_T_1515, _T_1518) @[FixedPointTypeClass.scala 30:22]
    node _T_1524 = add(_T_1515, _T_1521) @[FixedPointTypeClass.scala 22:22]
    wire _T_1533 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1533 is invalid @[DspComplex.scala 30:22]
    _T_1533.real <= _T_1522 @[DspComplex.scala 31:17]
    _T_1533.imag <= _T_1524 @[DspComplex.scala 32:17]
    node _T_1534 = add(stage_outputs_1_0.real, _T_1533.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1536 = add(stage_outputs_1_0.imag, _T_1533.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1545 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1545 is invalid @[DspComplex.scala 30:22]
    _T_1545.real <= _T_1534 @[DspComplex.scala 31:17]
    _T_1545.imag <= _T_1536 @[DspComplex.scala 32:17]
    node _T_1546 = sub(stage_outputs_1_0.real, _T_1533.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1548 = sub(stage_outputs_1_0.imag, _T_1533.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1557 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1557 is invalid @[DspComplex.scala 30:22]
    _T_1557.real <= _T_1546 @[DspComplex.scala 31:17]
    _T_1557.imag <= _T_1548 @[DspComplex.scala 32:17]
    stage_outputs_2_0.imag <= _T_1545.imag @[FFT.scala 124:14]
    stage_outputs_2_0.real <= _T_1545.real @[FFT.scala 124:14]
    stage_outputs_2_2.imag <= _T_1557.imag @[FFT.scala 124:14]
    stage_outputs_2_2.real <= _T_1557.real @[FFT.scala 124:14]
    node _T_1564 = add(twiddle[1].real, twiddle[1].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1566 = add(stage_outputs_1_3.real, stage_outputs_1_3.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1568 = sub(stage_outputs_1_3.imag, stage_outputs_1_3.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1570 = mul(stage_outputs_1_3.real, _T_1564) @[FixedPointTypeClass.scala 155:35]
    node _T_1572 = bpset(_T_1570, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1573 = mul(_T_1566, twiddle[1].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1575 = bpset(_T_1573, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1576 = mul(_T_1568, twiddle[1].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1578 = bpset(_T_1576, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1579 = sub(_T_1572, _T_1575) @[FixedPointTypeClass.scala 30:22]
    node _T_1581 = add(_T_1572, _T_1578) @[FixedPointTypeClass.scala 22:22]
    wire _T_1590 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1590 is invalid @[DspComplex.scala 30:22]
    _T_1590.real <= _T_1579 @[DspComplex.scala 31:17]
    _T_1590.imag <= _T_1581 @[DspComplex.scala 32:17]
    node _T_1591 = add(stage_outputs_1_1.real, _T_1590.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1593 = add(stage_outputs_1_1.imag, _T_1590.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1602 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1602 is invalid @[DspComplex.scala 30:22]
    _T_1602.real <= _T_1591 @[DspComplex.scala 31:17]
    _T_1602.imag <= _T_1593 @[DspComplex.scala 32:17]
    node _T_1603 = sub(stage_outputs_1_1.real, _T_1590.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1605 = sub(stage_outputs_1_1.imag, _T_1590.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1614 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1614 is invalid @[DspComplex.scala 30:22]
    _T_1614.real <= _T_1603 @[DspComplex.scala 31:17]
    _T_1614.imag <= _T_1605 @[DspComplex.scala 32:17]
    stage_outputs_2_1.imag <= _T_1602.imag @[FFT.scala 124:14]
    stage_outputs_2_1.real <= _T_1602.real @[FFT.scala 124:14]
    stage_outputs_2_3.imag <= _T_1614.imag @[FFT.scala 124:14]
    stage_outputs_2_3.real <= _T_1614.real @[FFT.scala 124:14]
    node _T_1621 = add(twiddle[4].real, twiddle[4].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1623 = add(stage_outputs_1_6.real, stage_outputs_1_6.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1625 = sub(stage_outputs_1_6.imag, stage_outputs_1_6.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1627 = mul(stage_outputs_1_6.real, _T_1621) @[FixedPointTypeClass.scala 155:35]
    node _T_1629 = bpset(_T_1627, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1630 = mul(_T_1623, twiddle[4].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1632 = bpset(_T_1630, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1633 = mul(_T_1625, twiddle[4].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1635 = bpset(_T_1633, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1636 = sub(_T_1629, _T_1632) @[FixedPointTypeClass.scala 30:22]
    node _T_1638 = add(_T_1629, _T_1635) @[FixedPointTypeClass.scala 22:22]
    wire _T_1647 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1647 is invalid @[DspComplex.scala 30:22]
    _T_1647.real <= _T_1636 @[DspComplex.scala 31:17]
    _T_1647.imag <= _T_1638 @[DspComplex.scala 32:17]
    node _T_1648 = add(stage_outputs_1_4.real, _T_1647.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1650 = add(stage_outputs_1_4.imag, _T_1647.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1659 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1659 is invalid @[DspComplex.scala 30:22]
    _T_1659.real <= _T_1648 @[DspComplex.scala 31:17]
    _T_1659.imag <= _T_1650 @[DspComplex.scala 32:17]
    node _T_1660 = sub(stage_outputs_1_4.real, _T_1647.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1662 = sub(stage_outputs_1_4.imag, _T_1647.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1671 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1671 is invalid @[DspComplex.scala 30:22]
    _T_1671.real <= _T_1660 @[DspComplex.scala 31:17]
    _T_1671.imag <= _T_1662 @[DspComplex.scala 32:17]
    stage_outputs_2_4.imag <= _T_1659.imag @[FFT.scala 124:14]
    stage_outputs_2_4.real <= _T_1659.real @[FFT.scala 124:14]
    stage_outputs_2_6.imag <= _T_1671.imag @[FFT.scala 124:14]
    stage_outputs_2_6.real <= _T_1671.real @[FFT.scala 124:14]
    node _T_1678 = add(twiddle[4].real, twiddle[4].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1680 = add(stage_outputs_1_7.real, stage_outputs_1_7.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1682 = sub(stage_outputs_1_7.imag, stage_outputs_1_7.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1684 = mul(stage_outputs_1_7.real, _T_1678) @[FixedPointTypeClass.scala 155:35]
    node _T_1686 = bpset(_T_1684, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1687 = mul(_T_1680, twiddle[4].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1689 = bpset(_T_1687, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1690 = mul(_T_1682, twiddle[4].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1692 = bpset(_T_1690, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1693 = sub(_T_1686, _T_1689) @[FixedPointTypeClass.scala 30:22]
    node _T_1695 = add(_T_1686, _T_1692) @[FixedPointTypeClass.scala 22:22]
    wire _T_1704 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1704 is invalid @[DspComplex.scala 30:22]
    _T_1704.real <= _T_1693 @[DspComplex.scala 31:17]
    _T_1704.imag <= _T_1695 @[DspComplex.scala 32:17]
    node _T_1705 = add(stage_outputs_1_5.real, _T_1704.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1707 = add(stage_outputs_1_5.imag, _T_1704.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1716 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1716 is invalid @[DspComplex.scala 30:22]
    _T_1716.real <= _T_1705 @[DspComplex.scala 31:17]
    _T_1716.imag <= _T_1707 @[DspComplex.scala 32:17]
    node _T_1717 = sub(stage_outputs_1_5.real, _T_1704.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1719 = sub(stage_outputs_1_5.imag, _T_1704.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1728 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1728 is invalid @[DspComplex.scala 30:22]
    _T_1728.real <= _T_1717 @[DspComplex.scala 31:17]
    _T_1728.imag <= _T_1719 @[DspComplex.scala 32:17]
    stage_outputs_2_5.imag <= _T_1716.imag @[FFT.scala 124:14]
    stage_outputs_2_5.real <= _T_1716.real @[FFT.scala 124:14]
    stage_outputs_2_7.imag <= _T_1728.imag @[FFT.scala 124:14]
    stage_outputs_2_7.real <= _T_1728.real @[FFT.scala 124:14]
    node _T_1735 = add(twiddle[2].real, twiddle[2].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1737 = add(stage_outputs_2_1.real, stage_outputs_2_1.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1739 = sub(stage_outputs_2_1.imag, stage_outputs_2_1.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1741 = mul(stage_outputs_2_1.real, _T_1735) @[FixedPointTypeClass.scala 155:35]
    node _T_1743 = bpset(_T_1741, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1744 = mul(_T_1737, twiddle[2].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1746 = bpset(_T_1744, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1747 = mul(_T_1739, twiddle[2].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1749 = bpset(_T_1747, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1750 = sub(_T_1743, _T_1746) @[FixedPointTypeClass.scala 30:22]
    node _T_1752 = add(_T_1743, _T_1749) @[FixedPointTypeClass.scala 22:22]
    wire _T_1761 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1761 is invalid @[DspComplex.scala 30:22]
    _T_1761.real <= _T_1750 @[DspComplex.scala 31:17]
    _T_1761.imag <= _T_1752 @[DspComplex.scala 32:17]
    node _T_1762 = add(stage_outputs_2_0.real, _T_1761.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1764 = add(stage_outputs_2_0.imag, _T_1761.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1773 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1773 is invalid @[DspComplex.scala 30:22]
    _T_1773.real <= _T_1762 @[DspComplex.scala 31:17]
    _T_1773.imag <= _T_1764 @[DspComplex.scala 32:17]
    node _T_1774 = sub(stage_outputs_2_0.real, _T_1761.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1776 = sub(stage_outputs_2_0.imag, _T_1761.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1785 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1785 is invalid @[DspComplex.scala 30:22]
    _T_1785.real <= _T_1774 @[DspComplex.scala 31:17]
    _T_1785.imag <= _T_1776 @[DspComplex.scala 32:17]
    stage_outputs_3_0.imag <= _T_1773.imag @[FFT.scala 124:14]
    stage_outputs_3_0.real <= _T_1773.real @[FFT.scala 124:14]
    stage_outputs_3_1.imag <= _T_1785.imag @[FFT.scala 124:14]
    stage_outputs_3_1.real <= _T_1785.real @[FFT.scala 124:14]
    node _T_1792 = add(twiddle[3].real, twiddle[3].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1794 = add(stage_outputs_2_3.real, stage_outputs_2_3.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1796 = sub(stage_outputs_2_3.imag, stage_outputs_2_3.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1798 = mul(stage_outputs_2_3.real, _T_1792) @[FixedPointTypeClass.scala 155:35]
    node _T_1800 = bpset(_T_1798, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1801 = mul(_T_1794, twiddle[3].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1803 = bpset(_T_1801, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1804 = mul(_T_1796, twiddle[3].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1806 = bpset(_T_1804, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1807 = sub(_T_1800, _T_1803) @[FixedPointTypeClass.scala 30:22]
    node _T_1809 = add(_T_1800, _T_1806) @[FixedPointTypeClass.scala 22:22]
    wire _T_1818 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1818 is invalid @[DspComplex.scala 30:22]
    _T_1818.real <= _T_1807 @[DspComplex.scala 31:17]
    _T_1818.imag <= _T_1809 @[DspComplex.scala 32:17]
    node _T_1819 = add(stage_outputs_2_2.real, _T_1818.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1821 = add(stage_outputs_2_2.imag, _T_1818.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1830 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1830 is invalid @[DspComplex.scala 30:22]
    _T_1830.real <= _T_1819 @[DspComplex.scala 31:17]
    _T_1830.imag <= _T_1821 @[DspComplex.scala 32:17]
    node _T_1831 = sub(stage_outputs_2_2.real, _T_1818.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1833 = sub(stage_outputs_2_2.imag, _T_1818.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1842 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1842 is invalid @[DspComplex.scala 30:22]
    _T_1842.real <= _T_1831 @[DspComplex.scala 31:17]
    _T_1842.imag <= _T_1833 @[DspComplex.scala 32:17]
    stage_outputs_3_2.imag <= _T_1830.imag @[FFT.scala 124:14]
    stage_outputs_3_2.real <= _T_1830.real @[FFT.scala 124:14]
    stage_outputs_3_3.imag <= _T_1842.imag @[FFT.scala 124:14]
    stage_outputs_3_3.real <= _T_1842.real @[FFT.scala 124:14]
    node _T_1849 = add(twiddle[5].real, twiddle[5].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1851 = add(stage_outputs_2_5.real, stage_outputs_2_5.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1853 = sub(stage_outputs_2_5.imag, stage_outputs_2_5.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1855 = mul(stage_outputs_2_5.real, _T_1849) @[FixedPointTypeClass.scala 155:35]
    node _T_1857 = bpset(_T_1855, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1858 = mul(_T_1851, twiddle[5].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1860 = bpset(_T_1858, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1861 = mul(_T_1853, twiddle[5].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1863 = bpset(_T_1861, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1864 = sub(_T_1857, _T_1860) @[FixedPointTypeClass.scala 30:22]
    node _T_1866 = add(_T_1857, _T_1863) @[FixedPointTypeClass.scala 22:22]
    wire _T_1875 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1875 is invalid @[DspComplex.scala 30:22]
    _T_1875.real <= _T_1864 @[DspComplex.scala 31:17]
    _T_1875.imag <= _T_1866 @[DspComplex.scala 32:17]
    node _T_1876 = add(stage_outputs_2_4.real, _T_1875.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1878 = add(stage_outputs_2_4.imag, _T_1875.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1887 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1887 is invalid @[DspComplex.scala 30:22]
    _T_1887.real <= _T_1876 @[DspComplex.scala 31:17]
    _T_1887.imag <= _T_1878 @[DspComplex.scala 32:17]
    node _T_1888 = sub(stage_outputs_2_4.real, _T_1875.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1890 = sub(stage_outputs_2_4.imag, _T_1875.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1899 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1899 is invalid @[DspComplex.scala 30:22]
    _T_1899.real <= _T_1888 @[DspComplex.scala 31:17]
    _T_1899.imag <= _T_1890 @[DspComplex.scala 32:17]
    stage_outputs_3_4.imag <= _T_1887.imag @[FFT.scala 124:14]
    stage_outputs_3_4.real <= _T_1887.real @[FFT.scala 124:14]
    stage_outputs_3_5.imag <= _T_1899.imag @[FFT.scala 124:14]
    stage_outputs_3_5.real <= _T_1899.real @[FFT.scala 124:14]
    node _T_1906 = add(twiddle[6].real, twiddle[6].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1908 = add(stage_outputs_2_7.real, stage_outputs_2_7.imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1910 = sub(stage_outputs_2_7.imag, stage_outputs_2_7.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1912 = mul(stage_outputs_2_7.real, _T_1906) @[FixedPointTypeClass.scala 155:35]
    node _T_1914 = bpset(_T_1912, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1915 = mul(_T_1908, twiddle[6].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1917 = bpset(_T_1915, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1918 = mul(_T_1910, twiddle[6].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1920 = bpset(_T_1918, 19) @[FixedPointTypeClass.scala 141:39]
    node _T_1921 = sub(_T_1914, _T_1917) @[FixedPointTypeClass.scala 30:22]
    node _T_1923 = add(_T_1914, _T_1920) @[FixedPointTypeClass.scala 22:22]
    wire _T_1932 : {real : Fixed<35><<19>>, imag : Fixed<35><<19>>} @[DspComplex.scala 30:22]
    _T_1932 is invalid @[DspComplex.scala 30:22]
    _T_1932.real <= _T_1921 @[DspComplex.scala 31:17]
    _T_1932.imag <= _T_1923 @[DspComplex.scala 32:17]
    node _T_1933 = add(stage_outputs_2_6.real, _T_1932.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1935 = add(stage_outputs_2_6.imag, _T_1932.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1944 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1944 is invalid @[DspComplex.scala 30:22]
    _T_1944.real <= _T_1933 @[DspComplex.scala 31:17]
    _T_1944.imag <= _T_1935 @[DspComplex.scala 32:17]
    node _T_1945 = sub(stage_outputs_2_6.real, _T_1932.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1947 = sub(stage_outputs_2_6.imag, _T_1932.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1956 : {real : Fixed<36><<19>>, imag : Fixed<36><<19>>} @[DspComplex.scala 30:22]
    _T_1956 is invalid @[DspComplex.scala 30:22]
    _T_1956.real <= _T_1945 @[DspComplex.scala 31:17]
    _T_1956.imag <= _T_1947 @[DspComplex.scala 32:17]
    stage_outputs_3_6.imag <= _T_1944.imag @[FFT.scala 124:14]
    stage_outputs_3_6.real <= _T_1944.real @[FFT.scala 124:14]
    stage_outputs_3_7.imag <= _T_1956.imag @[FFT.scala 124:14]
    stage_outputs_3_7.real <= _T_1956.real @[FFT.scala 124:14]
    io.out.bits[0].imag <= stage_outputs_3_0.imag @[FFT.scala 132:15]
    io.out.bits[0].real <= stage_outputs_3_0.real @[FFT.scala 132:15]
    io.out.bits[1].imag <= stage_outputs_3_1.imag @[FFT.scala 132:15]
    io.out.bits[1].real <= stage_outputs_3_1.real @[FFT.scala 132:15]
    io.out.bits[2].imag <= stage_outputs_3_2.imag @[FFT.scala 132:15]
    io.out.bits[2].real <= stage_outputs_3_2.real @[FFT.scala 132:15]
    io.out.bits[3].imag <= stage_outputs_3_3.imag @[FFT.scala 132:15]
    io.out.bits[3].real <= stage_outputs_3_3.real @[FFT.scala 132:15]
    io.out.bits[4].imag <= stage_outputs_3_4.imag @[FFT.scala 132:15]
    io.out.bits[4].real <= stage_outputs_3_4.real @[FFT.scala 132:15]
    io.out.bits[5].imag <= stage_outputs_3_5.imag @[FFT.scala 132:15]
    io.out.bits[5].real <= stage_outputs_3_5.real @[FFT.scala 132:15]
    io.out.bits[6].imag <= stage_outputs_3_6.imag @[FFT.scala 132:15]
    io.out.bits[6].real <= stage_outputs_3_6.real @[FFT.scala 132:15]
    io.out.bits[7].imag <= stage_outputs_3_7.imag @[FFT.scala 132:15]
    io.out.bits[7].real <= stage_outputs_3_7.real @[FFT.scala 132:15]

  module BiplexFFT :
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : {real : Fixed<16><<8>>, imag : Fixed<16><<8>>}[8], sync : UInt<1>}, out : {valid : UInt<1>, bits : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[8], sync : UInt<1>}}

    io is invalid
    io is invalid
    wire sync_0 : UInt<1> @[FFT.scala 153:49]
    sync_0 is invalid @[FFT.scala 153:49]
    wire sync_1 : UInt<1> @[FFT.scala 153:49]
    sync_1 is invalid @[FFT.scala 153:49]
    reg valid_delay : UInt<1>, clock @[FFT.scala 154:24]
    valid_delay <= io.in.valid @[FFT.scala 154:24]
    node _T_555 = not(valid_delay) @[FFT.scala 155:62]
    node _T_556 = and(_T_555, io.in.valid) @[FFT.scala 155:75]
    reg value : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Counter.scala 17:33]
    when UInt<1>("h01") : @[Counter.scala 62:17]
      node _T_560 = eq(value, UInt<1>("h01")) @[Counter.scala 25:24]
      node _T_562 = add(value, UInt<1>("h01")) @[Counter.scala 26:22]
      node _T_563 = tail(_T_562, 1) @[Counter.scala 26:22]
      value <= _T_563 @[Counter.scala 26:13]
      skip @[Counter.scala 62:17]
    node _T_564 = and(UInt<1>("h01"), _T_560) @[Counter.scala 63:20]
    wire _T_566 : UInt @[CounterWithReset.scala 10:19]
    _T_566 is invalid @[CounterWithReset.scala 10:19]
    _T_566 <= value @[CounterWithReset.scala 11:9]
    when io.in.sync : @[CounterWithReset.scala 13:25]
      value <= UInt<1>("h00") @[CounterWithReset.scala 13:32]
      skip @[CounterWithReset.scala 13:25]
    when _T_556 : @[CounterWithReset.scala 14:25]
      value <= UInt<1>("h01") @[CounterWithReset.scala 14:32]
      _T_566 <= UInt<1>("h00") @[CounterWithReset.scala 14:44]
      skip @[CounterWithReset.scala 14:25]
    sync_0 <= _T_566 @[FFT.scala 155:11]
    reg _T_573 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 22:20]
    when UInt<1>("h01") : @[Reg.scala 23:19]
      _T_573 <= sync_0 @[Reg.scala 23:23]
      skip @[Reg.scala 23:19]
    sync_1 <= _T_573 @[FFT.scala 156:89]
    node _T_575 = eq(sync_1, UInt<1>("h00")) @[FFT.scala 157:42]
    io.out.sync <= _T_575 @[FFT.scala 157:15]
    reg _T_579 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 22:20]
    when UInt<1>("h01") : @[Reg.scala 23:19]
      _T_579 <= io.in.valid @[Reg.scala 23:23]
      skip @[Reg.scala 23:19]
    reg _T_581 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 22:20]
    when UInt<1>("h01") : @[Reg.scala 23:19]
      _T_581 <= _T_579 @[Reg.scala 23:23]
      skip @[Reg.scala 23:19]
    io.out.valid <= _T_581 @[FFT.scala 158:16]
    wire _T_583 : Fixed<17><<15>> @[FFT.scala 164:20]
    _T_583 is invalid @[FFT.scala 164:20]
    wire _T_585 : Fixed<17><<15>> @[FFT.scala 165:20]
    _T_585 is invalid @[FFT.scala 165:20]
    _T_583 <= asFixedPoint(UInt<17>("h08000"), 15) @[FFT.scala 166:10]
    _T_585 <= asFixedPoint(UInt<1>("h00"), 15) @[FFT.scala 167:10]
    wire _T_593 : {real : Fixed<17><<15>>, imag : Fixed<17><<15>>} @[FFT.scala 168:23]
    _T_593 is invalid @[FFT.scala 168:23]
    _T_593.real <= _T_583 @[FFT.scala 169:18]
    _T_593.imag <= _T_585 @[FFT.scala 170:18]
    wire _T_595 : Fixed<17><<15>> @[FFT.scala 164:20]
    _T_595 is invalid @[FFT.scala 164:20]
    wire _T_597 : Fixed<17><<15>> @[FFT.scala 165:20]
    _T_597 is invalid @[FFT.scala 165:20]
    _T_595 <= asFixedPoint(UInt<16>("h07642"), 15) @[FFT.scala 166:10]
    _T_597 <= asFixedPoint(UInt<15>("h04f04"), 15) @[FFT.scala 167:10]
    wire _T_605 : {real : Fixed<17><<15>>, imag : Fixed<17><<15>>} @[FFT.scala 168:23]
    _T_605 is invalid @[FFT.scala 168:23]
    _T_605.real <= _T_595 @[FFT.scala 169:18]
    _T_605.imag <= _T_597 @[FFT.scala 170:18]
    wire _T_607 : Fixed<17><<15>> @[FFT.scala 164:20]
    _T_607 is invalid @[FFT.scala 164:20]
    wire _T_609 : Fixed<17><<15>> @[FFT.scala 165:20]
    _T_609 is invalid @[FFT.scala 165:20]
    _T_607 <= asFixedPoint(UInt<16>("h05a82"), 15) @[FFT.scala 166:10]
    _T_609 <= asFixedPoint(UInt<16>("h0a57e"), 15) @[FFT.scala 167:10]
    wire _T_617 : {real : Fixed<17><<15>>, imag : Fixed<17><<15>>} @[FFT.scala 168:23]
    _T_617 is invalid @[FFT.scala 168:23]
    _T_617.real <= _T_607 @[FFT.scala 169:18]
    _T_617.imag <= _T_609 @[FFT.scala 170:18]
    wire _T_619 : Fixed<17><<15>> @[FFT.scala 164:20]
    _T_619 is invalid @[FFT.scala 164:20]
    wire _T_621 : Fixed<17><<15>> @[FFT.scala 165:20]
    _T_621 is invalid @[FFT.scala 165:20]
    _T_619 <= asFixedPoint(UInt<15>("h030fc"), 15) @[FFT.scala 166:10]
    _T_621 <= asFixedPoint(UInt<16>("h089be"), 15) @[FFT.scala 167:10]
    wire _T_629 : {real : Fixed<17><<15>>, imag : Fixed<17><<15>>} @[FFT.scala 168:23]
    _T_629 is invalid @[FFT.scala 168:23]
    _T_629.real <= _T_619 @[FFT.scala 169:18]
    _T_629.imag <= _T_621 @[FFT.scala 170:18]
    wire twiddle_rom : {real : Fixed<17><<15>>, imag : Fixed<17><<15>>}[4] @[FFT.scala 163:24]
    twiddle_rom is invalid @[FFT.scala 163:24]
    twiddle_rom[0].imag <= _T_593.imag @[FFT.scala 163:24]
    twiddle_rom[0].real <= _T_593.real @[FFT.scala 163:24]
    twiddle_rom[1].imag <= _T_605.imag @[FFT.scala 163:24]
    twiddle_rom[1].real <= _T_605.real @[FFT.scala 163:24]
    twiddle_rom[2].imag <= _T_617.imag @[FFT.scala 163:24]
    twiddle_rom[2].real <= _T_617.real @[FFT.scala 163:24]
    twiddle_rom[3].imag <= _T_629.imag @[FFT.scala 163:24]
    twiddle_rom[3].real <= _T_629.real @[FFT.scala 163:24]
    wire indices_rom : UInt<1>[1] @[FFT.scala 173:24]
    indices_rom is invalid @[FFT.scala 173:24]
    indices_rom[0] <= UInt<1>("h00") @[FFT.scala 173:24]
    node _T_676 = add(UInt<1>("h00"), UInt<1>("h00")) @[FFT.scala 174:91]
    wire _T_681 : {real : Fixed<17><<15>>, imag : Fixed<17><<15>>} @[FFT.scala 175:49]
    _T_681 is invalid @[FFT.scala 175:49]
    wire twiddle : {real : Fixed<17><<15>>, imag : Fixed<17><<15>>}[1] @[FFT.scala 175:44]
    twiddle is invalid @[FFT.scala 175:44]
    twiddle[0].imag <= _T_681.imag @[FFT.scala 175:44]
    twiddle[0].real <= _T_681.real @[FFT.scala 175:44]
    wire _T_710 : {real : Fixed<17><<15>>, imag : Fixed<17><<15>>}[1] @[FFT.scala 186:19]
    _T_710 is invalid @[FFT.scala 186:19]
    _T_710[0].imag <= twiddle_rom[indices_rom[UInt<1>("h00")]].imag @[FFT.scala 186:19]
    _T_710[0].real <= twiddle_rom[indices_rom[UInt<1>("h00")]].real @[FFT.scala 186:19]
    twiddle[0].imag <= _T_710[0].imag @[FFT.scala 186:13]
    twiddle[0].real <= _T_710[0].real @[FFT.scala 186:13]
    wire stage_outputs_0_0 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_0_0 is invalid @[FFT.scala 201:77]
    wire stage_outputs_0_1 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_0_1 is invalid @[FFT.scala 201:77]
    wire stage_outputs_0_2 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_0_2 is invalid @[FFT.scala 201:77]
    wire stage_outputs_0_3 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_0_3 is invalid @[FFT.scala 201:77]
    wire stage_outputs_0_4 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_0_4 is invalid @[FFT.scala 201:77]
    wire stage_outputs_0_5 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_0_5 is invalid @[FFT.scala 201:77]
    wire stage_outputs_0_6 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_0_6 is invalid @[FFT.scala 201:77]
    wire stage_outputs_0_7 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_0_7 is invalid @[FFT.scala 201:77]
    wire stage_outputs_1_0 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_1_0 is invalid @[FFT.scala 201:77]
    wire stage_outputs_1_1 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_1_1 is invalid @[FFT.scala 201:77]
    wire stage_outputs_1_2 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_1_2 is invalid @[FFT.scala 201:77]
    wire stage_outputs_1_3 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_1_3 is invalid @[FFT.scala 201:77]
    wire stage_outputs_1_4 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_1_4 is invalid @[FFT.scala 201:77]
    wire stage_outputs_1_5 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_1_5 is invalid @[FFT.scala 201:77]
    wire stage_outputs_1_6 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_1_6 is invalid @[FFT.scala 201:77]
    wire stage_outputs_1_7 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_1_7 is invalid @[FFT.scala 201:77]
    wire stage_outputs_2_0 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_2_0 is invalid @[FFT.scala 201:77]
    wire stage_outputs_2_1 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_2_1 is invalid @[FFT.scala 201:77]
    wire stage_outputs_2_2 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_2_2 is invalid @[FFT.scala 201:77]
    wire stage_outputs_2_3 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_2_3 is invalid @[FFT.scala 201:77]
    wire stage_outputs_2_4 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_2_4 is invalid @[FFT.scala 201:77]
    wire stage_outputs_2_5 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_2_5 is invalid @[FFT.scala 201:77]
    wire stage_outputs_2_6 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_2_6 is invalid @[FFT.scala 201:77]
    wire stage_outputs_2_7 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>} @[FFT.scala 201:77]
    stage_outputs_2_7 is invalid @[FFT.scala 201:77]
    stage_outputs_0_0.imag <= io.in.bits[0].imag @[FFT.scala 202:67]
    stage_outputs_0_0.real <= io.in.bits[0].real @[FFT.scala 202:67]
    stage_outputs_0_1.imag <= io.in.bits[1].imag @[FFT.scala 202:67]
    stage_outputs_0_1.real <= io.in.bits[1].real @[FFT.scala 202:67]
    stage_outputs_0_2.imag <= io.in.bits[2].imag @[FFT.scala 202:67]
    stage_outputs_0_2.real <= io.in.bits[2].real @[FFT.scala 202:67]
    stage_outputs_0_3.imag <= io.in.bits[3].imag @[FFT.scala 202:67]
    stage_outputs_0_3.real <= io.in.bits[3].real @[FFT.scala 202:67]
    stage_outputs_0_4.imag <= io.in.bits[4].imag @[FFT.scala 202:67]
    stage_outputs_0_4.real <= io.in.bits[4].real @[FFT.scala 202:67]
    stage_outputs_0_5.imag <= io.in.bits[5].imag @[FFT.scala 202:67]
    stage_outputs_0_5.real <= io.in.bits[5].real @[FFT.scala 202:67]
    stage_outputs_0_6.imag <= io.in.bits[6].imag @[FFT.scala 202:67]
    stage_outputs_0_6.real <= io.in.bits[6].real @[FFT.scala 202:67]
    stage_outputs_0_7.imag <= io.in.bits[7].imag @[FFT.scala 202:67]
    stage_outputs_0_7.real <= io.in.bits[7].real @[FFT.scala 202:67]
    reg _T_776 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_776.imag <= stage_outputs_0_1.imag @[ShiftRegisterMem.scala 19:11]
    _T_776.real <= stage_outputs_0_1.real @[ShiftRegisterMem.scala 19:11]
    wire _T_785 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFT.scala 213:38]
    _T_785 is invalid @[FFT.scala 213:38]
    _T_785[0].imag <= stage_outputs_0_0.imag @[FFT.scala 213:38]
    _T_785[0].real <= stage_outputs_0_0.real @[FFT.scala 213:38]
    _T_785[1].imag <= _T_776.imag @[FFT.scala 213:38]
    _T_785[1].real <= _T_776.real @[FFT.scala 213:38]
    node _T_802 = bits(sync_0, 0, 0) @[FFT.scala 213:198]
    wire _T_805 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_805 is invalid @[FFTUtilities.scala 26:21]
    node _T_807 = add(_T_802, UInt<1>("h00")) @[FFTUtilities.scala 27:20]
    node _T_808 = tail(_T_807, 1) @[FFTUtilities.scala 27:20]
    _T_805 <= _T_808 @[FFTUtilities.scala 27:11]
    wire _T_815 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_815 is invalid @[FFTUtilities.scala 26:21]
    node _T_817 = add(_T_802, UInt<1>("h01")) @[FFTUtilities.scala 27:20]
    node _T_818 = tail(_T_817, 1) @[FFTUtilities.scala 27:20]
    _T_815 <= _T_818 @[FFTUtilities.scala 27:11]
    wire _T_832 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFTUtilities.scala 25:8]
    _T_832 is invalid @[FFTUtilities.scala 25:8]
    _T_832[0].imag <= _T_785[_T_805].imag @[FFTUtilities.scala 25:8]
    _T_832[0].real <= _T_785[_T_805].real @[FFTUtilities.scala 25:8]
    _T_832[1].imag <= _T_785[_T_815].imag @[FFTUtilities.scala 25:8]
    _T_832[1].real <= _T_785[_T_815].real @[FFTUtilities.scala 25:8]
    reg _T_855 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_855.imag <= _T_832[0].imag @[ShiftRegisterMem.scala 19:11]
    _T_855.real <= _T_832[0].real @[ShiftRegisterMem.scala 19:11]
    node _T_859 = add(twiddle[0].real, twiddle[0].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_861 = add(_T_832[1].real, _T_832[1].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_863 = sub(_T_832[1].imag, _T_832[1].real) @[FixedPointTypeClass.scala 30:22]
    node _T_865 = mul(_T_832[1].real, _T_859) @[FixedPointTypeClass.scala 155:35]
    node _T_867 = bpset(_T_865, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_868 = mul(_T_861, twiddle[0].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_870 = bpset(_T_868, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_871 = mul(_T_863, twiddle[0].real) @[FixedPointTypeClass.scala 155:35]
    node _T_873 = bpset(_T_871, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_874 = sub(_T_867, _T_870) @[FixedPointTypeClass.scala 30:22]
    node _T_876 = add(_T_867, _T_873) @[FixedPointTypeClass.scala 22:22]
    wire _T_885 : {real : Fixed<29><<16>>, imag : Fixed<29><<16>>} @[DspComplex.scala 30:22]
    _T_885 is invalid @[DspComplex.scala 30:22]
    _T_885.real <= _T_874 @[DspComplex.scala 31:17]
    _T_885.imag <= _T_876 @[DspComplex.scala 32:17]
    node _T_886 = add(_T_855.real, _T_885.real) @[FixedPointTypeClass.scala 22:22]
    node _T_888 = add(_T_855.imag, _T_885.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_897 : {real : Fixed<30><<16>>, imag : Fixed<30><<16>>} @[DspComplex.scala 30:22]
    _T_897 is invalid @[DspComplex.scala 30:22]
    _T_897.real <= _T_886 @[DspComplex.scala 31:17]
    _T_897.imag <= _T_888 @[DspComplex.scala 32:17]
    node _T_898 = sub(_T_855.real, _T_885.real) @[FixedPointTypeClass.scala 30:22]
    node _T_900 = sub(_T_855.imag, _T_885.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_909 : {real : Fixed<30><<16>>, imag : Fixed<30><<16>>} @[DspComplex.scala 30:22]
    _T_909 is invalid @[DspComplex.scala 30:22]
    _T_909.real <= _T_898 @[DspComplex.scala 31:17]
    _T_909.imag <= _T_900 @[DspComplex.scala 32:17]
    stage_outputs_1_0.imag <= _T_897.imag @[FFT.scala 217:232]
    stage_outputs_1_0.real <= _T_897.real @[FFT.scala 217:232]
    stage_outputs_1_1.imag <= _T_909.imag @[FFT.scala 217:232]
    stage_outputs_1_1.real <= _T_909.real @[FFT.scala 217:232]
    reg _T_918 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_918.imag <= stage_outputs_0_3.imag @[ShiftRegisterMem.scala 19:11]
    _T_918.real <= stage_outputs_0_3.real @[ShiftRegisterMem.scala 19:11]
    wire _T_927 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFT.scala 213:38]
    _T_927 is invalid @[FFT.scala 213:38]
    _T_927[0].imag <= stage_outputs_0_2.imag @[FFT.scala 213:38]
    _T_927[0].real <= stage_outputs_0_2.real @[FFT.scala 213:38]
    _T_927[1].imag <= _T_918.imag @[FFT.scala 213:38]
    _T_927[1].real <= _T_918.real @[FFT.scala 213:38]
    node _T_944 = bits(sync_0, 0, 0) @[FFT.scala 213:198]
    wire _T_947 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_947 is invalid @[FFTUtilities.scala 26:21]
    node _T_949 = add(_T_944, UInt<1>("h00")) @[FFTUtilities.scala 27:20]
    node _T_950 = tail(_T_949, 1) @[FFTUtilities.scala 27:20]
    _T_947 <= _T_950 @[FFTUtilities.scala 27:11]
    wire _T_957 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_957 is invalid @[FFTUtilities.scala 26:21]
    node _T_959 = add(_T_944, UInt<1>("h01")) @[FFTUtilities.scala 27:20]
    node _T_960 = tail(_T_959, 1) @[FFTUtilities.scala 27:20]
    _T_957 <= _T_960 @[FFTUtilities.scala 27:11]
    wire _T_974 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFTUtilities.scala 25:8]
    _T_974 is invalid @[FFTUtilities.scala 25:8]
    _T_974[0].imag <= _T_927[_T_947].imag @[FFTUtilities.scala 25:8]
    _T_974[0].real <= _T_927[_T_947].real @[FFTUtilities.scala 25:8]
    _T_974[1].imag <= _T_927[_T_957].imag @[FFTUtilities.scala 25:8]
    _T_974[1].real <= _T_927[_T_957].real @[FFTUtilities.scala 25:8]
    reg _T_997 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_997.imag <= _T_974[0].imag @[ShiftRegisterMem.scala 19:11]
    _T_997.real <= _T_974[0].real @[ShiftRegisterMem.scala 19:11]
    node _T_1001 = add(twiddle[0].real, twiddle[0].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1003 = add(_T_974[1].real, _T_974[1].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1005 = sub(_T_974[1].imag, _T_974[1].real) @[FixedPointTypeClass.scala 30:22]
    node _T_1007 = mul(_T_974[1].real, _T_1001) @[FixedPointTypeClass.scala 155:35]
    node _T_1009 = bpset(_T_1007, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_1010 = mul(_T_1003, twiddle[0].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1012 = bpset(_T_1010, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_1013 = mul(_T_1005, twiddle[0].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1015 = bpset(_T_1013, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_1016 = sub(_T_1009, _T_1012) @[FixedPointTypeClass.scala 30:22]
    node _T_1018 = add(_T_1009, _T_1015) @[FixedPointTypeClass.scala 22:22]
    wire _T_1027 : {real : Fixed<29><<16>>, imag : Fixed<29><<16>>} @[DspComplex.scala 30:22]
    _T_1027 is invalid @[DspComplex.scala 30:22]
    _T_1027.real <= _T_1016 @[DspComplex.scala 31:17]
    _T_1027.imag <= _T_1018 @[DspComplex.scala 32:17]
    node _T_1028 = add(_T_997.real, _T_1027.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1030 = add(_T_997.imag, _T_1027.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1039 : {real : Fixed<30><<16>>, imag : Fixed<30><<16>>} @[DspComplex.scala 30:22]
    _T_1039 is invalid @[DspComplex.scala 30:22]
    _T_1039.real <= _T_1028 @[DspComplex.scala 31:17]
    _T_1039.imag <= _T_1030 @[DspComplex.scala 32:17]
    node _T_1040 = sub(_T_997.real, _T_1027.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1042 = sub(_T_997.imag, _T_1027.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1051 : {real : Fixed<30><<16>>, imag : Fixed<30><<16>>} @[DspComplex.scala 30:22]
    _T_1051 is invalid @[DspComplex.scala 30:22]
    _T_1051.real <= _T_1040 @[DspComplex.scala 31:17]
    _T_1051.imag <= _T_1042 @[DspComplex.scala 32:17]
    stage_outputs_1_2.imag <= _T_1039.imag @[FFT.scala 217:232]
    stage_outputs_1_2.real <= _T_1039.real @[FFT.scala 217:232]
    stage_outputs_1_3.imag <= _T_1051.imag @[FFT.scala 217:232]
    stage_outputs_1_3.real <= _T_1051.real @[FFT.scala 217:232]
    reg _T_1060 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1060.imag <= stage_outputs_0_5.imag @[ShiftRegisterMem.scala 19:11]
    _T_1060.real <= stage_outputs_0_5.real @[ShiftRegisterMem.scala 19:11]
    wire _T_1069 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFT.scala 213:38]
    _T_1069 is invalid @[FFT.scala 213:38]
    _T_1069[0].imag <= stage_outputs_0_4.imag @[FFT.scala 213:38]
    _T_1069[0].real <= stage_outputs_0_4.real @[FFT.scala 213:38]
    _T_1069[1].imag <= _T_1060.imag @[FFT.scala 213:38]
    _T_1069[1].real <= _T_1060.real @[FFT.scala 213:38]
    node _T_1086 = bits(sync_0, 0, 0) @[FFT.scala 213:198]
    wire _T_1089 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1089 is invalid @[FFTUtilities.scala 26:21]
    node _T_1091 = add(_T_1086, UInt<1>("h00")) @[FFTUtilities.scala 27:20]
    node _T_1092 = tail(_T_1091, 1) @[FFTUtilities.scala 27:20]
    _T_1089 <= _T_1092 @[FFTUtilities.scala 27:11]
    wire _T_1099 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1099 is invalid @[FFTUtilities.scala 26:21]
    node _T_1101 = add(_T_1086, UInt<1>("h01")) @[FFTUtilities.scala 27:20]
    node _T_1102 = tail(_T_1101, 1) @[FFTUtilities.scala 27:20]
    _T_1099 <= _T_1102 @[FFTUtilities.scala 27:11]
    wire _T_1116 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFTUtilities.scala 25:8]
    _T_1116 is invalid @[FFTUtilities.scala 25:8]
    _T_1116[0].imag <= _T_1069[_T_1089].imag @[FFTUtilities.scala 25:8]
    _T_1116[0].real <= _T_1069[_T_1089].real @[FFTUtilities.scala 25:8]
    _T_1116[1].imag <= _T_1069[_T_1099].imag @[FFTUtilities.scala 25:8]
    _T_1116[1].real <= _T_1069[_T_1099].real @[FFTUtilities.scala 25:8]
    reg _T_1139 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1139.imag <= _T_1116[0].imag @[ShiftRegisterMem.scala 19:11]
    _T_1139.real <= _T_1116[0].real @[ShiftRegisterMem.scala 19:11]
    node _T_1143 = add(twiddle[0].real, twiddle[0].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1145 = add(_T_1116[1].real, _T_1116[1].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1147 = sub(_T_1116[1].imag, _T_1116[1].real) @[FixedPointTypeClass.scala 30:22]
    node _T_1149 = mul(_T_1116[1].real, _T_1143) @[FixedPointTypeClass.scala 155:35]
    node _T_1151 = bpset(_T_1149, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_1152 = mul(_T_1145, twiddle[0].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1154 = bpset(_T_1152, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_1155 = mul(_T_1147, twiddle[0].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1157 = bpset(_T_1155, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_1158 = sub(_T_1151, _T_1154) @[FixedPointTypeClass.scala 30:22]
    node _T_1160 = add(_T_1151, _T_1157) @[FixedPointTypeClass.scala 22:22]
    wire _T_1169 : {real : Fixed<29><<16>>, imag : Fixed<29><<16>>} @[DspComplex.scala 30:22]
    _T_1169 is invalid @[DspComplex.scala 30:22]
    _T_1169.real <= _T_1158 @[DspComplex.scala 31:17]
    _T_1169.imag <= _T_1160 @[DspComplex.scala 32:17]
    node _T_1170 = add(_T_1139.real, _T_1169.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1172 = add(_T_1139.imag, _T_1169.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1181 : {real : Fixed<30><<16>>, imag : Fixed<30><<16>>} @[DspComplex.scala 30:22]
    _T_1181 is invalid @[DspComplex.scala 30:22]
    _T_1181.real <= _T_1170 @[DspComplex.scala 31:17]
    _T_1181.imag <= _T_1172 @[DspComplex.scala 32:17]
    node _T_1182 = sub(_T_1139.real, _T_1169.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1184 = sub(_T_1139.imag, _T_1169.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1193 : {real : Fixed<30><<16>>, imag : Fixed<30><<16>>} @[DspComplex.scala 30:22]
    _T_1193 is invalid @[DspComplex.scala 30:22]
    _T_1193.real <= _T_1182 @[DspComplex.scala 31:17]
    _T_1193.imag <= _T_1184 @[DspComplex.scala 32:17]
    stage_outputs_1_4.imag <= _T_1181.imag @[FFT.scala 217:232]
    stage_outputs_1_4.real <= _T_1181.real @[FFT.scala 217:232]
    stage_outputs_1_5.imag <= _T_1193.imag @[FFT.scala 217:232]
    stage_outputs_1_5.real <= _T_1193.real @[FFT.scala 217:232]
    reg _T_1202 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1202.imag <= stage_outputs_0_7.imag @[ShiftRegisterMem.scala 19:11]
    _T_1202.real <= stage_outputs_0_7.real @[ShiftRegisterMem.scala 19:11]
    wire _T_1211 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFT.scala 213:38]
    _T_1211 is invalid @[FFT.scala 213:38]
    _T_1211[0].imag <= stage_outputs_0_6.imag @[FFT.scala 213:38]
    _T_1211[0].real <= stage_outputs_0_6.real @[FFT.scala 213:38]
    _T_1211[1].imag <= _T_1202.imag @[FFT.scala 213:38]
    _T_1211[1].real <= _T_1202.real @[FFT.scala 213:38]
    node _T_1228 = bits(sync_0, 0, 0) @[FFT.scala 213:198]
    wire _T_1231 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1231 is invalid @[FFTUtilities.scala 26:21]
    node _T_1233 = add(_T_1228, UInt<1>("h00")) @[FFTUtilities.scala 27:20]
    node _T_1234 = tail(_T_1233, 1) @[FFTUtilities.scala 27:20]
    _T_1231 <= _T_1234 @[FFTUtilities.scala 27:11]
    wire _T_1241 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1241 is invalid @[FFTUtilities.scala 26:21]
    node _T_1243 = add(_T_1228, UInt<1>("h01")) @[FFTUtilities.scala 27:20]
    node _T_1244 = tail(_T_1243, 1) @[FFTUtilities.scala 27:20]
    _T_1241 <= _T_1244 @[FFTUtilities.scala 27:11]
    wire _T_1258 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFTUtilities.scala 25:8]
    _T_1258 is invalid @[FFTUtilities.scala 25:8]
    _T_1258[0].imag <= _T_1211[_T_1231].imag @[FFTUtilities.scala 25:8]
    _T_1258[0].real <= _T_1211[_T_1231].real @[FFTUtilities.scala 25:8]
    _T_1258[1].imag <= _T_1211[_T_1241].imag @[FFTUtilities.scala 25:8]
    _T_1258[1].real <= _T_1211[_T_1241].real @[FFTUtilities.scala 25:8]
    reg _T_1281 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1281.imag <= _T_1258[0].imag @[ShiftRegisterMem.scala 19:11]
    _T_1281.real <= _T_1258[0].real @[ShiftRegisterMem.scala 19:11]
    node _T_1285 = add(twiddle[0].real, twiddle[0].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1287 = add(_T_1258[1].real, _T_1258[1].imag) @[FixedPointTypeClass.scala 22:22]
    node _T_1289 = sub(_T_1258[1].imag, _T_1258[1].real) @[FixedPointTypeClass.scala 30:22]
    node _T_1291 = mul(_T_1258[1].real, _T_1285) @[FixedPointTypeClass.scala 155:35]
    node _T_1293 = bpset(_T_1291, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_1294 = mul(_T_1287, twiddle[0].imag) @[FixedPointTypeClass.scala 155:35]
    node _T_1296 = bpset(_T_1294, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_1297 = mul(_T_1289, twiddle[0].real) @[FixedPointTypeClass.scala 155:35]
    node _T_1299 = bpset(_T_1297, 16) @[FixedPointTypeClass.scala 141:39]
    node _T_1300 = sub(_T_1293, _T_1296) @[FixedPointTypeClass.scala 30:22]
    node _T_1302 = add(_T_1293, _T_1299) @[FixedPointTypeClass.scala 22:22]
    wire _T_1311 : {real : Fixed<29><<16>>, imag : Fixed<29><<16>>} @[DspComplex.scala 30:22]
    _T_1311 is invalid @[DspComplex.scala 30:22]
    _T_1311.real <= _T_1300 @[DspComplex.scala 31:17]
    _T_1311.imag <= _T_1302 @[DspComplex.scala 32:17]
    node _T_1312 = add(_T_1281.real, _T_1311.real) @[FixedPointTypeClass.scala 22:22]
    node _T_1314 = add(_T_1281.imag, _T_1311.imag) @[FixedPointTypeClass.scala 22:22]
    wire _T_1323 : {real : Fixed<30><<16>>, imag : Fixed<30><<16>>} @[DspComplex.scala 30:22]
    _T_1323 is invalid @[DspComplex.scala 30:22]
    _T_1323.real <= _T_1312 @[DspComplex.scala 31:17]
    _T_1323.imag <= _T_1314 @[DspComplex.scala 32:17]
    node _T_1324 = sub(_T_1281.real, _T_1311.real) @[FixedPointTypeClass.scala 30:22]
    node _T_1326 = sub(_T_1281.imag, _T_1311.imag) @[FixedPointTypeClass.scala 30:22]
    wire _T_1335 : {real : Fixed<30><<16>>, imag : Fixed<30><<16>>} @[DspComplex.scala 30:22]
    _T_1335 is invalid @[DspComplex.scala 30:22]
    _T_1335.real <= _T_1324 @[DspComplex.scala 31:17]
    _T_1335.imag <= _T_1326 @[DspComplex.scala 32:17]
    stage_outputs_1_6.imag <= _T_1323.imag @[FFT.scala 217:232]
    stage_outputs_1_6.real <= _T_1323.real @[FFT.scala 217:232]
    stage_outputs_1_7.imag <= _T_1335.imag @[FFT.scala 217:232]
    stage_outputs_1_7.real <= _T_1335.real @[FFT.scala 217:232]
    reg _T_1344 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1344.imag <= stage_outputs_1_1.imag @[ShiftRegisterMem.scala 19:11]
    _T_1344.real <= stage_outputs_1_1.real @[ShiftRegisterMem.scala 19:11]
    wire _T_1353 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFT.scala 213:38]
    _T_1353 is invalid @[FFT.scala 213:38]
    _T_1353[0].imag <= stage_outputs_1_0.imag @[FFT.scala 213:38]
    _T_1353[0].real <= stage_outputs_1_0.real @[FFT.scala 213:38]
    _T_1353[1].imag <= _T_1344.imag @[FFT.scala 213:38]
    _T_1353[1].real <= _T_1344.real @[FFT.scala 213:38]
    node _T_1370 = bits(sync_1, 0, 0) @[FFT.scala 213:198]
    wire _T_1373 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1373 is invalid @[FFTUtilities.scala 26:21]
    node _T_1375 = add(_T_1370, UInt<1>("h00")) @[FFTUtilities.scala 27:20]
    node _T_1376 = tail(_T_1375, 1) @[FFTUtilities.scala 27:20]
    _T_1373 <= _T_1376 @[FFTUtilities.scala 27:11]
    wire _T_1383 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1383 is invalid @[FFTUtilities.scala 26:21]
    node _T_1385 = add(_T_1370, UInt<1>("h01")) @[FFTUtilities.scala 27:20]
    node _T_1386 = tail(_T_1385, 1) @[FFTUtilities.scala 27:20]
    _T_1383 <= _T_1386 @[FFTUtilities.scala 27:11]
    wire _T_1400 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFTUtilities.scala 25:8]
    _T_1400 is invalid @[FFTUtilities.scala 25:8]
    _T_1400[0].imag <= _T_1353[_T_1373].imag @[FFTUtilities.scala 25:8]
    _T_1400[0].real <= _T_1353[_T_1373].real @[FFTUtilities.scala 25:8]
    _T_1400[1].imag <= _T_1353[_T_1383].imag @[FFTUtilities.scala 25:8]
    _T_1400[1].real <= _T_1353[_T_1383].real @[FFTUtilities.scala 25:8]
    reg _T_1423 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1423.imag <= _T_1400[0].imag @[ShiftRegisterMem.scala 19:11]
    _T_1423.real <= _T_1400[0].real @[ShiftRegisterMem.scala 19:11]
    stage_outputs_2_0.imag <= _T_1423.imag @[FFT.scala 215:205]
    stage_outputs_2_0.real <= _T_1423.real @[FFT.scala 215:205]
    stage_outputs_2_1.imag <= _T_1400[1].imag @[FFT.scala 215:205]
    stage_outputs_2_1.real <= _T_1400[1].real @[FFT.scala 215:205]
    reg _T_1430 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1430.imag <= stage_outputs_1_3.imag @[ShiftRegisterMem.scala 19:11]
    _T_1430.real <= stage_outputs_1_3.real @[ShiftRegisterMem.scala 19:11]
    wire _T_1439 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFT.scala 213:38]
    _T_1439 is invalid @[FFT.scala 213:38]
    _T_1439[0].imag <= stage_outputs_1_2.imag @[FFT.scala 213:38]
    _T_1439[0].real <= stage_outputs_1_2.real @[FFT.scala 213:38]
    _T_1439[1].imag <= _T_1430.imag @[FFT.scala 213:38]
    _T_1439[1].real <= _T_1430.real @[FFT.scala 213:38]
    node _T_1456 = bits(sync_1, 0, 0) @[FFT.scala 213:198]
    wire _T_1459 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1459 is invalid @[FFTUtilities.scala 26:21]
    node _T_1461 = add(_T_1456, UInt<1>("h00")) @[FFTUtilities.scala 27:20]
    node _T_1462 = tail(_T_1461, 1) @[FFTUtilities.scala 27:20]
    _T_1459 <= _T_1462 @[FFTUtilities.scala 27:11]
    wire _T_1469 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1469 is invalid @[FFTUtilities.scala 26:21]
    node _T_1471 = add(_T_1456, UInt<1>("h01")) @[FFTUtilities.scala 27:20]
    node _T_1472 = tail(_T_1471, 1) @[FFTUtilities.scala 27:20]
    _T_1469 <= _T_1472 @[FFTUtilities.scala 27:11]
    wire _T_1486 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFTUtilities.scala 25:8]
    _T_1486 is invalid @[FFTUtilities.scala 25:8]
    _T_1486[0].imag <= _T_1439[_T_1459].imag @[FFTUtilities.scala 25:8]
    _T_1486[0].real <= _T_1439[_T_1459].real @[FFTUtilities.scala 25:8]
    _T_1486[1].imag <= _T_1439[_T_1469].imag @[FFTUtilities.scala 25:8]
    _T_1486[1].real <= _T_1439[_T_1469].real @[FFTUtilities.scala 25:8]
    reg _T_1509 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1509.imag <= _T_1486[0].imag @[ShiftRegisterMem.scala 19:11]
    _T_1509.real <= _T_1486[0].real @[ShiftRegisterMem.scala 19:11]
    stage_outputs_2_2.imag <= _T_1509.imag @[FFT.scala 215:205]
    stage_outputs_2_2.real <= _T_1509.real @[FFT.scala 215:205]
    stage_outputs_2_3.imag <= _T_1486[1].imag @[FFT.scala 215:205]
    stage_outputs_2_3.real <= _T_1486[1].real @[FFT.scala 215:205]
    reg _T_1516 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1516.imag <= stage_outputs_1_5.imag @[ShiftRegisterMem.scala 19:11]
    _T_1516.real <= stage_outputs_1_5.real @[ShiftRegisterMem.scala 19:11]
    wire _T_1525 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFT.scala 213:38]
    _T_1525 is invalid @[FFT.scala 213:38]
    _T_1525[0].imag <= stage_outputs_1_4.imag @[FFT.scala 213:38]
    _T_1525[0].real <= stage_outputs_1_4.real @[FFT.scala 213:38]
    _T_1525[1].imag <= _T_1516.imag @[FFT.scala 213:38]
    _T_1525[1].real <= _T_1516.real @[FFT.scala 213:38]
    node _T_1542 = bits(sync_1, 0, 0) @[FFT.scala 213:198]
    wire _T_1545 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1545 is invalid @[FFTUtilities.scala 26:21]
    node _T_1547 = add(_T_1542, UInt<1>("h00")) @[FFTUtilities.scala 27:20]
    node _T_1548 = tail(_T_1547, 1) @[FFTUtilities.scala 27:20]
    _T_1545 <= _T_1548 @[FFTUtilities.scala 27:11]
    wire _T_1555 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1555 is invalid @[FFTUtilities.scala 26:21]
    node _T_1557 = add(_T_1542, UInt<1>("h01")) @[FFTUtilities.scala 27:20]
    node _T_1558 = tail(_T_1557, 1) @[FFTUtilities.scala 27:20]
    _T_1555 <= _T_1558 @[FFTUtilities.scala 27:11]
    wire _T_1572 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFTUtilities.scala 25:8]
    _T_1572 is invalid @[FFTUtilities.scala 25:8]
    _T_1572[0].imag <= _T_1525[_T_1545].imag @[FFTUtilities.scala 25:8]
    _T_1572[0].real <= _T_1525[_T_1545].real @[FFTUtilities.scala 25:8]
    _T_1572[1].imag <= _T_1525[_T_1555].imag @[FFTUtilities.scala 25:8]
    _T_1572[1].real <= _T_1525[_T_1555].real @[FFTUtilities.scala 25:8]
    reg _T_1595 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1595.imag <= _T_1572[0].imag @[ShiftRegisterMem.scala 19:11]
    _T_1595.real <= _T_1572[0].real @[ShiftRegisterMem.scala 19:11]
    stage_outputs_2_4.imag <= _T_1595.imag @[FFT.scala 215:205]
    stage_outputs_2_4.real <= _T_1595.real @[FFT.scala 215:205]
    stage_outputs_2_5.imag <= _T_1572[1].imag @[FFT.scala 215:205]
    stage_outputs_2_5.real <= _T_1572[1].real @[FFT.scala 215:205]
    reg _T_1602 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1602.imag <= stage_outputs_1_7.imag @[ShiftRegisterMem.scala 19:11]
    _T_1602.real <= stage_outputs_1_7.real @[ShiftRegisterMem.scala 19:11]
    wire _T_1611 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFT.scala 213:38]
    _T_1611 is invalid @[FFT.scala 213:38]
    _T_1611[0].imag <= stage_outputs_1_6.imag @[FFT.scala 213:38]
    _T_1611[0].real <= stage_outputs_1_6.real @[FFT.scala 213:38]
    _T_1611[1].imag <= _T_1602.imag @[FFT.scala 213:38]
    _T_1611[1].real <= _T_1602.real @[FFT.scala 213:38]
    node _T_1628 = bits(sync_1, 0, 0) @[FFT.scala 213:198]
    wire _T_1631 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1631 is invalid @[FFTUtilities.scala 26:21]
    node _T_1633 = add(_T_1628, UInt<1>("h00")) @[FFTUtilities.scala 27:20]
    node _T_1634 = tail(_T_1633, 1) @[FFTUtilities.scala 27:20]
    _T_1631 <= _T_1634 @[FFTUtilities.scala 27:11]
    wire _T_1641 : UInt<1> @[FFTUtilities.scala 26:21]
    _T_1641 is invalid @[FFTUtilities.scala 26:21]
    node _T_1643 = add(_T_1628, UInt<1>("h01")) @[FFTUtilities.scala 27:20]
    node _T_1644 = tail(_T_1643, 1) @[FFTUtilities.scala 27:20]
    _T_1641 <= _T_1644 @[FFTUtilities.scala 27:11]
    wire _T_1658 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}[2] @[FFTUtilities.scala 25:8]
    _T_1658 is invalid @[FFTUtilities.scala 25:8]
    _T_1658[0].imag <= _T_1611[_T_1631].imag @[FFTUtilities.scala 25:8]
    _T_1658[0].real <= _T_1611[_T_1631].real @[FFTUtilities.scala 25:8]
    _T_1658[1].imag <= _T_1611[_T_1641].imag @[FFTUtilities.scala 25:8]
    _T_1658[1].real <= _T_1611[_T_1641].real @[FFTUtilities.scala 25:8]
    reg _T_1681 : {real : Fixed<17><<8>>, imag : Fixed<17><<8>>}, clock @[ShiftRegisterMem.scala 18:20]
    _T_1681.imag <= _T_1658[0].imag @[ShiftRegisterMem.scala 19:11]
    _T_1681.real <= _T_1658[0].real @[ShiftRegisterMem.scala 19:11]
    stage_outputs_2_6.imag <= _T_1681.imag @[FFT.scala 215:205]
    stage_outputs_2_6.real <= _T_1681.real @[FFT.scala 215:205]
    stage_outputs_2_7.imag <= _T_1658[1].imag @[FFT.scala 215:205]
    stage_outputs_2_7.real <= _T_1658[1].real @[FFT.scala 215:205]
    io.out.bits[0].imag <= stage_outputs_2_0.imag @[FFT.scala 224:15]
    io.out.bits[0].real <= stage_outputs_2_0.real @[FFT.scala 224:15]
    io.out.bits[1].imag <= stage_outputs_2_1.imag @[FFT.scala 224:15]
    io.out.bits[1].real <= stage_outputs_2_1.real @[FFT.scala 224:15]
    io.out.bits[2].imag <= stage_outputs_2_2.imag @[FFT.scala 224:15]
    io.out.bits[2].real <= stage_outputs_2_2.real @[FFT.scala 224:15]
    io.out.bits[3].imag <= stage_outputs_2_3.imag @[FFT.scala 224:15]
    io.out.bits[3].real <= stage_outputs_2_3.real @[FFT.scala 224:15]
    io.out.bits[4].imag <= stage_outputs_2_4.imag @[FFT.scala 224:15]
    io.out.bits[4].real <= stage_outputs_2_4.real @[FFT.scala 224:15]
    io.out.bits[5].imag <= stage_outputs_2_5.imag @[FFT.scala 224:15]
    io.out.bits[5].real <= stage_outputs_2_5.real @[FFT.scala 224:15]
    io.out.bits[6].imag <= stage_outputs_2_6.imag @[FFT.scala 224:15]
    io.out.bits[6].real <= stage_outputs_2_6.real @[FFT.scala 224:15]
    io.out.bits[7].imag <= stage_outputs_2_7.imag @[FFT.scala 224:15]
    io.out.bits[7].real <= stage_outputs_2_7.real @[FFT.scala 224:15]

  module FFT :
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : {real : Fixed<16><<8>>, imag : Fixed<16><<8>>}[8], sync : UInt<1>}, out : {valid : UInt<1>, bits : {real : Fixed<16><<8>>, imag : Fixed<16><<8>>}[8], sync : UInt<1>}, data_set_end_status : UInt<1>, flip data_set_end_clear : UInt<1>}

    io is invalid
    io is invalid
    wire in : {valid : UInt<1>, bits : {real : Fixed<16><<8>>, imag : Fixed<16><<8>>}[8], sync : UInt<1>} @[FFT.scala 342:16]
    in is invalid @[FFT.scala 342:16]
    when io.in.valid : @[FFT.scala 343:22]
      in.bits[0].imag <= io.in.bits[0].imag @[FFT.scala 344:13]
      in.bits[0].real <= io.in.bits[0].real @[FFT.scala 344:13]
      in.bits[1].imag <= io.in.bits[1].imag @[FFT.scala 344:13]
      in.bits[1].real <= io.in.bits[1].real @[FFT.scala 344:13]
      in.bits[2].imag <= io.in.bits[2].imag @[FFT.scala 344:13]
      in.bits[2].real <= io.in.bits[2].real @[FFT.scala 344:13]
      in.bits[3].imag <= io.in.bits[3].imag @[FFT.scala 344:13]
      in.bits[3].real <= io.in.bits[3].real @[FFT.scala 344:13]
      in.bits[4].imag <= io.in.bits[4].imag @[FFT.scala 344:13]
      in.bits[4].real <= io.in.bits[4].real @[FFT.scala 344:13]
      in.bits[5].imag <= io.in.bits[5].imag @[FFT.scala 344:13]
      in.bits[5].real <= io.in.bits[5].real @[FFT.scala 344:13]
      in.bits[6].imag <= io.in.bits[6].imag @[FFT.scala 344:13]
      in.bits[6].real <= io.in.bits[6].real @[FFT.scala 344:13]
      in.bits[7].imag <= io.in.bits[7].imag @[FFT.scala 344:13]
      in.bits[7].real <= io.in.bits[7].real @[FFT.scala 344:13]
      skip @[FFT.scala 343:22]
    node _T_909 = eq(io.in.valid, UInt<1>("h00")) @[FFT.scala 343:22]
    when _T_909 : @[FFT.scala 345:16]
      wire _T_954 : {real : Fixed<1><<0>>, imag : Fixed<1><<0>>}[8] @[FFT.scala 346:33]
      _T_954 is invalid @[FFT.scala 346:33]
      _T_954[0].imag <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[0].real <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[1].imag <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[1].real <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[2].imag <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[2].real <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[3].imag <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[3].real <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[4].imag <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[4].real <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[5].imag <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[5].real <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[6].imag <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[6].real <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[7].imag <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      _T_954[7].real <= asFixedPoint(UInt<1>("h00"), 0) @[FFT.scala 346:33]
      in.bits[0].imag <= _T_954[0].imag @[FFT.scala 346:13]
      in.bits[0].real <= _T_954[0].real @[FFT.scala 346:13]
      in.bits[1].imag <= _T_954[1].imag @[FFT.scala 346:13]
      in.bits[1].real <= _T_954[1].real @[FFT.scala 346:13]
      in.bits[2].imag <= _T_954[2].imag @[FFT.scala 346:13]
      in.bits[2].real <= _T_954[2].real @[FFT.scala 346:13]
      in.bits[3].imag <= _T_954[3].imag @[FFT.scala 346:13]
      in.bits[3].real <= _T_954[3].real @[FFT.scala 346:13]
      in.bits[4].imag <= _T_954[4].imag @[FFT.scala 346:13]
      in.bits[4].real <= _T_954[4].real @[FFT.scala 346:13]
      in.bits[5].imag <= _T_954[5].imag @[FFT.scala 346:13]
      in.bits[5].real <= _T_954[5].real @[FFT.scala 346:13]
      in.bits[6].imag <= _T_954[6].imag @[FFT.scala 346:13]
      in.bits[6].real <= _T_954[6].real @[FFT.scala 346:13]
      in.bits[7].imag <= _T_954[7].imag @[FFT.scala 346:13]
      in.bits[7].real <= _T_954[7].real @[FFT.scala 346:13]
      skip @[FFT.scala 345:16]
    in.valid <= io.in.valid @[FFT.scala 348:12]
    in.sync <= io.in.sync @[FFT.scala 349:11]
    reg valid_delay : UInt<1>, clock @[FFT.scala 352:24]
    valid_delay <= io.out.valid @[FFT.scala 352:24]
    reg dses : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[FFT.scala 353:17]
    when io.data_set_end_clear : @[FFT.scala 354:32]
      dses <= UInt<1>("h00") @[FFT.scala 355:10]
      skip @[FFT.scala 354:32]
    node _T_1005 = not(io.out.valid) @[FFT.scala 356:30]
    node _T_1006 = and(valid_delay, _T_1005) @[FFT.scala 356:28]
    node _T_1008 = eq(io.data_set_end_clear, UInt<1>("h00")) @[FFT.scala 354:32]
    node _T_1009 = and(_T_1008, _T_1006) @[FFT.scala 356:45]
    when _T_1009 : @[FFT.scala 356:45]
      dses <= UInt<1>("h01") @[FFT.scala 357:10]
      skip @[FFT.scala 356:45]
    io.data_set_end_status <= dses @[FFT.scala 359:26]
    inst direct of DirectFFT @[FFT.scala 362:22]
    direct.io is invalid
    direct.clock <= clock
    direct.reset <= reset
    io.out.sync <= direct.io.out.sync @[FFT.scala 363:10]
    io.out.bits[0].imag <= direct.io.out.bits[0].imag @[FFT.scala 363:10]
    io.out.bits[0].real <= direct.io.out.bits[0].real @[FFT.scala 363:10]
    io.out.bits[1].imag <= direct.io.out.bits[1].imag @[FFT.scala 363:10]
    io.out.bits[1].real <= direct.io.out.bits[1].real @[FFT.scala 363:10]
    io.out.bits[2].imag <= direct.io.out.bits[2].imag @[FFT.scala 363:10]
    io.out.bits[2].real <= direct.io.out.bits[2].real @[FFT.scala 363:10]
    io.out.bits[3].imag <= direct.io.out.bits[3].imag @[FFT.scala 363:10]
    io.out.bits[3].real <= direct.io.out.bits[3].real @[FFT.scala 363:10]
    io.out.bits[4].imag <= direct.io.out.bits[4].imag @[FFT.scala 363:10]
    io.out.bits[4].real <= direct.io.out.bits[4].real @[FFT.scala 363:10]
    io.out.bits[5].imag <= direct.io.out.bits[5].imag @[FFT.scala 363:10]
    io.out.bits[5].real <= direct.io.out.bits[5].real @[FFT.scala 363:10]
    io.out.bits[6].imag <= direct.io.out.bits[6].imag @[FFT.scala 363:10]
    io.out.bits[6].real <= direct.io.out.bits[6].real @[FFT.scala 363:10]
    io.out.bits[7].imag <= direct.io.out.bits[7].imag @[FFT.scala 363:10]
    io.out.bits[7].real <= direct.io.out.bits[7].real @[FFT.scala 363:10]
    io.out.valid <= direct.io.out.valid @[FFT.scala 363:10]
    inst BiplexFFT of BiplexFFT @[FFT.scala 366:24]
    BiplexFFT.io is invalid
    BiplexFFT.clock <= clock
    BiplexFFT.reset <= reset
    direct.io.in.sync <= BiplexFFT.io.out.sync @[FFT.scala 367:18]
    direct.io.in.bits[0].imag <= BiplexFFT.io.out.bits[0].imag @[FFT.scala 367:18]
    direct.io.in.bits[0].real <= BiplexFFT.io.out.bits[0].real @[FFT.scala 367:18]
    direct.io.in.bits[1].imag <= BiplexFFT.io.out.bits[1].imag @[FFT.scala 367:18]
    direct.io.in.bits[1].real <= BiplexFFT.io.out.bits[1].real @[FFT.scala 367:18]
    direct.io.in.bits[2].imag <= BiplexFFT.io.out.bits[2].imag @[FFT.scala 367:18]
    direct.io.in.bits[2].real <= BiplexFFT.io.out.bits[2].real @[FFT.scala 367:18]
    direct.io.in.bits[3].imag <= BiplexFFT.io.out.bits[3].imag @[FFT.scala 367:18]
    direct.io.in.bits[3].real <= BiplexFFT.io.out.bits[3].real @[FFT.scala 367:18]
    direct.io.in.bits[4].imag <= BiplexFFT.io.out.bits[4].imag @[FFT.scala 367:18]
    direct.io.in.bits[4].real <= BiplexFFT.io.out.bits[4].real @[FFT.scala 367:18]
    direct.io.in.bits[5].imag <= BiplexFFT.io.out.bits[5].imag @[FFT.scala 367:18]
    direct.io.in.bits[5].real <= BiplexFFT.io.out.bits[5].real @[FFT.scala 367:18]
    direct.io.in.bits[6].imag <= BiplexFFT.io.out.bits[6].imag @[FFT.scala 367:18]
    direct.io.in.bits[6].real <= BiplexFFT.io.out.bits[6].real @[FFT.scala 367:18]
    direct.io.in.bits[7].imag <= BiplexFFT.io.out.bits[7].imag @[FFT.scala 367:18]
    direct.io.in.bits[7].real <= BiplexFFT.io.out.bits[7].real @[FFT.scala 367:18]
    direct.io.in.valid <= BiplexFFT.io.out.valid @[FFT.scala 367:18]
    BiplexFFT.io.in.sync <= in.sync @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[0].imag <= in.bits[0].imag @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[0].real <= in.bits[0].real @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[1].imag <= in.bits[1].imag @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[1].real <= in.bits[1].real @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[2].imag <= in.bits[2].imag @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[2].real <= in.bits[2].real @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[3].imag <= in.bits[3].imag @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[3].real <= in.bits[3].real @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[4].imag <= in.bits[4].imag @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[4].real <= in.bits[4].real @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[5].imag <= in.bits[5].imag @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[5].real <= in.bits[5].real @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[6].imag <= in.bits[6].imag @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[6].real <= in.bits[6].real @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[7].imag <= in.bits[7].imag @[FFT.scala 368:18]
    BiplexFFT.io.in.bits[7].real <= in.bits[7].real @[FFT.scala 368:18]
    BiplexFFT.io.in.valid <= in.valid @[FFT.scala 368:18]

  module FFTBlock :
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<256>, sync : UInt<1>}, out : {valid : UInt<1>, bits : UInt<256>, sync : UInt<1>}, flip axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<1>, user : UInt<1>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, last : UInt<1>, id : UInt<1>, strb : UInt<8>, user : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<1>, user : UInt<1>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}}

    io is invalid
    io is invalid
    inst scr of SCRFile @[SCR.scala 81:11]
    scr.io is invalid
    scr.clock <= clock
    scr.reset <= reset
    inst TileLinkIONastiIOConverter of TileLinkIONastiIOConverter @[DspBlock.scala 151:24]
    TileLinkIONastiIOConverter.io is invalid
    TileLinkIONastiIOConverter.clock <= clock
    TileLinkIONastiIOConverter.reset <= reset
    TileLinkIONastiIOConverter.io.tl.grant.bits.data <= scr.io.tl.grant.bits.data @[DspBlock.scala 152:18]
    TileLinkIONastiIOConverter.io.tl.grant.bits.g_type <= scr.io.tl.grant.bits.g_type @[DspBlock.scala 152:18]
    TileLinkIONastiIOConverter.io.tl.grant.bits.is_builtin_type <= scr.io.tl.grant.bits.is_builtin_type @[DspBlock.scala 152:18]
    TileLinkIONastiIOConverter.io.tl.grant.bits.manager_xact_id <= scr.io.tl.grant.bits.manager_xact_id @[DspBlock.scala 152:18]
    TileLinkIONastiIOConverter.io.tl.grant.bits.client_xact_id <= scr.io.tl.grant.bits.client_xact_id @[DspBlock.scala 152:18]
    TileLinkIONastiIOConverter.io.tl.grant.bits.addr_beat <= scr.io.tl.grant.bits.addr_beat @[DspBlock.scala 152:18]
    TileLinkIONastiIOConverter.io.tl.grant.valid <= scr.io.tl.grant.valid @[DspBlock.scala 152:18]
    scr.io.tl.grant.ready <= TileLinkIONastiIOConverter.io.tl.grant.ready @[DspBlock.scala 152:18]
    scr.io.tl.acquire.bits.data <= TileLinkIONastiIOConverter.io.tl.acquire.bits.data @[DspBlock.scala 152:18]
    scr.io.tl.acquire.bits.union <= TileLinkIONastiIOConverter.io.tl.acquire.bits.union @[DspBlock.scala 152:18]
    scr.io.tl.acquire.bits.a_type <= TileLinkIONastiIOConverter.io.tl.acquire.bits.a_type @[DspBlock.scala 152:18]
    scr.io.tl.acquire.bits.is_builtin_type <= TileLinkIONastiIOConverter.io.tl.acquire.bits.is_builtin_type @[DspBlock.scala 152:18]
    scr.io.tl.acquire.bits.addr_beat <= TileLinkIONastiIOConverter.io.tl.acquire.bits.addr_beat @[DspBlock.scala 152:18]
    scr.io.tl.acquire.bits.client_xact_id <= TileLinkIONastiIOConverter.io.tl.acquire.bits.client_xact_id @[DspBlock.scala 152:18]
    scr.io.tl.acquire.bits.addr_block <= TileLinkIONastiIOConverter.io.tl.acquire.bits.addr_block @[DspBlock.scala 152:18]
    scr.io.tl.acquire.valid <= TileLinkIONastiIOConverter.io.tl.acquire.valid @[DspBlock.scala 152:18]
    TileLinkIONastiIOConverter.io.tl.acquire.ready <= scr.io.tl.acquire.ready @[DspBlock.scala 152:18]
    io.axi.r.bits.user <= TileLinkIONastiIOConverter.io.nasti.r.bits.user @[DspBlock.scala 153:12]
    io.axi.r.bits.id <= TileLinkIONastiIOConverter.io.nasti.r.bits.id @[DspBlock.scala 153:12]
    io.axi.r.bits.last <= TileLinkIONastiIOConverter.io.nasti.r.bits.last @[DspBlock.scala 153:12]
    io.axi.r.bits.data <= TileLinkIONastiIOConverter.io.nasti.r.bits.data @[DspBlock.scala 153:12]
    io.axi.r.bits.resp <= TileLinkIONastiIOConverter.io.nasti.r.bits.resp @[DspBlock.scala 153:12]
    io.axi.r.valid <= TileLinkIONastiIOConverter.io.nasti.r.valid @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.r.ready <= io.axi.r.ready @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.user <= io.axi.ar.bits.user @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.id <= io.axi.ar.bits.id @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.region <= io.axi.ar.bits.region @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.qos <= io.axi.ar.bits.qos @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.prot <= io.axi.ar.bits.prot @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.cache <= io.axi.ar.bits.cache @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.lock <= io.axi.ar.bits.lock @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.burst <= io.axi.ar.bits.burst @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.size <= io.axi.ar.bits.size @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.len <= io.axi.ar.bits.len @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.bits.addr <= io.axi.ar.bits.addr @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.ar.valid <= io.axi.ar.valid @[DspBlock.scala 153:12]
    io.axi.ar.ready <= TileLinkIONastiIOConverter.io.nasti.ar.ready @[DspBlock.scala 153:12]
    io.axi.b.bits.user <= TileLinkIONastiIOConverter.io.nasti.b.bits.user @[DspBlock.scala 153:12]
    io.axi.b.bits.id <= TileLinkIONastiIOConverter.io.nasti.b.bits.id @[DspBlock.scala 153:12]
    io.axi.b.bits.resp <= TileLinkIONastiIOConverter.io.nasti.b.bits.resp @[DspBlock.scala 153:12]
    io.axi.b.valid <= TileLinkIONastiIOConverter.io.nasti.b.valid @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.b.ready <= io.axi.b.ready @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.w.bits.user <= io.axi.w.bits.user @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.w.bits.strb <= io.axi.w.bits.strb @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.w.bits.id <= io.axi.w.bits.id @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.w.bits.last <= io.axi.w.bits.last @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.w.bits.data <= io.axi.w.bits.data @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.w.valid <= io.axi.w.valid @[DspBlock.scala 153:12]
    io.axi.w.ready <= TileLinkIONastiIOConverter.io.nasti.w.ready @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.user <= io.axi.aw.bits.user @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.id <= io.axi.aw.bits.id @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.region <= io.axi.aw.bits.region @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.qos <= io.axi.aw.bits.qos @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.prot <= io.axi.aw.bits.prot @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.cache <= io.axi.aw.bits.cache @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.lock <= io.axi.aw.bits.lock @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.burst <= io.axi.aw.bits.burst @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.size <= io.axi.aw.bits.size @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.len <= io.axi.aw.bits.len @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.bits.addr <= io.axi.aw.bits.addr @[DspBlock.scala 153:12]
    TileLinkIONastiIOConverter.io.nasti.aw.valid <= io.axi.aw.valid @[DspBlock.scala 153:12]
    io.axi.aw.ready <= TileLinkIONastiIOConverter.io.nasti.aw.ready @[DspBlock.scala 153:12]
    scr.io.status[0] <= UInt<4>("h0b") @[DspBlock.scala 161:18]
    inst module of FFT @[FFTBlock.scala 24:22]
    module.io is invalid
    module.clock <= clock
    module.reset <= reset
    wire _T_549 : {valid : UInt<1>, bits : {real : Fixed<16><<8>>, imag : Fixed<16><<8>>}[8], sync : UInt<1>} @[DspBlock.scala 133:17]
    _T_549 is invalid @[DspBlock.scala 133:17]
    _T_549.valid <= io.in.valid @[DspBlock.scala 134:13]
    _T_549.sync <= io.in.sync @[DspBlock.scala 135:13]
    wire _T_776 : {real : Fixed<16><<8>>, imag : Fixed<16><<8>>}[8] @[DspBlock.scala 136:28]
    _T_776 is invalid @[DspBlock.scala 136:28]
    wire _T_905 : UInt<256>
    _T_905 is invalid
    _T_905 <= io.in.bits
    node _T_906 = bits(_T_905, 31, 0) @[DspBlock.scala 136:28]
    wire _T_908 : UInt<32>
    _T_908 is invalid
    _T_908 <= _T_906
    node _T_909 = bits(_T_908, 15, 0) @[DspBlock.scala 136:28]
    node _T_910 = asFixedPoint(_T_909, 8) @[DspBlock.scala 136:28]
    _T_776[0].imag <= _T_910 @[DspBlock.scala 136:28]
    node _T_911 = bits(_T_908, 31, 16) @[DspBlock.scala 136:28]
    node _T_912 = asFixedPoint(_T_911, 8) @[DspBlock.scala 136:28]
    _T_776[0].real <= _T_912 @[DspBlock.scala 136:28]
    node _T_913 = bits(_T_905, 63, 32) @[DspBlock.scala 136:28]
    wire _T_915 : UInt<32>
    _T_915 is invalid
    _T_915 <= _T_913
    node _T_916 = bits(_T_915, 15, 0) @[DspBlock.scala 136:28]
    node _T_917 = asFixedPoint(_T_916, 8) @[DspBlock.scala 136:28]
    _T_776[1].imag <= _T_917 @[DspBlock.scala 136:28]
    node _T_918 = bits(_T_915, 31, 16) @[DspBlock.scala 136:28]
    node _T_919 = asFixedPoint(_T_918, 8) @[DspBlock.scala 136:28]
    _T_776[1].real <= _T_919 @[DspBlock.scala 136:28]
    node _T_920 = bits(_T_905, 95, 64) @[DspBlock.scala 136:28]
    wire _T_922 : UInt<32>
    _T_922 is invalid
    _T_922 <= _T_920
    node _T_923 = bits(_T_922, 15, 0) @[DspBlock.scala 136:28]
    node _T_924 = asFixedPoint(_T_923, 8) @[DspBlock.scala 136:28]
    _T_776[2].imag <= _T_924 @[DspBlock.scala 136:28]
    node _T_925 = bits(_T_922, 31, 16) @[DspBlock.scala 136:28]
    node _T_926 = asFixedPoint(_T_925, 8) @[DspBlock.scala 136:28]
    _T_776[2].real <= _T_926 @[DspBlock.scala 136:28]
    node _T_927 = bits(_T_905, 127, 96) @[DspBlock.scala 136:28]
    wire _T_929 : UInt<32>
    _T_929 is invalid
    _T_929 <= _T_927
    node _T_930 = bits(_T_929, 15, 0) @[DspBlock.scala 136:28]
    node _T_931 = asFixedPoint(_T_930, 8) @[DspBlock.scala 136:28]
    _T_776[3].imag <= _T_931 @[DspBlock.scala 136:28]
    node _T_932 = bits(_T_929, 31, 16) @[DspBlock.scala 136:28]
    node _T_933 = asFixedPoint(_T_932, 8) @[DspBlock.scala 136:28]
    _T_776[3].real <= _T_933 @[DspBlock.scala 136:28]
    node _T_934 = bits(_T_905, 159, 128) @[DspBlock.scala 136:28]
    wire _T_936 : UInt<32>
    _T_936 is invalid
    _T_936 <= _T_934
    node _T_937 = bits(_T_936, 15, 0) @[DspBlock.scala 136:28]
    node _T_938 = asFixedPoint(_T_937, 8) @[DspBlock.scala 136:28]
    _T_776[4].imag <= _T_938 @[DspBlock.scala 136:28]
    node _T_939 = bits(_T_936, 31, 16) @[DspBlock.scala 136:28]
    node _T_940 = asFixedPoint(_T_939, 8) @[DspBlock.scala 136:28]
    _T_776[4].real <= _T_940 @[DspBlock.scala 136:28]
    node _T_941 = bits(_T_905, 191, 160) @[DspBlock.scala 136:28]
    wire _T_943 : UInt<32>
    _T_943 is invalid
    _T_943 <= _T_941
    node _T_944 = bits(_T_943, 15, 0) @[DspBlock.scala 136:28]
    node _T_945 = asFixedPoint(_T_944, 8) @[DspBlock.scala 136:28]
    _T_776[5].imag <= _T_945 @[DspBlock.scala 136:28]
    node _T_946 = bits(_T_943, 31, 16) @[DspBlock.scala 136:28]
    node _T_947 = asFixedPoint(_T_946, 8) @[DspBlock.scala 136:28]
    _T_776[5].real <= _T_947 @[DspBlock.scala 136:28]
    node _T_948 = bits(_T_905, 223, 192) @[DspBlock.scala 136:28]
    wire _T_950 : UInt<32>
    _T_950 is invalid
    _T_950 <= _T_948
    node _T_951 = bits(_T_950, 15, 0) @[DspBlock.scala 136:28]
    node _T_952 = asFixedPoint(_T_951, 8) @[DspBlock.scala 136:28]
    _T_776[6].imag <= _T_952 @[DspBlock.scala 136:28]
    node _T_953 = bits(_T_950, 31, 16) @[DspBlock.scala 136:28]
    node _T_954 = asFixedPoint(_T_953, 8) @[DspBlock.scala 136:28]
    _T_776[6].real <= _T_954 @[DspBlock.scala 136:28]
    node _T_955 = bits(_T_905, 255, 224) @[DspBlock.scala 136:28]
    wire _T_957 : UInt<32>
    _T_957 is invalid
    _T_957 <= _T_955
    node _T_958 = bits(_T_957, 15, 0) @[DspBlock.scala 136:28]
    node _T_959 = asFixedPoint(_T_958, 8) @[DspBlock.scala 136:28]
    _T_776[7].imag <= _T_959 @[DspBlock.scala 136:28]
    node _T_960 = bits(_T_957, 31, 16) @[DspBlock.scala 136:28]
    node _T_961 = asFixedPoint(_T_960, 8) @[DspBlock.scala 136:28]
    _T_776[7].real <= _T_961 @[DspBlock.scala 136:28]
    _T_549.bits[0].imag <= _T_776[0].imag @[DspBlock.scala 137:13]
    _T_549.bits[0].real <= _T_776[0].real @[DspBlock.scala 137:13]
    _T_549.bits[1].imag <= _T_776[1].imag @[DspBlock.scala 137:13]
    _T_549.bits[1].real <= _T_776[1].real @[DspBlock.scala 137:13]
    _T_549.bits[2].imag <= _T_776[2].imag @[DspBlock.scala 137:13]
    _T_549.bits[2].real <= _T_776[2].real @[DspBlock.scala 137:13]
    _T_549.bits[3].imag <= _T_776[3].imag @[DspBlock.scala 137:13]
    _T_549.bits[3].real <= _T_776[3].real @[DspBlock.scala 137:13]
    _T_549.bits[4].imag <= _T_776[4].imag @[DspBlock.scala 137:13]
    _T_549.bits[4].real <= _T_776[4].real @[DspBlock.scala 137:13]
    _T_549.bits[5].imag <= _T_776[5].imag @[DspBlock.scala 137:13]
    _T_549.bits[5].real <= _T_776[5].real @[DspBlock.scala 137:13]
    _T_549.bits[6].imag <= _T_776[6].imag @[DspBlock.scala 137:13]
    _T_549.bits[6].real <= _T_776[6].real @[DspBlock.scala 137:13]
    _T_549.bits[7].imag <= _T_776[7].imag @[DspBlock.scala 137:13]
    _T_549.bits[7].real <= _T_776[7].real @[DspBlock.scala 137:13]
    module.io.in.sync <= _T_549.sync @[FFTBlock.scala 26:16]
    module.io.in.bits[0].imag <= _T_549.bits[0].imag @[FFTBlock.scala 26:16]
    module.io.in.bits[0].real <= _T_549.bits[0].real @[FFTBlock.scala 26:16]
    module.io.in.bits[1].imag <= _T_549.bits[1].imag @[FFTBlock.scala 26:16]
    module.io.in.bits[1].real <= _T_549.bits[1].real @[FFTBlock.scala 26:16]
    module.io.in.bits[2].imag <= _T_549.bits[2].imag @[FFTBlock.scala 26:16]
    module.io.in.bits[2].real <= _T_549.bits[2].real @[FFTBlock.scala 26:16]
    module.io.in.bits[3].imag <= _T_549.bits[3].imag @[FFTBlock.scala 26:16]
    module.io.in.bits[3].real <= _T_549.bits[3].real @[FFTBlock.scala 26:16]
    module.io.in.bits[4].imag <= _T_549.bits[4].imag @[FFTBlock.scala 26:16]
    module.io.in.bits[4].real <= _T_549.bits[4].real @[FFTBlock.scala 26:16]
    module.io.in.bits[5].imag <= _T_549.bits[5].imag @[FFTBlock.scala 26:16]
    module.io.in.bits[5].real <= _T_549.bits[5].real @[FFTBlock.scala 26:16]
    module.io.in.bits[6].imag <= _T_549.bits[6].imag @[FFTBlock.scala 26:16]
    module.io.in.bits[6].real <= _T_549.bits[6].real @[FFTBlock.scala 26:16]
    module.io.in.bits[7].imag <= _T_549.bits[7].imag @[FFTBlock.scala 26:16]
    module.io.in.bits[7].real <= _T_549.bits[7].real @[FFTBlock.scala 26:16]
    module.io.in.valid <= _T_549.valid @[FFTBlock.scala 26:16]
    wire _T_1116 : {valid : UInt<1>, bits : {real : Fixed<16><<8>>, imag : Fixed<16><<8>>}[8], sync : UInt<1>} @[DspBlock.scala 141:17]
    _T_1116 is invalid @[DspBlock.scala 141:17]
    io.out.valid <= _T_1116.valid @[DspBlock.scala 142:18]
    io.out.sync <= _T_1116.sync @[DspBlock.scala 143:18]
    node _T_1242 = asUInt(_T_1116.bits[0].imag) @[DspBlock.scala 144:28]
    node _T_1243 = asUInt(_T_1116.bits[0].real) @[DspBlock.scala 144:28]
    node _T_1244 = cat(_T_1243, _T_1242) @[DspBlock.scala 144:28]
    node _T_1245 = asUInt(_T_1116.bits[1].imag) @[DspBlock.scala 144:28]
    node _T_1246 = asUInt(_T_1116.bits[1].real) @[DspBlock.scala 144:28]
    node _T_1247 = cat(_T_1246, _T_1245) @[DspBlock.scala 144:28]
    node _T_1248 = asUInt(_T_1116.bits[2].imag) @[DspBlock.scala 144:28]
    node _T_1249 = asUInt(_T_1116.bits[2].real) @[DspBlock.scala 144:28]
    node _T_1250 = cat(_T_1249, _T_1248) @[DspBlock.scala 144:28]
    node _T_1251 = asUInt(_T_1116.bits[3].imag) @[DspBlock.scala 144:28]
    node _T_1252 = asUInt(_T_1116.bits[3].real) @[DspBlock.scala 144:28]
    node _T_1253 = cat(_T_1252, _T_1251) @[DspBlock.scala 144:28]
    node _T_1254 = asUInt(_T_1116.bits[4].imag) @[DspBlock.scala 144:28]
    node _T_1255 = asUInt(_T_1116.bits[4].real) @[DspBlock.scala 144:28]
    node _T_1256 = cat(_T_1255, _T_1254) @[DspBlock.scala 144:28]
    node _T_1257 = asUInt(_T_1116.bits[5].imag) @[DspBlock.scala 144:28]
    node _T_1258 = asUInt(_T_1116.bits[5].real) @[DspBlock.scala 144:28]
    node _T_1259 = cat(_T_1258, _T_1257) @[DspBlock.scala 144:28]
    node _T_1260 = asUInt(_T_1116.bits[6].imag) @[DspBlock.scala 144:28]
    node _T_1261 = asUInt(_T_1116.bits[6].real) @[DspBlock.scala 144:28]
    node _T_1262 = cat(_T_1261, _T_1260) @[DspBlock.scala 144:28]
    node _T_1263 = asUInt(_T_1116.bits[7].imag) @[DspBlock.scala 144:28]
    node _T_1264 = asUInt(_T_1116.bits[7].real) @[DspBlock.scala 144:28]
    node _T_1265 = cat(_T_1264, _T_1263) @[DspBlock.scala 144:28]
    node _T_1266 = cat(_T_1247, _T_1244) @[DspBlock.scala 144:28]
    node _T_1267 = cat(_T_1253, _T_1250) @[DspBlock.scala 144:28]
    node _T_1268 = cat(_T_1267, _T_1266) @[DspBlock.scala 144:28]
    node _T_1269 = cat(_T_1259, _T_1256) @[DspBlock.scala 144:28]
    node _T_1270 = cat(_T_1265, _T_1262) @[DspBlock.scala 144:28]
    node _T_1271 = cat(_T_1270, _T_1269) @[DspBlock.scala 144:28]
    node _T_1272 = cat(_T_1271, _T_1268) @[DspBlock.scala 144:28]
    io.out.bits <= _T_1272 @[DspBlock.scala 144:18]
    _T_1116.sync <= module.io.out.sync @[FFTBlock.scala 27:36]
    _T_1116.bits[0].imag <= module.io.out.bits[0].imag @[FFTBlock.scala 27:36]
    _T_1116.bits[0].real <= module.io.out.bits[0].real @[FFTBlock.scala 27:36]
    _T_1116.bits[1].imag <= module.io.out.bits[1].imag @[FFTBlock.scala 27:36]
    _T_1116.bits[1].real <= module.io.out.bits[1].real @[FFTBlock.scala 27:36]
    _T_1116.bits[2].imag <= module.io.out.bits[2].imag @[FFTBlock.scala 27:36]
    _T_1116.bits[2].real <= module.io.out.bits[2].real @[FFTBlock.scala 27:36]
    _T_1116.bits[3].imag <= module.io.out.bits[3].imag @[FFTBlock.scala 27:36]
    _T_1116.bits[3].real <= module.io.out.bits[3].real @[FFTBlock.scala 27:36]
    _T_1116.bits[4].imag <= module.io.out.bits[4].imag @[FFTBlock.scala 27:36]
    _T_1116.bits[4].real <= module.io.out.bits[4].real @[FFTBlock.scala 27:36]
    _T_1116.bits[5].imag <= module.io.out.bits[5].imag @[FFTBlock.scala 27:36]
    _T_1116.bits[5].real <= module.io.out.bits[5].real @[FFTBlock.scala 27:36]
    _T_1116.bits[6].imag <= module.io.out.bits[6].imag @[FFTBlock.scala 27:36]
    _T_1116.bits[6].real <= module.io.out.bits[6].real @[FFTBlock.scala 27:36]
    _T_1116.bits[7].imag <= module.io.out.bits[7].imag @[FFTBlock.scala 27:36]
    _T_1116.bits[7].real <= module.io.out.bits[7].real @[FFTBlock.scala 27:36]
    _T_1116.valid <= module.io.out.valid @[FFTBlock.scala 27:36]
    scr.io.status[1] <= module.io.data_set_end_status @[FFTBlock.scala 29:33]
    module.io.data_set_end_clear <= scr.io.control[1] @[FFTBlock.scala 30:32]

  module DspBlockTop :
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<256>, sync : UInt<1>}, out : {valid : UInt<1>, bits : UInt<256>, sync : UInt<1>}, flip axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<1>, user : UInt<1>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, last : UInt<1>, id : UInt<1>, strb : UInt<8>, user : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<1>, user : UInt<1>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}}

    io is invalid
    io is invalid
    inst FFTBlock of FFTBlock @[Top.scala 41:22]
    FFTBlock.io is invalid
    FFTBlock.clock <= clock
    FFTBlock.reset <= reset
    io.axi.r.bits.user <= FFTBlock.io.axi.r.bits.user @[Top.scala 33:8]
    io.axi.r.bits.id <= FFTBlock.io.axi.r.bits.id @[Top.scala 33:8]
    io.axi.r.bits.last <= FFTBlock.io.axi.r.bits.last @[Top.scala 33:8]
    io.axi.r.bits.data <= FFTBlock.io.axi.r.bits.data @[Top.scala 33:8]
    io.axi.r.bits.resp <= FFTBlock.io.axi.r.bits.resp @[Top.scala 33:8]
    io.axi.r.valid <= FFTBlock.io.axi.r.valid @[Top.scala 33:8]
    FFTBlock.io.axi.r.ready <= io.axi.r.ready @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.user <= io.axi.ar.bits.user @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.id <= io.axi.ar.bits.id @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.region <= io.axi.ar.bits.region @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.qos <= io.axi.ar.bits.qos @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.prot <= io.axi.ar.bits.prot @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.cache <= io.axi.ar.bits.cache @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.lock <= io.axi.ar.bits.lock @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.burst <= io.axi.ar.bits.burst @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.size <= io.axi.ar.bits.size @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.len <= io.axi.ar.bits.len @[Top.scala 33:8]
    FFTBlock.io.axi.ar.bits.addr <= io.axi.ar.bits.addr @[Top.scala 33:8]
    FFTBlock.io.axi.ar.valid <= io.axi.ar.valid @[Top.scala 33:8]
    io.axi.ar.ready <= FFTBlock.io.axi.ar.ready @[Top.scala 33:8]
    io.axi.b.bits.user <= FFTBlock.io.axi.b.bits.user @[Top.scala 33:8]
    io.axi.b.bits.id <= FFTBlock.io.axi.b.bits.id @[Top.scala 33:8]
    io.axi.b.bits.resp <= FFTBlock.io.axi.b.bits.resp @[Top.scala 33:8]
    io.axi.b.valid <= FFTBlock.io.axi.b.valid @[Top.scala 33:8]
    FFTBlock.io.axi.b.ready <= io.axi.b.ready @[Top.scala 33:8]
    FFTBlock.io.axi.w.bits.user <= io.axi.w.bits.user @[Top.scala 33:8]
    FFTBlock.io.axi.w.bits.strb <= io.axi.w.bits.strb @[Top.scala 33:8]
    FFTBlock.io.axi.w.bits.id <= io.axi.w.bits.id @[Top.scala 33:8]
    FFTBlock.io.axi.w.bits.last <= io.axi.w.bits.last @[Top.scala 33:8]
    FFTBlock.io.axi.w.bits.data <= io.axi.w.bits.data @[Top.scala 33:8]
    FFTBlock.io.axi.w.valid <= io.axi.w.valid @[Top.scala 33:8]
    io.axi.w.ready <= FFTBlock.io.axi.w.ready @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.user <= io.axi.aw.bits.user @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.id <= io.axi.aw.bits.id @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.region <= io.axi.aw.bits.region @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.qos <= io.axi.aw.bits.qos @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.prot <= io.axi.aw.bits.prot @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.cache <= io.axi.aw.bits.cache @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.lock <= io.axi.aw.bits.lock @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.burst <= io.axi.aw.bits.burst @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.size <= io.axi.aw.bits.size @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.len <= io.axi.aw.bits.len @[Top.scala 33:8]
    FFTBlock.io.axi.aw.bits.addr <= io.axi.aw.bits.addr @[Top.scala 33:8]
    FFTBlock.io.axi.aw.valid <= io.axi.aw.valid @[Top.scala 33:8]
    io.axi.aw.ready <= FFTBlock.io.axi.aw.ready @[Top.scala 33:8]
    io.out.sync <= FFTBlock.io.out.sync @[Top.scala 33:8]
    io.out.bits <= FFTBlock.io.out.bits @[Top.scala 33:8]
    io.out.valid <= FFTBlock.io.out.valid @[Top.scala 33:8]
    FFTBlock.io.in.sync <= io.in.sync @[Top.scala 33:8]
    FFTBlock.io.in.bits <= io.in.bits @[Top.scala 33:8]
    FFTBlock.io.in.valid <= io.in.valid @[Top.scala 33:8]

  module FFTSmall :
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {valid : UInt<1>, bits : UInt<256>, sync : UInt<1>}, out : {valid : UInt<1>, bits : UInt<256>, sync : UInt<1>}, flip axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<1>, user : UInt<1>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, last : UInt<1>, id : UInt<1>, strb : UInt<8>, user : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<1>, user : UInt<1>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}}

    io is invalid
    io is invalid
    inst DspBlockTop of DspBlockTop @[Top.scala 28:36]
    DspBlockTop.io is invalid
    DspBlockTop.clock <= clock
    DspBlockTop.reset <= reset
    io.axi.r.bits.user <= DspBlockTop.io.axi.r.bits.user @[Top.scala 24:6]
    io.axi.r.bits.id <= DspBlockTop.io.axi.r.bits.id @[Top.scala 24:6]
    io.axi.r.bits.last <= DspBlockTop.io.axi.r.bits.last @[Top.scala 24:6]
    io.axi.r.bits.data <= DspBlockTop.io.axi.r.bits.data @[Top.scala 24:6]
    io.axi.r.bits.resp <= DspBlockTop.io.axi.r.bits.resp @[Top.scala 24:6]
    io.axi.r.valid <= DspBlockTop.io.axi.r.valid @[Top.scala 24:6]
    DspBlockTop.io.axi.r.ready <= io.axi.r.ready @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.user <= io.axi.ar.bits.user @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.id <= io.axi.ar.bits.id @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.region <= io.axi.ar.bits.region @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.qos <= io.axi.ar.bits.qos @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.prot <= io.axi.ar.bits.prot @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.cache <= io.axi.ar.bits.cache @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.lock <= io.axi.ar.bits.lock @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.burst <= io.axi.ar.bits.burst @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.size <= io.axi.ar.bits.size @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.len <= io.axi.ar.bits.len @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.bits.addr <= io.axi.ar.bits.addr @[Top.scala 24:6]
    DspBlockTop.io.axi.ar.valid <= io.axi.ar.valid @[Top.scala 24:6]
    io.axi.ar.ready <= DspBlockTop.io.axi.ar.ready @[Top.scala 24:6]
    io.axi.b.bits.user <= DspBlockTop.io.axi.b.bits.user @[Top.scala 24:6]
    io.axi.b.bits.id <= DspBlockTop.io.axi.b.bits.id @[Top.scala 24:6]
    io.axi.b.bits.resp <= DspBlockTop.io.axi.b.bits.resp @[Top.scala 24:6]
    io.axi.b.valid <= DspBlockTop.io.axi.b.valid @[Top.scala 24:6]
    DspBlockTop.io.axi.b.ready <= io.axi.b.ready @[Top.scala 24:6]
    DspBlockTop.io.axi.w.bits.user <= io.axi.w.bits.user @[Top.scala 24:6]
    DspBlockTop.io.axi.w.bits.strb <= io.axi.w.bits.strb @[Top.scala 24:6]
    DspBlockTop.io.axi.w.bits.id <= io.axi.w.bits.id @[Top.scala 24:6]
    DspBlockTop.io.axi.w.bits.last <= io.axi.w.bits.last @[Top.scala 24:6]
    DspBlockTop.io.axi.w.bits.data <= io.axi.w.bits.data @[Top.scala 24:6]
    DspBlockTop.io.axi.w.valid <= io.axi.w.valid @[Top.scala 24:6]
    io.axi.w.ready <= DspBlockTop.io.axi.w.ready @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.user <= io.axi.aw.bits.user @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.id <= io.axi.aw.bits.id @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.region <= io.axi.aw.bits.region @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.qos <= io.axi.aw.bits.qos @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.prot <= io.axi.aw.bits.prot @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.cache <= io.axi.aw.bits.cache @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.lock <= io.axi.aw.bits.lock @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.burst <= io.axi.aw.bits.burst @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.size <= io.axi.aw.bits.size @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.len <= io.axi.aw.bits.len @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.bits.addr <= io.axi.aw.bits.addr @[Top.scala 24:6]
    DspBlockTop.io.axi.aw.valid <= io.axi.aw.valid @[Top.scala 24:6]
    io.axi.aw.ready <= DspBlockTop.io.axi.aw.ready @[Top.scala 24:6]
    io.out.sync <= DspBlockTop.io.out.sync @[Top.scala 24:6]
    io.out.bits <= DspBlockTop.io.out.bits @[Top.scala 24:6]
    io.out.valid <= DspBlockTop.io.out.valid @[Top.scala 24:6]
    DspBlockTop.io.in.sync <= io.in.sync @[Top.scala 24:6]
    DspBlockTop.io.in.bits <= io.in.bits @[Top.scala 24:6]
    DspBlockTop.io.in.valid <= io.in.valid @[Top.scala 24:6]

