verilog xil_defaultlib --include "../../../../InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/ec67/hdl" --include "../../../../InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/2d50/hdl" --include "../../../../InterviewProject.srcs/sources_1/bd/RootDesign/ip/RootDesign_processing_system7_0_0" \
"../../../bd/RootDesign/ip/RootDesign_processing_system7_0_0/sim/RootDesign_processing_system7_0_0.v" \
"../../../bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v" \
"../../../bd/RootDesign/ipshared/c3e4/hdl/SimpleFilter_v1_0_S00_AXI.v" \
"../../../bd/RootDesign/ipshared/c3e4/hdl/SimpleFilter_v1_0.v" \
"../../../bd/RootDesign/ip/RootDesign_SimpleFilter_0_0/sim/RootDesign_SimpleFilter_0_0.v" \
"../../../bd/RootDesign/ip/RootDesign_xbar_0/sim/RootDesign_xbar_0.v" \
"../../../bd/RootDesign/ip/RootDesign_xbar_1/sim/RootDesign_xbar_1.v" \
"../../../bd/RootDesign/ip/RootDesign_auto_pc_0/sim/RootDesign_auto_pc_0.v" \
"../../../bd/RootDesign/ip/RootDesign_auto_pc_1/sim/RootDesign_auto_pc_1.v" \
"../../../bd/RootDesign/sim/RootDesign.v" \

verilog xil_defaultlib "glbl.v"

nosort
