// Seed: 2827267916
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wor id_3;
  assign id_3 = {id_3, id_3, 1'd0, 1, id_3, 1, id_2};
  id_4(
      .id_0(1), .id_1(1'h0), .id_2(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1 or posedge 1)
    if (id_3 - 1) id_5 <= 1'b0;
    else id_5 = 1;
  module_0(
      id_2, id_4
  );
endmodule
