(S (NP (JJ Current) (NN integration) (, ,) (JJ architectural) (NN design) (CC and) (NN manufacturing) (NNS technologies)) (VP (VBP are) (RB not) (VP (VBN suited) (PP (IN for) (NP (NP (DT the) (NX (NX (NN computing) (NN density)) (CC and) (NN power) (NN efficiency))) (VP (VBN requested) (PP (IN by) (NP (NNP Exascale) (NN computing)))))))) (. .))
(S (NP (NP (NNP New) (NNS approaches)) (PP (IN in) (NP (NN hardware) (NN architecture)))) (VP (VBP are) (ADVP (RB thus)) (VP (VBN needed) (S (VP (TO to) (VP (VB overcome) (NP (NP (DT the) (JJ technological) (NNS barriers)) (VP (VBG preventing) (NP (NP (DT the) (NN transition)) (PP (TO to) (NP (DT the) (NNP Exascale) (NN era))))))))))) (. .))
(S (PP (IN In) (NP (DT that) (NN scope))) (, ,) (NP (PRP we)) (VP (VBP report) (NP (NP (JJ successful) (NN fabrication)) (PP (IN of) (NP (NP (JJ first) (NP (NNP ExaNoDe) (POS 's)) (NNP MCM) (NNS prototypes)) (VP (VBN dedicated) (PP (TO to) (NP (NNP Exascale) (VBG computing) (NNS applications)))))))) (. .))
(S (NP (DT Each) (NNP MCM)) (VP (VBD was) (VP (VBN composed) (PP (IN of) (NP (NP (CD 2) (NNP Xilinx) (NNP Zynq) (NNP Ultrascale+) (NNP MPSoC)) (, ,) (VP (VBD assembled) (PP (IN on) (NP (NP (JJ advanced) (ADJP (QP (QP (CD 68.5) (NN mm)) (VBD x) (ADJP (CD 55) (JJ mm)))) (NN laminate) (NNS substrates)) (VP (ADVP (RB specifically)) (VBN designed) (CC and) (VBN fabricated) (PP (IN for) (NP (DT the) (NN project))))))))))) (. .))
(S (NP (NP (JJ Acoustic) (NN microscopy)) (, ,) (NP (JJ x-ray)) (, ,) (NP (JJ cross-section)) (CC and) (NP (JJ Thermo-Moire) (NNS investigations))) (VP (VBD revealed) (NP (DT no) (NX (NX (NNS voids)) (, ,) (NP (NNS shorts)) (, ,) (NX (NN delamination)) (, ,) (NX (NNS cracks)) (CC or) (NX (NN warpage) (NNS issues))))) (. .))
(S (NP (CD Two) (NNP MCMs)) (VP (VBD were) (VP (VBN mounted) (PP (IN on) (NP (DT a) (NN daughter) (NN board))) (PP (IN by) (NP (NNP FORTH))) (PP (IN for) (NP (VBG testing) (NNS purposes))))) (. .))
(S (NP (NP (DT The) (NNP DDR) (NNS memories)) (PP (IN on) (NP (NP (DT the) (CD 4) (NNP SODIMMs)) (PP (IN of) (NP (DT the) (NN daughter) (NN board)))))) (VP (VBD were) (VP (ADVP (RB successfully)) (VBN tested) (PP (IN by) (S (VP (VBG running) (NP (NP (JJ extensive) (NNP Xilinx) (NN memory) (NNS tests)) (PP (IN with) (NP (NP (NN clock) (NNS frequencies)) (PP (IN of) (NP (NP (CD 1866) (NNP MHz)) (CC and) (NP (CD 2133) (NNP MHz)))))))))))) (. .))
(S (NP (DT All) (CD 4) (NNP FPGAs)) (VP (VBD were) (VP (VBN programmed) (PP (IN with) (NP (NP (DT the) (NNP Xilinx) (JJ integrated) (NN bit) (JJ error) (NN ratio) (NN test)) (PRN (-LRB- -LRB-) (NP (NNP IBERT)) (-RRB- -RRB-)) (VP (VBD tailored) (PP (IN for) (NP (DT this) (NN board))) (PP (IN for) (NP (NNS links) (VBG testing)))))))) (. .))
(S (NP (NP (DT All) (JJ intra-board) (JJ high-speed) (NNS links)) (PP (IN between) (NP (DT all) (NNP FPGAs)))) (VP (VBD were) (ADJP (JJ stable)) (PP (IN at) (NP (CD 10) (NNP Gbps))) (, ,) (PP (ADVP (RB even)) (IN under) (NP (DT the) (ADJP (RBR more) (JJ demanding)) (JJ 31-bit) (NNP PRBS) (PRN (-LRB- -LRB-) (NNP Pseudorandom) (NNP Binary) (NNP Sequence) (-RRB- -RRB-)) (NNS tests)))) (. .))
