// Seed: 3710230027
module module_0 ();
  assign id_1 = $display ? id_1 - 1'h0 : id_1 >= 1 ? id_1 : id_1;
  final begin
    if (id_1++ == 1) begin
      if (id_1) if (1) id_1 <= 1;
    end
  end
  reg id_4 = 1 + 1;
  always @(negedge id_3) begin
    if (id_3) id_4 <= #1 id_2;
    else id_2 <= 1 - id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_3;
  module_0();
  wire id_5;
endmodule
