{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681675438541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681675438541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 13:03:58 2023 " "Processing started: Sun Apr 16 13:03:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681675438541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681675438541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681675438541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681675439086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681675439086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRANSMITTER-RTL " "Found design unit 1: TRANSMITTER-RTL" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452414 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRANSMITTER " "Found entity 1: TRANSMITTER" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681675452414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Transmitter-test " "Found design unit 1: tb_Transmitter-test" {  } { { "tb_Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452421 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Transmitter " "Found entity 1: tb_Transmitter" {  } { { "tb_Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681675452421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RECEIVER-rtl " "Found design unit 1: RECEIVER-rtl" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452427 ""} { "Info" "ISGN_ENTITY_NAME" "1 RECEIVER " "Found entity 1: RECEIVER" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681675452427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_receiver-test " "Found design unit 1: tb_receiver-test" {  } { { "tb_Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Receiver.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452430 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RECEIVER " "Found entity 1: tb_RECEIVER" {  } { { "tb_Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681675452430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-structural " "Found design unit 1: UART-structural" {  } { { "UART.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/UART.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452435 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/UART.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681675452435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681675452435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Transmitter " "Elaborating entity \"Transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681675452533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUNTER Transmitter.vhd(36) " "Verilog HDL or VHDL warning at Transmitter.vhd(36): object \"COUNTER\" assigned a value but never read" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681675452535 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Transmitter.vhd(61) " "VHDL Subtype or Type Declaration warning at Transmitter.vhd(61): subtype or type has null range" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 61 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1681675452535 "|Transmitter"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "0 11 Transmitter.vhd(61) " "VHDL expression error at Transmitter.vhd(61): expression has 0 elements, but must have 11 elements" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 61 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1681675452538 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681675452539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681675452733 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 16 13:04:12 2023 " "Processing ended: Sun Apr 16 13:04:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681675452733 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681675452733 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681675452733 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681675452733 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681675453485 ""}
