ExecStartTime: 1715241778
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: GEMINI_COMPACT_104x68
Strategy: delay
INFO: Created design: primitive_example_design_3. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: primitive_example_design_3
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/analysis/primitive_example_design_3_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/analysis/primitive_example_design_3_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/analysis/primitive_example_design_3_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_3'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top primitive_example_design_3' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.
Warning: Resizing cell port primitive_example_design_3.dsp38_inst.DLY_B from 32 bits to 18 bits.
Warning: Resizing cell port primitive_example_design_3.i_buf_instance3.O from 38 bits to 1 bits.
Warning: Resizing cell port primitive_example_design_3.i_buf_instance3.I from 38 bits to 1 bits.

Dumping file hier_info.json ...
 Process module "DSP38"
 Process module "I_BUF"
 Process module "O_BUF"
 Process module "O_BUFT"
Dumping file port_info.json ...

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 20035ad539, CPU: user 0.04s system 0.01s, MEM: 16.40 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design primitive_example_design_3 is analyzed
INFO: ANL: Top Modules: primitive_example_design_3

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: primitive_example_design_3
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s primitive_example_design_3.ys -l primitive_example_design_3_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s primitive_example_design_3.ys -l primitive_example_design_3_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `primitive_example_design_3.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_3'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.
Warning: Resizing cell port primitive_example_design_3.dsp38_inst.DLY_B from 32 bits to 18 bits.
Warning: Resizing cell port primitive_example_design_3.i_buf_instance3.O from 38 bits to 1 bits.
Warning: Resizing cell port primitive_example_design_3.i_buf_instance3.I from 38 bits to 1 bits.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

4.17.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.28. Executing CHECK pass (checking for obvious problems).
Checking module primitive_example_design_3...
Warning: Wire primitive_example_design_3.\Z [37] is used but has no driver.
Found and reported 1 problems.

4.29. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            386
   Number of public wires:          36
   Number of public wire bits:     386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).
Removed top 37 bits (of 38) from wire primitive_example_design_3.i_buft_oe_in.
Removed top 14 bits (of 32) from wire primitive_example_design_3.o_buf_dly_b.

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.66. Executing OPT_SHARE pass.

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.71. Executing WREDUCE pass (reducing word size of cells).

4.72. Executing PEEPOPT pass (run peephole optimizers).

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.74. Executing DEMUXMAP pass.

4.75. Executing SPLITNETS pass (splitting up multi-bit signals).

4.76. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.77. Executing RS_DSP_MULTADD pass.

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing RS_DSP_MACC pass.

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing RS_DSP_SIMD pass.

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.91. Executing rs_pack_dsp_regs pass.

4.92. Executing RS_DSP_IO_REGS pass.

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.95. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module primitive_example_design_3:
  created 0 $alu and 0 $macc cells.

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.102. Executing OPT_SHARE pass.

4.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.106. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.107. Executing MEMORY pass.

4.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.108. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing Rs_BRAM_Split pass.

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.122. Executing OPT_SHARE pass.

4.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.126. Executing PMUXTREE pass.

4.127. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.128. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.129.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.129.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.130. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.
<suppressed ~1 debug messages>

4.141. Executing TECHMAP pass (map to technology primitives).

4.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.142. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.148. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.168. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.169. Executing ABC pass (technology mapping using ABC).

4.169.1. Summary of detected clock domains:
  118 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.169.2. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.175. Executing OPT_SHARE pass.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.179. Executing ABC pass (technology mapping using ABC).

4.179.1. Summary of detected clock domains:
  118 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.179.2. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.185. Executing OPT_SHARE pass.

4.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.189. Executing ABC pass (technology mapping using ABC).

4.189.1. Summary of detected clock domains:
  118 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.189.2. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.195. Executing OPT_SHARE pass.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.199. Executing ABC pass (technology mapping using ABC).

4.199.1. Summary of detected clock domains:
  118 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.199.2. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.205. Executing OPT_SHARE pass.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.209. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.224. Executing OPT_SHARE pass.

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.233. Executing OPT_SHARE pass.

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.238. Executing BMUXMAP pass.

4.239. Executing DEMUXMAP pass.

4.240. Executing SPLITNETS pass (splitting up multi-bit signals).

4.241. Executing ABC pass (technology mapping using ABC).

4.241.1. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.247. Executing OPT_SHARE pass.

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.251. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.255. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.257. Executing OPT_SHARE pass.

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.262. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.264. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.266. Executing OPT_SHARE pass.

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.271. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.272. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.273. Executing RS_DFFSR_CONV pass.

4.274. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.275. Executing TECHMAP pass (map to technology primitives).

4.275.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.275.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.275.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~122 debug messages>

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.277. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.279. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.283. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.285. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.287. Executing OPT_SHARE pass.

4.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.291. Executing TECHMAP pass (map to technology primitives).

4.291.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.291.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.292. Executing ABC pass (technology mapping using ABC).

4.292.1. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.302. Executing HIERARCHY pass (managing design hierarchy).

4.302.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

4.302.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.

4.303. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.304. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.305. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.306. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on primitive_example_design_3.i_buf_clk[0].

4.307. Executing TECHMAP pass (map to technology primitives).

4.307.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.307.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.309. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Marking already mapped port: I_BUF.I[0].
Marking already mapped port: O_BUF.O[0].
Marking already mapped port: O_BUFT.O[0].
Marking already mapped port: primitive_example_design_3.A[0].
Marking already mapped port: primitive_example_design_3.A[1].
Marking already mapped port: primitive_example_design_3.A[2].
Marking already mapped port: primitive_example_design_3.A[3].
Marking already mapped port: primitive_example_design_3.A[4].
Marking already mapped port: primitive_example_design_3.A[5].
Marking already mapped port: primitive_example_design_3.A[6].
Marking already mapped port: primitive_example_design_3.A[7].
Marking already mapped port: primitive_example_design_3.A[8].
Marking already mapped port: primitive_example_design_3.A[9].
Marking already mapped port: primitive_example_design_3.A[10].
Marking already mapped port: primitive_example_design_3.A[11].
Marking already mapped port: primitive_example_design_3.A[12].
Marking already mapped port: primitive_example_design_3.A[13].
Marking already mapped port: primitive_example_design_3.A[14].
Marking already mapped port: primitive_example_design_3.A[15].
Marking already mapped port: primitive_example_design_3.A[16].
Marking already mapped port: primitive_example_design_3.A[17].
Marking already mapped port: primitive_example_design_3.A[18].
Marking already mapped port: primitive_example_design_3.A[19].
Marking already mapped port: primitive_example_design_3.ACC_FIR[0].
Marking already mapped port: primitive_example_design_3.ACC_FIR[1].
Marking already mapped port: primitive_example_design_3.ACC_FIR[2].
Marking already mapped port: primitive_example_design_3.ACC_FIR[3].
Marking already mapped port: primitive_example_design_3.ACC_FIR[4].
Marking already mapped port: primitive_example_design_3.ACC_FIR[5].
Marking already mapped port: primitive_example_design_3.B[0].
Marking already mapped port: primitive_example_design_3.B[1].
Marking already mapped port: primitive_example_design_3.B[2].
Marking already mapped port: primitive_example_design_3.B[3].
Marking already mapped port: primitive_example_design_3.B[4].
Marking already mapped port: primitive_example_design_3.B[5].
Marking already mapped port: primitive_example_design_3.B[6].
Marking already mapped port: primitive_example_design_3.B[7].
Marking already mapped port: primitive_example_design_3.B[8].
Marking already mapped port: primitive_example_design_3.B[9].
Marking already mapped port: primitive_example_design_3.B[10].
Marking already mapped port: primitive_example_design_3.B[11].
Marking already mapped port: primitive_example_design_3.B[12].
Marking already mapped port: primitive_example_design_3.B[13].
Marking already mapped port: primitive_example_design_3.B[14].
Marking already mapped port: primitive_example_design_3.B[15].
Marking already mapped port: primitive_example_design_3.B[16].
Marking already mapped port: primitive_example_design_3.B[17].
Marking already mapped port: primitive_example_design_3.CLK[0].
Marking already mapped port: primitive_example_design_3.DLY_B[0].
Marking already mapped port: primitive_example_design_3.DLY_B[1].
Marking already mapped port: primitive_example_design_3.DLY_B[2].
Marking already mapped port: primitive_example_design_3.DLY_B[3].
Marking already mapped port: primitive_example_design_3.DLY_B[4].
Marking already mapped port: primitive_example_design_3.DLY_B[5].
Marking already mapped port: primitive_example_design_3.DLY_B[6].
Marking already mapped port: primitive_example_design_3.DLY_B[7].
Marking already mapped port: primitive_example_design_3.DLY_B[8].
Marking already mapped port: primitive_example_design_3.DLY_B[9].
Marking already mapped port: primitive_example_design_3.DLY_B[10].
Marking already mapped port: primitive_example_design_3.DLY_B[11].
Marking already mapped port: primitive_example_design_3.DLY_B[12].
Marking already mapped port: primitive_example_design_3.DLY_B[13].
Marking already mapped port: primitive_example_design_3.DLY_B[14].
Marking already mapped port: primitive_example_design_3.DLY_B[15].
Marking already mapped port: primitive_example_design_3.DLY_B[16].
Marking already mapped port: primitive_example_design_3.DLY_B[17].
Marking already mapped port: primitive_example_design_3.FEEDBACK[0].
Marking already mapped port: primitive_example_design_3.FEEDBACK[1].
Marking already mapped port: primitive_example_design_3.FEEDBACK[2].
Marking already mapped port: primitive_example_design_3.LOAD_ACC[0].
Marking already mapped port: primitive_example_design_3.RESET[0].
Marking already mapped port: primitive_example_design_3.ROUND[0].
Marking already mapped port: primitive_example_design_3.SATURATE[0].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[0].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[1].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[2].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[3].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[4].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[5].
Marking already mapped port: primitive_example_design_3.SUBTRACT[0].
Marking already mapped port: primitive_example_design_3.UNSIGNED_A[0].
Marking already mapped port: primitive_example_design_3.UNSIGNED_B[0].
Marking already mapped port: primitive_example_design_3.Z[0].
Marking already mapped port: primitive_example_design_3.Z[1].
Marking already mapped port: primitive_example_design_3.Z[2].
Marking already mapped port: primitive_example_design_3.Z[3].
Marking already mapped port: primitive_example_design_3.Z[4].
Marking already mapped port: primitive_example_design_3.Z[5].
Marking already mapped port: primitive_example_design_3.Z[6].
Marking already mapped port: primitive_example_design_3.Z[7].
Marking already mapped port: primitive_example_design_3.Z[8].
Marking already mapped port: primitive_example_design_3.Z[9].
Marking already mapped port: primitive_example_design_3.Z[10].
Marking already mapped port: primitive_example_design_3.Z[11].
Marking already mapped port: primitive_example_design_3.Z[12].
Marking already mapped port: primitive_example_design_3.Z[13].
Marking already mapped port: primitive_example_design_3.Z[14].
Marking already mapped port: primitive_example_design_3.Z[15].
Marking already mapped port: primitive_example_design_3.Z[16].
Marking already mapped port: primitive_example_design_3.Z[17].
Marking already mapped port: primitive_example_design_3.Z[18].
Marking already mapped port: primitive_example_design_3.Z[19].
Marking already mapped port: primitive_example_design_3.Z[20].
Marking already mapped port: primitive_example_design_3.Z[21].
Marking already mapped port: primitive_example_design_3.Z[22].
Marking already mapped port: primitive_example_design_3.Z[23].
Marking already mapped port: primitive_example_design_3.Z[24].
Marking already mapped port: primitive_example_design_3.Z[25].
Marking already mapped port: primitive_example_design_3.Z[26].
Marking already mapped port: primitive_example_design_3.Z[27].
Marking already mapped port: primitive_example_design_3.Z[28].
Marking already mapped port: primitive_example_design_3.Z[29].
Marking already mapped port: primitive_example_design_3.Z[30].
Marking already mapped port: primitive_example_design_3.Z[31].
Marking already mapped port: primitive_example_design_3.Z[32].
Marking already mapped port: primitive_example_design_3.Z[33].
Marking already mapped port: primitive_example_design_3.Z[34].
Marking already mapped port: primitive_example_design_3.Z[35].
Marking already mapped port: primitive_example_design_3.Z[36].
Marking already mapped port: primitive_example_design_3.i_buft_oe[0].
Mapping port primitive_example_design_3.Z using rs__O_BUF.
Mapping port primitive_example_design_3.i_buft_oe using rs__I_BUF.
Mapping port primitive_example_design_3.ibuf1_en using rs__I_BUF.
Mapping port primitive_example_design_3.ibuf2_en using rs__I_BUF.
Mapping port primitive_example_design_3.ibuf3_en using rs__I_BUF.
Mapping port primitive_example_design_3.ibuf4_en using rs__I_BUF.

4.310. Executing TECHMAP pass (map to technology primitives).

4.310.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.310.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~106 debug messages>

4.311. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                343
   Number of wire bits:            774
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                219
     CLK_BUF                         1
     DSP38                           1
     I_BUF                         161
     O_BUF                          19
     O_BUFT                         37

4.312. Executing TECHMAP pass (map to technology primitives).

4.312.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.312.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..
Removed 0 unused cells and 301 unused wires.
<suppressed ~1 debug messages>

4.314. Executing SPLITNETS pass (splitting up multi-bit signals).

4.315. Executing HIERARCHY pass (managing design hierarchy).

4.315.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

4.315.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.316. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 42
   Number of wire bits:            436
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                219
     CLK_BUF                         1
     DSP38                           1
     I_BUF                         161
     O_BUF                          19
     O_BUFT                         37

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\primitive_example_design_3'.

5.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

5.2. Executing RTLIL backend.
Output filename: design.rtlil

5.3. Executing SPLITNETS pass (splitting up multi-bit signals).

5.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_primitive_example_design_3.
<suppressed ~1 debug messages>

5.5. Executing Verilog backend.
Dumping module `\primitive_example_design_3'.

5.5.1. Executing BLIF backend.
Run Script

5.5.2. Executing Verilog backend.
Dumping module `\primitive_example_design_3'.

5.5.2.1. Executing BLIF backend.

5.5.2.2. Executing Verilog backend.
Dumping module `\fabric_primitive_example_design_3'.

5.5.2.2.1. Executing BLIF backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 39fcb66551, CPU: user 0.71s system 0.05s, MEM: 27.36 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 37% 44x read_verilog (0 sec), 8% 34x opt_clean (0 sec), ...
INFO: SYN: Design primitive_example_design_3 is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: primitive_example_design_3
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_3_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_3 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_3_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_3_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_3_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_3 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_3_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_3_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_3_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_3_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_3_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_oCRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to o_buf_dly_b[16] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to o_buf_dly_b[14] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to i_buf_ACC_FIR[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to i_buf_ACC_FIR[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to o_buf_dly_b[15] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to i_buf_ACC_FIR[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to o_buf_dly_b[7] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to i_buf_ACC_FIR[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to o_buf_dly_b[12] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to i_buf_ACC_FIR[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to o_buf_dly_b[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to o_buf_dly_b[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to o_buf_dly_b[17] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to o_buf_dly_b[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to i_buf_ACC_FIR[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to o_buf_dly_b[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to o_buf_dly_b[6] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to o_buf_dly_b[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to o_buf_dly_b[13] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to o_buf_dly_b[8] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to o_buf_dly_b[9] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to o_buf_dly_b[10] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to o_buf_dly_b[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to o_buf_dly_b[11] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
ut[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.8 MiB, delta_rss +1.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  136 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 44
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 64
Swept block(s)      : 1
Constant Pins Marked: 136
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 482
    .input                     :      93
    .output                    :     211
    0-LUT                      :       3
    6-LUT                      :     174
    RS_DSP_MULTACC_REGIN_REGOUT:       1
  Nets  : 307
    Avg Fanout:     1.4
    Max Fanout:    99.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 747
  Timing Graph Edges: 694
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'i_buf_clk' Fanout: 1 pins (0.1%), 1 blocks (0.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'i_buf_clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'i_buf_clk' Source: 'i_buf_clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif'.

After removing unused inputs...
	total blocks: 482, total nets: 307, total inputs: 93, total outputs: 211
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    19/482       3%                            3   106 x 70    
    38/482       7%                            4   106 x 70    
    57/482      11%                            5   106 x 70    
    76/482      15%                            6   106 x 70    
    95/482      19%                            7   106 x 70    
   114/482      23%                            8   106 x 70    
   133/482      27%                           10   106 x 70    
   152/482      31%                           11   106 x 70    
   171/482      35%                           12   106 x 70    
   190/482      39%                           24   106 x 70    
   209/482      43%                           43   106 x 70    
   228/482      47%                           62   106 x 70    
   247/482      51%                           81   106 x 70    
   266/482      55%                          100   106 x 70    
   285/482      59%                          119   106 x 70    
   304/482      63%                          138   106 x 70    
   323/482      67%                          157   106 x 70    
   342/482      70%                          176   106 x 70    
   361/482      74%                          195   106 x 70    
   380/482      78%                          214   106 x 70    
   399/482      82%                          233   106 x 70    
   418/482      86%                          252   106 x 70    
   437/482      90%                          271   106 x 70    
   456/482      94%                          290   106 x 70    
   475/482      98%                          309   106 x 70    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 89
  LEs used for logic and registers    : 0
  LEs used for logic only             : 89
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.2526e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0534e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.0757e-05 sec
FPGA sized to 106 x 70 (castor104x68_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.01 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        304                               0.694079                     0.305921   
       clb         12                                3.91667                      14.6667   
       dsp          1                                     55                           37   
      bram          0                                      0                            0   
Absorbed logical nets 1 out of 307 nets, 306 nets not absorbed.

Netlist conversion complete.

# Packing took 0.07 seconds (max_rss 24.7 MiB, delta_rss +4.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.07 seconds (max_rss 63.0 MiB, delta_rss +38.3 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 306
Netlist num_blocks: 317
Netlist EMPTY blocks: 0.
Netlist io blocks: 304.
Netlist clb blocks: 12.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 93
Netlist output pins: 211

Pb types usage...
  io                               : 304
   io_output                       : 211
    outpad                         : 211
   io_input                        : 93
    inpad                          : 93
  clb                              : 12
   clb_lr                          : 12
    fle                            : 89
     ble5                          : 177
      lut5                         : 177
       lut                         : 177
  dsp                              : 1
   dsp_lr                          : 1
    RS_DSP_MULTACC_REGIN_REGOUT    : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		304	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		12	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Bloc

k: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 63.4 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 33.82 seconds (max_rss 1095.3 MiB, delta_rss +1031.9 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 35.28 seconds (max_rss 1095.3 MiB, delta_rss +1031.9 MiB)


Flow timing analysis took 0.00217646 seconds (0.00212008 STA, 5.6385e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 36.50 seconds (max_rss 1095.3 MiB)
INFO: PAC: Design primitive_example_design_3 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: primitive_example_design_3
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif --output primitive_example_design_3_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/config.json
	--output	primitive_example_design_3_pin_loc.place

********************************


********************************


  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv
       user_pcf_ (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : primitive_example_design_3_pin_loc.place
	 assign_method= in_define_order

... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_desCRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to o_buf_dly_b[16] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to o_buf_dly_b[14] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to i_buf_ACC_FIR[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to i_buf_ACC_FIR[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to o_buf_dly_b[15] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to i_buf_ACC_FIR[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to o_buf_dly_b[7] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to i_buf_ACC_FIR[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to o_buf_dly_b[12] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to i_buf_ACC_FIR[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to o_buf_dly_b[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to o_buf_dly_b[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to o_buf_dly_b[17] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to o_buf_dly_b[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to i_buf_ACC_FIR[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to o_buf_dly_b[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to o_buf_dly_b[6] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to o_buf_dly_b[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to o_buf_dly_b[13] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to o_buf_dly_b[8] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to o_buf_dly_b[9] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to o_buf_dly_b[10] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to o_buf_dly_b[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to o_buf_dly_b[11] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
ign_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif
DONE read_design_ports()  #udes_inputs= 137  #udes_outputs= 229



read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv )  num_udes_pins= 366
pin_c CSV:  #rows= 8237   #colums= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 8237  num_cols= 76  start_GBOX_GPIO_row_= 887


	  ***  pin_c  read_csv_file  SUCCEEDED  ***


	  has_edits : 1


 ---- dumping user_design_inputs_ after translation (137) --
  inp-0  $auto$rs_design_edit.cc:332:add_wire_btw_prims$638
  inp-1  $iopadmap$i_buft_oe[1]
  inp-2  $iopadmap$i_buft_oe[2]
  inp-3  $iopadmap$i_buft_oe[3]
  inp-4  $iopadmap$i_buft_oe[4]
  inp-5  $iopadmap$i_buft_oe[5]
  inp-6  $iopadmap$i_buft_oe[6]
  inp-7  $iopadmap$i_buft_oe[7]
  inp-8  $iopadmap$i_buft_oe[8]
  inp-9  $iopadmap$i_buft_oe[9]
  inp-10  $iopadmap$i_buft_oe[10]
  inp-11  $iopadmap$i_buft_oe[11]
  inp-12  $iopadmap$i_buft_oe[12]
  inp-13  $iopadmap$i_buft_oe[13]
  inp-14  $iopadmap$i_buft_oe[14]
  inp-15  $iopadmap$i_buft_oe[15]
  inp-16  $iopadmap$i_buft_oe[16]
  inp-17  $iopadmap$i_buft_oe[17]
  inp-18  $iopadmap$i_buft_oe[18]
  inp-19  $iopadmap$i_buft_oe[19]
  inp-20  $iopadmap$i_buft_oe[20]
  inp-21  $iopadmap$i_buft_oe[21]
  inp-22  $iopadmap$i_buft_oe[22]
  inp-23  $iopadmap$i_buft_oe[23]
  inp-24  $iopadmap$i_buft_oe[24]
  inp-25  $iopadmap$i_buft_oe[25]
  inp-26  $iopadmap$i_buft_oe[26]
  inp-27  $iopadmap$i_buft_oe[27]
  inp-28  $iopadmap$i_buft_oe[28]
  inp-29  $iopadmap$i_buft_oe[29]
  inp-30  $iopadmap$i_buft_oe[30]
  inp-31  $iopadmap$i_buft_oe[31]
  inp-32  $iopadmap$i_buft_oe[32]
  inp-33  $iopadmap$i_buft_oe[33]
  inp-34  $iopadmap$i_buft_oe[34]
  inp-35  $iopadmap$i_buft_oe[35]
  inp-36  $iopadmap$i_buft_oe[36]
  inp-37  $iopadmap$i_buft_oe[37]
  inp-38  a_out[0]
  inp-39  a_out[1]
  inp-40  a_out[2]
  inp-41  a_out[3]
  inp-42  a_out[4]
  inp-43  a_out[5]
  inp-44  a_out[6]
  inp-45  a_out[7]
  inp-46  a_out[8]
  inp-47  a_out[9]
  inp-48  a_out[10]
  inp-49  a_out[11]
  inp-50  a_out[12]
  inp-51  a_out[13]
  inp-52  a_out[14]
  inp-53  a_out[15]
  inp-54  a_out[16]
  inp-55  a_out[17]
  inp-56  a_out[18]
  inp-57  a_out[19]
  inp-58  b_out[0]
  inp-59  b_out[1]
  inp-60  b_out[2]
  inp-61  b_out[3]
  inp-62  b_out[4]
  inp-63  b_out[5]
  inp-64  b_out[6]
  inp-65  b_out[7]
  inp-66  b_out[8]
  inp-67  b_out[9]
  inp-68  b_out[10]
  inp-69  b_out[11]
  inp-70  b_out[12]
  inp-71  b_out[13]
  inp-72  b_out[14]
  inp-73  b_out[15]
  inp-74  b_out[16]
  inp-75  b_out[17]
  inp-76  i_buf_ACC_FIR[0]
  inp-77  i_buf_ACC_FIR[1]
  inp-78  i_buf_ACC_FIR[2]
  inp-79  i_buf_ACC_FIR[3]
  inp-80  i_buf_ACC_FIR[4]
  inp-81  i_buf_ACC_FIR[5]
  inp-82  i_buf_clk
  inp-83  i_buf_feedback[0]
  inp-84  i_buf_feedback[1]
  inp-85  i_buf_feedback[2]
  inp-86  i_buf_load_acc
  inp-87  i_buf_reset
  inp-88  i_buf_round
  inp-89  i_buf_saturate
  inp-90  i_buf_shift_right[0]
  inp-91  i_buf_shift_right[1]
  inp-92  i_buf_shift_right[2]
  inp-93  i_buf_shift_right[3]
  inp-94  i_buf_shift_right[4]
  inp-95  i_buf_shift_right[5]
  inp-96  i_buf_subtract
  inp-97  i_buf_unsigned_a
  inp-98  i_buf_unsigned_b
  inp-99  i_buft_oe[0]
  inp-100  i_buft_oe[1]
  inp-101  i_buft_oe[2]
  inp-102  i_buft_oe[3]
  inp-103  i_buft_oe[4]
  inp-104  i_buft_oe[5]
  inp-105  i_buft_oe[6]
  inp-106  i_buft_oe[7]
  inp-107  i_buft_oe[8]
  inp-108  i_buft_oe[9]
  inp-109  i_buft_oe[10]
  inp-110  i_buft_oe[11]
  inp-111  i_buft_oe[12]
  inp-112  i_buft_oe[13]
  inp-113  i_buft_oe[14]
  inp-114  i_buft_oe[15]
  inp-115  i_buft_oe[16]
  inp-116  i_buft_oe[17]
  inp-117  i_buft_oe[18]
  inp-118  i_buft_oe[19]
  inp-119  i_buft_oe[20]
  inp-120  i_buft_oe[21]
  inp-121  i_buft_oe[22]
  inp-122  i_buft_oe[23]
  inp-123  i_buft_oe[24]
  inp-124  i_buft_oe[25]
  inp-125  i_buft_oe[26]
  inp-126  i_buft_oe[27]
  inp-127  i_buft_oe[28]
  inp-128  i_buft_oe[29]
  inp-129  i_buft_oe[30]
  inp-130  i_buft_oe[31]
  inp-131  i_buft_oe[32]
  inp-132  i_buft_oe[33]
  inp-133  i_buft_oe[34]
  inp-134  i_buft_oe[35]
  inp-135  i_buft_oe[36]
  inp-136  i_buft_oe[37]
 ----
 ---- dumping user_design_outputs_ after translation (229) --
  out-0  $auto$rs_design_edit.cc:332:add_wire_btw_prims$637
  out-1  $auto$rs_design_edit.cc:452:check_undriven_IO$639
  out-2  $auto$rs_design_edit.cc:452:check_undriven_IO$640
  out-3  $auto$rs_design_edit.cc:452:check_undriven_IO$641
  out-4  $auto$rs_design_edit.cc:452:check_undriven_IO$642
  out-5  $auto$rs_design_edit.cc:452:check_undriven_IO$643
  out-6  $auto$rs_design_edit.cc:452:check_undriven_IO$644
  out-7  $auto$rs_design_edit.cc:452:check_undriven_IO$645
  out-8  $auto$rs_design_edit.cc:452:check_undriven_IO$646
  out-9  $auto$rs_design_edit.cc:452:check_undriven_IO$647
  out-10  $auto$rs_design_edit.cc:452:check_undriven_IO$648
  out-11  $auto$rs_design_edit.cc:452:check_undriven_IO$649
  out-12  $auto$rs_design_edit.cc:452:check_undriven_IO$650
  out-13  $auto$rs_design_edit.cc:452:check_undriven_IO$651
  out-14  $auto$rs_design_edit.cc:452:check_undriven_IO$652
  out-15  $auto$rs_design_edit.cc:452:check_undriven_IO$653
  out-16  $auto$rs_design_edit.cc:452:check_undriven_IO$654
  out-17  $auto$rs_design_edit.cc:452:check_undriven_IO$655
  out-18  $auto$rs_design_edit.cc:452:check_undriven_IO$656
  out-19  $auto$rs_design_edit.cc:452:check_undriven_IO$657
  out-20  $auto$rs_design_edit.cc:452:check_undriven_IO$658
  out-21  $auto$rs_design_edit.cc:452:check_undriven_IO$659
  out-22  $auto$rs_design_edit.cc:452:check_undriven_IO$660
  out-23  $auto$rs_design_edit.cc:452:check_undriven_IO$661
  out-24  $auto$rs_design_edit.cc:452:check_undriven_IO$662
  out-25  $auto$rs_design_edit.cc:452:check_undriven_IO$663
  out-26  $auto$rs_design_edit.cc:452:check_undriven_IO$664
  out-27  $auto$rs_design_edit.cc:452:check_undriven_IO$665
  out-28  $auto$rs_design_edit.cc:452:check_undriven_IO$666
  out-29  $auto$rs_design_edit.cc:452:check_undriven_IO$667
  out-30  $auto$rs_design_edit.cc:452:check_undriven_IO$668
  out-31  $auto$rs_design_edit.cc:452:check_undriven_IO$669
  out-32  $auto$rs_design_edit.cc:452:check_undriven_IO$670
  out-33  $auto$rs_design_edit.cc:452:check_undriven_IO$671
  out-34  $auto$rs_design_edit.cc:452:check_undriven_IO$672
  out-35  $auto$rs_design_edit.cc:452:check_undriven_IO$673
  out-36  $auto$rs_design_edit.cc:452:check_undriven_IO$674
  out-37  $auto$rs_design_edit.cc:452:check_undriven_IO$675
  out-38  $auto$rs_design_edit.cc:700:execute$501
  out-39  $auto$rs_design_edit.cc:700:execute$502
  out-40  $auto$rs_design_edit.cc:700:execute$503
  out-41  $auto$rs_design_edit.cc:700:execute$504
  out-42  $auto$rs_design_edit.cc:700:execute$505
  out-43  $auto$rs_design_edit.cc:700:execute$506
  out-44  $auto$rs_design_edit.cc:700:execute$507
  out-45  $auto$rs_design_edit.cc:700:execute$508
  out-46  $auto$rs_design_edit.cc:700:execute$509
  out-47  $auto$rs_design_edit.cc:700:execute$510
  out-48  $auto$rs_design_edit.cc:700:execute$511
  out-49  $auto$rs_design_edit.cc:700:execute$512
  out-50  $auto$rs_design_edit.cc:700:execute$513
  out-51  $auto$rs_design_edit.cc:700:execute$514
  out-52  $auto$rs_design_edit.cc:700:execute$515
  out-53  $auto$rs_design_edit.cc:700:execute$516
  out-54  $auto$rs_design_edit.cc:700:execute$517
  out-55  $auto$rs_design_edit.cc:700:execute$518
  out-56  $auto$rs_design_edit.cc:700:execute$519
  out-57  $auto$rs_design_edit.cc:700:execute$520
  out-58  $auto$rs_design_edit.cc:700:execute$521
  out-59  $auto$rs_design_edit.cc:700:execute$522
  out-60  $auto$rs_design_edit.cc:700:execute$523
  out-61  $auto$rs_design_edit.cc:700:execute$524
  out-62  $auto$rs_design_edit.cc:700:execute$525
  out-63  $auto$rs_design_edit.cc:700:execute$526
  out-64  $auto$rs_design_edit.cc:700:execute$527
  out-65  $auto$rs_design_edit.cc:700:execute$528
  out-66  $auto$rs_design_edit.cc:700:execute$529
  out-67  $auto$rs_design_edit.cc:700:execute$530
  out-68  $auto$rs_design_edit.cc:700:execute$531
  out-69  $auto$rs_design_edit.cc:700:execute$532
  out-70  $auto$rs_design_edit.cc:700:execute$533
  out-71  $auto$rs_design_edit.cc:700:execute$534
  out-72  $auto$rs_design_edit.cc:700:execute$535
  out-73  $auto$rs_design_edit.cc:700:execute$536
  out-74  $auto$rs_design_edit.cc:700:execute$537
  out-75  $auto$rs_design_edit.cc:700:execute$538
  out-76  $auto$rs_design_edit.cc:700:execute$539
  out-77  $auto$rs_design_edit.cc:700:execute$540
  out-78  $auto$rs_design_edit.cc:700:execute$541
  out-79  $auto$rs_design_edit.cc:700:execute$542
  out-80  $auto$rs_design_edit.cc:700:execute$543
  out-81  $auto$rs_design_edit.cc:700:execute$544
  out-82  $auto$rs_design_edit.cc:700:execute$545
  out-83  $auto$rs_design_edit.cc:700:execute$546
  out-84  $auto$rs_design_edit.cc:700:execute$547
  out-85  $auto$rs_design_edit.cc:700:execute$548
  out-86  $auto$rs_design_edit.cc:700:execute$549
  out-87  $auto$rs_design_edit.cc:700:execute$550
  out-88  $auto$rs_design_edit.cc:700:execute$551
  out-89  $auto$rs_design_edit.cc:700:execute$552
  out-90  $auto$rs_design_edit.cc:700:execute$553
  out-91  $auto$rs_design_edit.cc:700:execute$554
  out-92  $auto$rs_design_edit.cc:700:execute$555
  out-93  $auto$rs_design_edit.cc:700:execute$556
  out-94  $auto$rs_design_edit.cc:700:execute$557
  out-95  $auto$rs_design_edit.cc:700:execute$558
  out-96  $auto$rs_design_edit.cc:700:execute$559
  out-97  $auto$rs_design_edit.cc:700:execute$560
  out-98  $auto$rs_design_edit.cc:700:execute$561
  out-99  $auto$rs_design_edit.cc:700:execute$562
  out-100  $auto$rs_design_edit.cc:700:execute$563
  out-101  $auto$rs_design_edit.cc:700:execute$564
  out-102  $auto$rs_design_edit.cc:700:execute$565
  out-103  $auto$rs_design_edit.cc:700:execute$566
  out-104  $auto$rs_design_edit.cc:700:execute$567
  out-105  $auto$rs_design_edit.cc:700:execute$568
  out-106  $auto$rs_design_edit.cc:700:execute$569
  out-107  $auto$rs_design_edit.cc:700:execute$570
  out-108  $auto$rs_design_edit.cc:700:execute$571
  out-109  $auto$rs_design_edit.cc:700:execute$572
  out-110  $auto$rs_design_edit.cc:700:execute$573
  out-111  $auto$rs_design_edit.cc:700:execute$574
  out-112  $auto$rs_design_edit.cc:700:execute$575
  out-113  $auto$rs_design_edit.cc:700:execute$576
  out-114  $auto$rs_design_edit.cc:700:execute$577
  out-115  $auto$rs_design_edit.cc:700:execute$578
  out-116  $auto$rs_design_edit.cc:700:execute$579
  out-117  $auto$rs_design_edit.cc:700:execute$580
  out-118  $auto$rs_design_edit.cc:700:execute$581
  out-119  $auto$rs_design_edit.cc:700:execute$582
  out-120  $auto$rs_design_edit.cc:700:execute$583
  out-121  $auto$rs_design_edit.cc:700:execute$584
  out-122  $auto$rs_design_edit.cc:700:execute$585
  out-123  $auto$rs_design_edit.cc:700:execute$586
  out-124  $auto$rs_design_edit.cc:700:execute$587
  out-125  $auto$rs_design_edit.cc:700:execute$588
  out-126  $auto$rs_design_edit.cc:700:execute$589
  out-127  $auto$rs_design_edit.cc:700:execute$590
  out-128  $auto$rs_design_edit.cc:700:execute$591
  out-129  $auto$rs_design_edit.cc:700:execute$592
  out-130  $auto$rs_design_edit.cc:700:execute$593
  out-131  $auto$rs_design_edit.cc:700:execute$594
  out-132  $auto$rs_design_edit.cc:700:execute$595
  out-133  $auto$rs_design_edit.cc:700:execute$596
  out-134  $auto$rs_design_edit.cc:700:execute$597
  out-135  $auto$rs_design_edit.cc:700:execute$598
  out-136  $auto$rs_design_edit.cc:700:execute$599
  out-137  $auto$rs_design_edit.cc:700:execute$600
  out-138  $auto$rs_design_edit.cc:700:execute$601
  out-139  $auto$rs_design_edit.cc:700:execute$602
  out-140  $auto$rs_design_edit.cc:700:execute$603
  out-141  $auto$rs_design_edit.cc:700:execute$604
  out-142  $auto$rs_design_edit.cc:700:execute$605
  out-143  $auto$rs_design_edit.cc:700:execute$606
  out-144  $auto$rs_design_edit.cc:700:execute$607
  out-145  $auto$rs_design_edit.cc:700:execute$608
  out-146  $auto$rs_design_edit.cc:700:execute$609
  out-147  $auto$rs_design_edit.cc:700:execute$610
  out-148  $auto$rs_de[Error] Constrained port not found in design: <i_buft_oe_in>

[Error] write_dot_place() failed

pinc_main: pin_c PinPlacer failed, last error: Constrained port not found in design

ERROR: PLC: Design primitive_example_design_3 pin conversion failed
sign_edit.cc:700:execute$611
  out-149  $auto$rs_design_edit.cc:700:execute$612
  out-150  $auto$rs_design_edit.cc:700:execute$613
  out-151  $auto$rs_design_edit.cc:700:execute$614
  out-152  $auto$rs_design_edit.cc:700:execute$615
  out-153  $auto$rs_design_edit.cc:700:execute$616
  out-154  $auto$rs_design_edit.cc:700:execute$617
  out-155  $auto$rs_design_edit.cc:700:execute$618
  out-156  $auto$rs_design_edit.cc:700:execute$619
  out-157  $auto$rs_design_edit.cc:700:execute$620
  out-158  $auto$rs_design_edit.cc:700:execute$621
  out-159  $auto$rs_design_edit.cc:700:execute$622
  out-160  $auto$rs_design_edit.cc:700:execute$623
  out-161  $auto$rs_design_edit.cc:700:execute$624
  out-162  $auto$rs_design_edit.cc:700:execute$625
  out-163  $auto$rs_design_edit.cc:700:execute$626
  out-164  $auto$rs_design_edit.cc:700:execute$627
  out-165  $auto$rs_design_edit.cc:700:execute$628
  out-166  $auto$rs_design_edit.cc:700:execute$629
  out-167  $auto$rs_design_edit.cc:700:execute$630
  out-168  $auto$rs_design_edit.cc:700:execute$631
  out-169  $auto$rs_design_edit.cc:700:execute$632
  out-170  $auto$rs_design_edit.cc:700:execute$633
  out-171  $auto$rs_design_edit.cc:700:execute$634
  out-172  $auto$rs_design_edit.cc:700:execute$635
  out-173  $auto$rs_design_edit.cc:700:execute$636
  out-174  o_buf_dly_b[0]
  out-175  o_buf_dly_b[1]
  out-176  o_buf_dly_b[2]
  out-177  o_buf_dly_b[3]
  out-178  o_buf_dly_b[4]
  out-179  o_buf_dly_b[5]
  out-180  o_buf_dly_b[6]
  out-181  o_buf_dly_b[7]
  out-182  o_buf_dly_b[8]
  out-183  o_buf_dly_b[9]
  out-184  o_buf_dly_b[10]
  out-185  o_buf_dly_b[11]
  out-186  o_buf_dly_b[12]
  out-187  o_buf_dly_b[13]
  out-188  o_buf_dly_b[14]
  out-189  o_buf_dly_b[15]
  out-190  o_buf_dly_b[16]
  out-191  o_buf_dly_b[17]
  out-192  z_out[0]
  out-193  z_out[1]
  out-194  z_out[2]
  out-195  z_out[3]
  out-196  z_out[4]
  out-197  z_out[5]
  out-198  z_out[6]
  out-199  z_out[7]
  out-200  z_out[8]
  out-201  z_out[9]
  out-202  z_out[10]
  out-203  z_out[11]
  out-204  z_out[12]
  out-205  z_out[13]
  out-206  z_out[14]
  out-207  z_out[15]
  out-208  z_out[16]
  out-209  z_out[17]
  out-210  z_out[18]
  out-211  z_out[19]
  out-212  z_out[20]
  out-213  z_out[21]
  out-214  z_out[22]
  out-215  z_out[23]
  out-216  z_out[24]
  out-217  z_out[25]
  out-218  z_out[26]
  out-219  z_out[27]
  out-220  z_out[28]
  out-221  z_out[29]
  out-222  z_out[30]
  out-223  z_out[31]
  out-224  z_out[32]
  out-225  z_out[33]
  out-226  z_out[34]
  out-227  z_out[35]
  out-228  z_out[36]
 ----

create_temp_pcf() : 55330.temp_pcf.pcf

--- writing pcf inputs (137)

--- writing pcf outputs (229)

pin_c: reading .pcf from 55330.temp_pcf.pcf

PcfReader::read_pcf( 55330.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 366  has_error= false
PCF command translation:  #input translations= 38  #output translations= 0

	  ***  pin_c  read_pcf  SUCCEEDED  ***

pin_c: writing .place output file: primitive_example_design_3_pin_loc.place




[Error] pin_c: !write_dot_place(csv_rd)


pinc_main: pin_c PinPlacer failed, last error: Constrained port not found in design

Design primitive_example_design_3 pin conversion failed
    while executing
"place"
    (file "../raptor_tcl.tcl" line 11)
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.50
Hash     : c410c02
Date     : May  9 2024
Type     : Engineering
Log Time   : Thu May  9 08:02:59 2024 GMT

INFO: Created design: primitive_example_design_3. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: primitive_example_design_3
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/analysis/primitive_example_design_3_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/analysis/primitive_example_design_3_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/analysis/primitive_example_design_3_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_3'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top primitive_example_design_3' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.
Warning: Resizing cell port primitive_example_design_3.dsp38_inst.DLY_B from 32 bits to 18 bits.
Warning: Resizing cell port primitive_example_design_3.i_buf_instance3.O from 38 bits to 1 bits.
Warning: Resizing cell port primitive_example_design_3.i_buf_instance3.I from 38 bits to 1 bits.

Dumping file hier_info.json ...
 Process module "DSP38"
 Process module "I_BUF"
 Process module "O_BUF"
 Process module "O_BUFT"
Dumping file port_info.json ...

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 20035ad539, CPU: user 0.04s system 0.01s, MEM: 16.40 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design primitive_example_design_3 is analyzed
INFO: ANL: Top Modules: primitive_example_design_3

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: primitive_example_design_3
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s primitive_example_design_3.ys -l primitive_example_design_3_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s primitive_example_design_3.ys -l primitive_example_design_3_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `primitive_example_design_3.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/.././rtl/primitive_example_design_3.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_3'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.
Warning: Resizing cell port primitive_example_design_3.dsp38_inst.DLY_B from 32 bits to 18 bits.
Warning: Resizing cell port primitive_example_design_3.i_buf_instance3.O from 38 bits to 1 bits.
Warning: Resizing cell port primitive_example_design_3.i_buf_instance3.I from 38 bits to 1 bits.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

4.17.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.28. Executing CHECK pass (checking for obvious problems).
Checking module primitive_example_design_3...
Warning: Wire primitive_example_design_3.\Z [37] is used but has no driver.
Found and reported 1 problems.

4.29. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            386
   Number of public wires:          36
   Number of public wire bits:     386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).
Removed top 37 bits (of 38) from wire primitive_example_design_3.i_buft_oe_in.
Removed top 14 bits (of 32) from wire primitive_example_design_3.o_buf_dly_b.

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.66. Executing OPT_SHARE pass.

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.71. Executing WREDUCE pass (reducing word size of cells).

4.72. Executing PEEPOPT pass (run peephole optimizers).

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.74. Executing DEMUXMAP pass.

4.75. Executing SPLITNETS pass (splitting up multi-bit signals).

4.76. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.77. Executing RS_DSP_MULTADD pass.

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing RS_DSP_MACC pass.

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing RS_DSP_SIMD pass.

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.91. Executing rs_pack_dsp_regs pass.

4.92. Executing RS_DSP_IO_REGS pass.

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.95. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module primitive_example_design_3:
  created 0 $alu and 0 $macc cells.

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.102. Executing OPT_SHARE pass.

4.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.106. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.107. Executing MEMORY pass.

4.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.108. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing Rs_BRAM_Split pass.

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.122. Executing OPT_SHARE pass.

4.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.126. Executing PMUXTREE pass.

4.127. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.128. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.129.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.129.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.130. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.
<suppressed ~1 debug messages>

4.141. Executing TECHMAP pass (map to technology primitives).

4.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.142. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.148. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.168. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.169. Executing ABC pass (technology mapping using ABC).

4.169.1. Summary of detected clock domains:
  118 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.169.2. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.175. Executing OPT_SHARE pass.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.179. Executing ABC pass (technology mapping using ABC).

4.179.1. Summary of detected clock domains:
  118 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.179.2. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.185. Executing OPT_SHARE pass.

4.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.189. Executing ABC pass (technology mapping using ABC).

4.189.1. Summary of detected clock domains:
  118 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.189.2. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.195. Executing OPT_SHARE pass.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.199. Executing ABC pass (technology mapping using ABC).

4.199.1. Summary of detected clock domains:
  118 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.199.2. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.205. Executing OPT_SHARE pass.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.209. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.224. Executing OPT_SHARE pass.

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.233. Executing OPT_SHARE pass.

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.238. Executing BMUXMAP pass.

4.239. Executing DEMUXMAP pass.

4.240. Executing SPLITNETS pass (splitting up multi-bit signals).

4.241. Executing ABC pass (technology mapping using ABC).

4.241.1. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.247. Executing OPT_SHARE pass.

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.251. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.255. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.257. Executing OPT_SHARE pass.

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.262. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.264. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.266. Executing OPT_SHARE pass.

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.271. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.272. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.273. Executing RS_DFFSR_CONV pass.

4.274. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 36
   Number of wire bits:            335
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     DSP38                           1
     I_BUF                          62
     O_BUF                          18
     O_BUFT                         37

4.275. Executing TECHMAP pass (map to technology primitives).

4.275.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.275.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.275.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~122 debug messages>

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.277. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.279. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.283. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.285. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.287. Executing OPT_SHARE pass.

4.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.291. Executing TECHMAP pass (map to technology primitives).

4.291.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.291.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.292. Executing ABC pass (technology mapping using ABC).

4.292.1. Extracting gate netlist of module `\primitive_example_design_3' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_3.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_3'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_3.

RUN-OPT ITERATIONS DONE : 1

4.302. Executing HIERARCHY pass (managing design hierarchy).

4.302.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

4.302.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.

4.303. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..

4.304. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.305. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.306. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on primitive_example_design_3.i_buf_clk[0].

4.307. Executing TECHMAP pass (map to technology primitives).

4.307.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.307.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.309. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Marking already mapped port: I_BUF.I[0].
Marking already mapped port: O_BUF.O[0].
Marking already mapped port: O_BUFT.O[0].
Marking already mapped port: primitive_example_design_3.A[0].
Marking already mapped port: primitive_example_design_3.A[1].
Marking already mapped port: primitive_example_design_3.A[2].
Marking already mapped port: primitive_example_design_3.A[3].
Marking already mapped port: primitive_example_design_3.A[4].
Marking already mapped port: primitive_example_design_3.A[5].
Marking already mapped port: primitive_example_design_3.A[6].
Marking already mapped port: primitive_example_design_3.A[7].
Marking already mapped port: primitive_example_design_3.A[8].
Marking already mapped port: primitive_example_design_3.A[9].
Marking already mapped port: primitive_example_design_3.A[10].
Marking already mapped port: primitive_example_design_3.A[11].
Marking already mapped port: primitive_example_design_3.A[12].
Marking already mapped port: primitive_example_design_3.A[13].
Marking already mapped port: primitive_example_design_3.A[14].
Marking already mapped port: primitive_example_design_3.A[15].
Marking already mapped port: primitive_example_design_3.A[16].
Marking already mapped port: primitive_example_design_3.A[17].
Marking already mapped port: primitive_example_design_3.A[18].
Marking already mapped port: primitive_example_design_3.A[19].
Marking already mapped port: primitive_example_design_3.ACC_FIR[0].
Marking already mapped port: primitive_example_design_3.ACC_FIR[1].
Marking already mapped port: primitive_example_design_3.ACC_FIR[2].
Marking already mapped port: primitive_example_design_3.ACC_FIR[3].
Marking already mapped port: primitive_example_design_3.ACC_FIR[4].
Marking already mapped port: primitive_example_design_3.ACC_FIR[5].
Marking already mapped port: primitive_example_design_3.B[0].
Marking already mapped port: primitive_example_design_3.B[1].
Marking already mapped port: primitive_example_design_3.B[2].
Marking already mapped port: primitive_example_design_3.B[3].
Marking already mapped port: primitive_example_design_3.B[4].
Marking already mapped port: primitive_example_design_3.B[5].
Marking already mapped port: primitive_example_design_3.B[6].
Marking already mapped port: primitive_example_design_3.B[7].
Marking already mapped port: primitive_example_design_3.B[8].
Marking already mapped port: primitive_example_design_3.B[9].
Marking already mapped port: primitive_example_design_3.B[10].
Marking already mapped port: primitive_example_design_3.B[11].
Marking already mapped port: primitive_example_design_3.B[12].
Marking already mapped port: primitive_example_design_3.B[13].
Marking already mapped port: primitive_example_design_3.B[14].
Marking already mapped port: primitive_example_design_3.B[15].
Marking already mapped port: primitive_example_design_3.B[16].
Marking already mapped port: primitive_example_design_3.B[17].
Marking already mapped port: primitive_example_design_3.CLK[0].
Marking already mapped port: primitive_example_design_3.DLY_B[0].
Marking already mapped port: primitive_example_design_3.DLY_B[1].
Marking already mapped port: primitive_example_design_3.DLY_B[2].
Marking already mapped port: primitive_example_design_3.DLY_B[3].
Marking already mapped port: primitive_example_design_3.DLY_B[4].
Marking already mapped port: primitive_example_design_3.DLY_B[5].
Marking already mapped port: primitive_example_design_3.DLY_B[6].
Marking already mapped port: primitive_example_design_3.DLY_B[7].
Marking already mapped port: primitive_example_design_3.DLY_B[8].
Marking already mapped port: primitive_example_design_3.DLY_B[9].
Marking already mapped port: primitive_example_design_3.DLY_B[10].
Marking already mapped port: primitive_example_design_3.DLY_B[11].
Marking already mapped port: primitive_example_design_3.DLY_B[12].
Marking already mapped port: primitive_example_design_3.DLY_B[13].
Marking already mapped port: primitive_example_design_3.DLY_B[14].
Marking already mapped port: primitive_example_design_3.DLY_B[15].
Marking already mapped port: primitive_example_design_3.DLY_B[16].
Marking already mapped port: primitive_example_design_3.DLY_B[17].
Marking already mapped port: primitive_example_design_3.FEEDBACK[0].
Marking already mapped port: primitive_example_design_3.FEEDBACK[1].
Marking already mapped port: primitive_example_design_3.FEEDBACK[2].
Marking already mapped port: primitive_example_design_3.LOAD_ACC[0].
Marking already mapped port: primitive_example_design_3.RESET[0].
Marking already mapped port: primitive_example_design_3.ROUND[0].
Marking already mapped port: primitive_example_design_3.SATURATE[0].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[0].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[1].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[2].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[3].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[4].
Marking already mapped port: primitive_example_design_3.SHIFT_RIGHT[5].
Marking already mapped port: primitive_example_design_3.SUBTRACT[0].
Marking already mapped port: primitive_example_design_3.UNSIGNED_A[0].
Marking already mapped port: primitive_example_design_3.UNSIGNED_B[0].
Marking already mapped port: primitive_example_design_3.Z[0].
Marking already mapped port: primitive_example_design_3.Z[1].
Marking already mapped port: primitive_example_design_3.Z[2].
Marking already mapped port: primitive_example_design_3.Z[3].
Marking already mapped port: primitive_example_design_3.Z[4].
Marking already mapped port: primitive_example_design_3.Z[5].
Marking already mapped port: primitive_example_design_3.Z[6].
Marking already mapped port: primitive_example_design_3.Z[7].
Marking already mapped port: primitive_example_design_3.Z[8].
Marking already mapped port: primitive_example_design_3.Z[9].
Marking already mapped port: primitive_example_design_3.Z[10].
Marking already mapped port: primitive_example_design_3.Z[11].
Marking already mapped port: primitive_example_design_3.Z[12].
Marking already mapped port: primitive_example_design_3.Z[13].
Marking already mapped port: primitive_example_design_3.Z[14].
Marking already mapped port: primitive_example_design_3.Z[15].
Marking already mapped port: primitive_example_design_3.Z[16].
Marking already mapped port: primitive_example_design_3.Z[17].
Marking already mapped port: primitive_example_design_3.Z[18].
Marking already mapped port: primitive_example_design_3.Z[19].
Marking already mapped port: primitive_example_design_3.Z[20].
Marking already mapped port: primitive_example_design_3.Z[21].
Marking already mapped port: primitive_example_design_3.Z[22].
Marking already mapped port: primitive_example_design_3.Z[23].
Marking already mapped port: primitive_example_design_3.Z[24].
Marking already mapped port: primitive_example_design_3.Z[25].
Marking already mapped port: primitive_example_design_3.Z[26].
Marking already mapped port: primitive_example_design_3.Z[27].
Marking already mapped port: primitive_example_design_3.Z[28].
Marking already mapped port: primitive_example_design_3.Z[29].
Marking already mapped port: primitive_example_design_3.Z[30].
Marking already mapped port: primitive_example_design_3.Z[31].
Marking already mapped port: primitive_example_design_3.Z[32].
Marking already mapped port: primitive_example_design_3.Z[33].
Marking already mapped port: primitive_example_design_3.Z[34].
Marking already mapped port: primitive_example_design_3.Z[35].
Marking already mapped port: primitive_example_design_3.Z[36].
Marking already mapped port: primitive_example_design_3.i_buft_oe[0].
Mapping port primitive_example_design_3.Z using rs__O_BUF.
Mapping port primitive_example_design_3.i_buft_oe using rs__I_BUF.
Mapping port primitive_example_design_3.ibuf1_en using rs__I_BUF.
Mapping port primitive_example_design_3.ibuf2_en using rs__I_BUF.
Mapping port primitive_example_design_3.ibuf3_en using rs__I_BUF.
Mapping port primitive_example_design_3.ibuf4_en using rs__I_BUF.

4.310. Executing TECHMAP pass (map to technology primitives).

4.310.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.310.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~106 debug messages>

4.311. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                343
   Number of wire bits:            774
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                219
     CLK_BUF                         1
     DSP38                           1
     I_BUF                         161
     O_BUF                          19
     O_BUFT                         37

4.312. Executing TECHMAP pass (map to technology primitives).

4.312.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.312.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_3..
Removed 0 unused cells and 301 unused wires.
<suppressed ~1 debug messages>

4.314. Executing SPLITNETS pass (splitting up multi-bit signals).

4.315. Executing HIERARCHY pass (managing design hierarchy).

4.315.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_3

4.315.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_3
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.316. Printing statistics.

=== primitive_example_design_3 ===

   Number of wires:                 42
   Number of wire bits:            436
   Number of public wires:          36
   Number of public wire bits:     335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                219
     CLK_BUF                         1
     DSP38                           1
     I_BUF                         161
     O_BUF                          19
     O_BUFT                         37

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\primitive_example_design_3'.

5.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

5.2. Executing RTLIL backend.
Output filename: design.rtlil

5.3. Executing SPLITNETS pass (splitting up multi-bit signals).

5.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_primitive_example_design_3.
<suppressed ~1 debug messages>

5.5. Executing Verilog backend.
Dumping module `\primitive_example_design_3'.

5.5.1. Executing BLIF backend.
Run Script

5.5.2. Executing Verilog backend.
Dumping module `\primitive_example_design_3'.

5.5.2.1. Executing BLIF backend.

5.5.2.2. Executing Verilog backend.
Dumping module `\fabric_primitive_example_design_3'.

5.5.2.2.1. Executing BLIF backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 39fcb66551, CPU: user 0.71s system 0.05s, MEM: 27.36 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 37% 44x read_verilog (0 sec), 8% 34x opt_clean (0 sec), ...
INFO: SYN: Design primitive_example_design_3 is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: primitive_example_design_3
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_3_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_3 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_3_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_3_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_3_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_3 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_3_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_3_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_3_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_3_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_3_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to o_buf_dly_b[16] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to o_buf_dly_b[14] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to i_buf_ACC_FIR[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to i_buf_ACC_FIR[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to o_buf_dly_b[15] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to i_buf_ACC_FIR[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to o_buf_dly_b[7] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to i_buf_ACC_FIR[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to o_buf_dly_b[12] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to i_buf_ACC_FIR[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to o_buf_dly_b[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to o_buf_dly_b[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to o_buf_dly_b[17] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to o_buf_dly_b[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to i_buf_ACC_FIR[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to o_buf_dly_b[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to o_buf_dly_b[6] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to o_buf_dly_b[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to o_buf_dly_b[13] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to o_buf_dly_b[8] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to o_buf_dly_b[9] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to o_buf_dly_b[10] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to o_buf_dly_b[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to o_buf_dly_b[11] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.8 MiB, delta_rss +1.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  136 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 44
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 64
Swept block(s)      : 1
Constant Pins Marked: 136
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 482
    .input                     :      93
    .output                    :     211
    0-LUT                      :       3
    6-LUT                      :     174
    RS_DSP_MULTACC_REGIN_REGOUT:       1
  Nets  : 307
    Avg Fanout:     1.4
    Max Fanout:    99.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 747
  Timing Graph Edges: 694
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'i_buf_clk' Fanout: 1 pins (0.1%), 1 blocks (0.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'i_buf_clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'i_buf_clk' Source: 'i_buf_clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif'.

After removing unused inputs...
	total blocks: 482, total nets: 307, total inputs: 93, total outputs: 211
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    19/482       3%                            3   106 x 70    
    38/482       7%                            4   106 x 70    
    57/482      11%                            5   106 x 70    
    76/482      15%                            6   106 x 70    
    95/482      19%                            7   106 x 70    
   114/482      23%                            8   106 x 70    
   133/482      27%                           10   106 x 70    
   152/482      31%                           11   106 x 70    
   171/482      35%                           12   106 x 70    
   190/482      39%                           24   106 x 70    
   209/482      43%                           43   106 x 70    
   228/482      47%                           62   106 x 70    
   247/482      51%                           81   106 x 70    
   266/482      55%                          100   106 x 70    
   285/482      59%                          119   106 x 70    
   304/482      63%                          138   106 x 70    
   323/482      67%                          157   106 x 70    
   342/482      70%                          176   106 x 70    
   361/482      74%                          195   106 x 70    
   380/482      78%                          214   106 x 70    
   399/482      82%                          233   106 x 70    
   418/482      86%                          252   106 x 70    
   437/482      90%                          271   106 x 70    
   456/482      94%                          290   106 x 70    
   475/482      98%                          309   106 x 70    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 89
  LEs used for logic and registers    : 0
  LEs used for logic only             : 89
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.2526e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0534e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.0757e-05 sec
FPGA sized to 106 x 70 (castor104x68_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.01 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        304                               0.694079                     0.305921   
       clb         12                                3.91667                      14.6667   
       dsp          1                                     55                           37   
      bram          0                                      0                            0   
Absorbed logical nets 1 out of 307 nets, 306 nets not absorbed.

Netlist conversion complete.

# Packing took 0.07 seconds (max_rss 24.7 MiB, delta_rss +4.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.07 seconds (max_rss 63.0 MiB, delta_rss +38.3 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 306
Netlist num_blocks: 317
Netlist EMPTY blocks: 0.
Netlist io blocks: 304.
Netlist clb blocks: 12.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 93
Netlist output pins: 211

Pb types usage...
  io                               : 304
   io_output                       : 211
    outpad                         : 211
   io_input                        : 93
    inpad                          : 93
  clb                              : 12
   clb_lr                          : 12
    fle                            : 89
     ble5                          : 177
      lut5                         : 177
       lut                         : 177
  dsp                              : 1
   dsp_lr                          : 1
    RS_DSP_MULTACC_REGIN_REGOUT    : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		304	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		12	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 63.4 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 33.82 seconds (max_rss 1095.3 MiB, delta_rss +1031.9 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 35.28 seconds (max_rss 1095.3 MiB, delta_rss +1031.9 MiB)


Flow timing analysis took 0.00217646 seconds (0.00212008 STA, 5.6385e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 36.50 seconds (max_rss 1095.3 MiB)
INFO: PAC: Design primitive_example_design_3 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: primitive_example_design_3
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif --output primitive_example_design_3_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/config.json
	--output	primitive_example_design_3_pin_loc.place

********************************




********************************


  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv
       user_pcf_ (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : primitive_example_design_3_pin_loc.place
	 assign_method= in_define_order

... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to o_buf_dly_b[16] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to o_buf_dly_b[14] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to i_buf_ACC_FIR[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to i_buf_ACC_FIR[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to o_buf_dly_b[15] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to i_buf_ACC_FIR[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to o_buf_dly_b[7] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to i_buf_ACC_FIR[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to o_buf_dly_b[12] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to i_buf_ACC_FIR[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to o_buf_dly_b[0] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to o_buf_dly_b[2] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to o_buf_dly_b[17] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to o_buf_dly_b[4] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to i_buf_ACC_FIR[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to o_buf_dly_b[1] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to o_buf_dly_b[6] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to o_buf_dly_b[3] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to o_buf_dly_b[13] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to o_buf_dly_b[8] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to o_buf_dly_b[9] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to o_buf_dly_b[10] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to o_buf_dly_b[5] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to o_buf_dly_b[11] in primitive RS_DSP_MULTACC_REGIN_REGOUT Ignored
DONE read_design_ports()  #udes_inputs= 137  #udes_outputs= 229



read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv )  num_udes_pins= 366
pin_c CSV:  #rows= 8237   #colums= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 8237  num_cols= 76  start_GBOX_GPIO_row_= 887


	  ***  pin_c  read_csv_file  SUCCEEDED  ***


	  has_edits : 1


 ---- dumping user_design_inputs_ after translation (137) --
  inp-0  $auto$rs_design_edit.cc:332:add_wire_btw_prims$638
  inp-1  $iopadmap$i_buft_oe[1]
  inp-2  $iopadmap$i_buft_oe[2]
  inp-3  $iopadmap$i_buft_oe[3]
  inp-4  $iopadmap$i_buft_oe[4]
  inp-5  $iopadmap$i_buft_oe[5]
  inp-6  $iopadmap$i_buft_oe[6]
  inp-7  $iopadmap$i_buft_oe[7]
  inp-8  $iopadmap$i_buft_oe[8]
  inp-9  $iopadmap$i_buft_oe[9]
  inp-10  $iopadmap$i_buft_oe[10]
  inp-11  $iopadmap$i_buft_oe[11]
  inp-12  $iopadmap$i_buft_oe[12]
  inp-13  $iopadmap$i_buft_oe[13]
  inp-14  $iopadmap$i_buft_oe[14]
  inp-15  $iopadmap$i_buft_oe[15]
  inp-16  $iopadmap$i_buft_oe[16]
  inp-17  $iopadmap$i_buft_oe[17]
  inp-18  $iopadmap$i_buft_oe[18]
  inp-19  $iopadmap$i_buft_oe[19]
  inp-20  $iopadmap$i_buft_oe[20]
  inp-21  $iopadmap$i_buft_oe[21]
  inp-22  $iopadmap$i_buft_oe[22]
  inp-23  $iopadmap$i_buft_oe[23]
  inp-24  $iopadmap$i_buft_oe[24]
  inp-25  $iopadmap$i_buft_oe[25]
  inp-26  $iopadmap$i_buft_oe[26]
  inp-27  $iopadmap$i_buft_oe[27]
  inp-28  $iopadmap$i_buft_oe[28]
  inp-29  $iopadmap$i_buft_oe[29]
  inp-30  $iopadmap$i_buft_oe[30]
  inp-31  $iopadmap$i_buft_oe[31]
  inp-32  $iopadmap$i_buft_oe[32]
  inp-33  $iopadmap$i_buft_oe[33]
  inp-34  $iopadmap$i_buft_oe[34]
  inp-35  $iopadmap$i_buft_oe[35]
  inp-36  $iopadmap$i_buft_oe[36]
  inp-37  $iopadmap$i_buft_oe[37]
  inp-38  a_out[0]
  inp-39  a_out[1]
  inp-40  a_out[2]
  inp-41  a_out[3]
  inp-42  a_out[4]
  inp-43  a_out[5]
  inp-44  a_out[6]
  inp-45  a_out[7]
  inp-46  a_out[8]
  inp-47  a_out[9]
  inp-48  a_out[10]
  inp-49  a_out[11]
  inp-50  a_out[12]
  inp-51  a_out[13]
  inp-52  a_out[14]
  inp-53  a_out[15]
  inp-54  a_out[16]
  inp-55  a_out[17]
  inp-56  a_out[18]
  inp-57  a_out[19]
  inp-58  b_out[0]
  inp-59  b_out[1]
  inp-60  b_out[2]
  inp-61  b_out[3]
  inp-62  b_out[4]
  inp-63  b_out[5]
  inp-64  b_out[6]
  inp-65  b_out[7]
  inp-66  b_out[8]
  inp-67  b_out[9]
  inp-68  b_out[10]
  inp-69  b_out[11]
  inp-70  b_out[12]
  inp-71  b_out[13]
  inp-72  b_out[14]
  inp-73  b_out[15]
  inp-74  b_out[16]
  inp-75  b_out[17]
  inp-76  i_buf_ACC_FIR[0]
  inp-77  i_buf_ACC_FIR[1]
  inp-78  i_buf_ACC_FIR[2]
  inp-79  i_buf_ACC_FIR[3]
  inp-80  i_buf_ACC_FIR[4]
  inp-81  i_buf_ACC_FIR[5]
  inp-82  i_buf_clk
  inp-83  i_buf_feedback[0]
  inp-84  i_buf_feedback[1]
  inp-85  i_buf_feedback[2]
  inp-86  i_buf_load_acc
  inp-87  i_buf_reset
  inp-88  i_buf_round
  inp-89  i_buf_saturate
  inp-90  i_buf_shift_right[0]
  inp-91  i_buf_shift_right[1]
  inp-92  i_buf_shift_right[2]
  inp-93  i_buf_shift_right[3]
  inp-94  i_buf_shift_right[4]
  inp-95  i_buf_shift_right[5]
  inp-96  i_buf_subtract
  inp-97  i_buf_unsigned_a
  inp-98  i_buf_unsigned_b
  inp-99  i_buft_oe[0]
  inp-100  i_buft_oe[1]
  inp-101  i_buft_oe[2]
  inp-102  i_buft_oe[3]
  inp-103  i_buft_oe[4]
  inp-104  i_buft_oe[5]
  inp-105  i_buft_oe[6]
  inp-106  i_buft_oe[7]
  inp-107  i_buft_oe[8]
  inp-108  i_buft_oe[9]
  inp-109  i_buft_oe[10]
  inp-110  i_buft_oe[11]
  inp-111  i_buft_oe[12]
  inp-112  i_buft_oe[13]
  inp-113  i_buft_oe[14]
  inp-114  i_buft_oe[15]
  inp-115  i_buft_oe[16]
  inp-116  i_buft_oe[17]
  inp-117  i_buft_oe[18]
  inp-118  i_buft_oe[19]
  inp-119  i_buft_oe[20]
  inp-120  i_buft_oe[21]
  inp-121  i_buft_oe[22]
  inp-122  i_buft_oe[23]
  inp-123  i_buft_oe[24]
  inp-124  i_buft_oe[25]
  inp-125  i_buft_oe[26]
  inp-126  i_buft_oe[27]
  inp-127  i_buft_oe[28]
  inp-128  i_buft_oe[29]
  inp-129  i_buft_oe[30]
  inp-130  i_buft_oe[31]
  inp-131  i_buft_oe[32]
  inp-132  i_buft_oe[33]
  inp-133  i_buft_oe[34]
  inp-134  i_buft_oe[35]
  inp-135  i_buft_oe[36]
  inp-136  i_buft_oe[37]
 ----
 ---- dumping user_design_outputs_ after translation (229) --
  out-0  $auto$rs_design_edit.cc:332:add_wire_btw_prims$637
  out-1  $auto$rs_design_edit.cc:452:check_undriven_IO$639
  out-2  $auto$rs_design_edit.cc:452:check_undriven_IO$640
  out-3  $auto$rs_design_edit.cc:452:check_undriven_IO$641
  out-4  $auto$rs_design_edit.cc:452:check_undriven_IO$642
  out-5  $auto$rs_design_edit.cc:452:check_undriven_IO$643
  out-6  $auto$rs_design_edit.cc:452:check_undriven_IO$644
  out-7  $auto$rs_design_edit.cc:452:check_undriven_IO$645
  out-8  $auto$rs_design_edit.cc:452:check_undriven_IO$646
  out-9  $auto$rs_design_edit.cc:452:check_undriven_IO$647
  out-10  $auto$rs_design_edit.cc:452:check_undriven_IO$648
  out-11  $auto$rs_design_edit.cc:452:check_undriven_IO$649
  out-12  $auto$rs_design_edit.cc:452:check_undriven_IO$650
  out-13  $auto$rs_design_edit.cc:452:check_undriven_IO$651
  out-14  $auto$rs_design_edit.cc:452:check_undriven_IO$652
  out-15  $auto$rs_design_edit.cc:452:check_undriven_IO$653
  out-16  $auto$rs_design_edit.cc:452:check_undriven_IO$654
  out-17  $auto$rs_design_edit.cc:452:check_undriven_IO$655
  out-18  $auto$rs_design_edit.cc:452:check_undriven_IO$656
  out-19  $auto$rs_design_edit.cc:452:check_undriven_IO$657
  out-20  $auto$rs_design_edit.cc:452:check_undriven_IO$658
  out-21  $auto$rs_design_edit.cc:452:check_undriven_IO$659
  out-22  $auto$rs_design_edit.cc:452:check_undriven_IO$660
  out-23  $auto$rs_design_edit.cc:452:check_undriven_IO$661
  out-24  $auto$rs_design_edit.cc:452:check_undriven_IO$662
  out-25  $auto$rs_design_edit.cc:452:check_undriven_IO$663
  out-26  $auto$rs_design_edit.cc:452:check_undriven_IO$664
  out-27  $auto$rs_design_edit.cc:452:check_undriven_IO$665
  out-28  $auto$rs_design_edit.cc:452:check_undriven_IO$666
  out-29  $auto$rs_design_edit.cc:452:check_undriven_IO$667
  out-30  $auto$rs_design_edit.cc:452:check_undriven_IO$668
  out-31  $auto$rs_design_edit.cc:452:check_undriven_IO$669
  out-32  $auto$rs_design_edit.cc:452:check_undriven_IO$670
  out-33  $auto$rs_design_edit.cc:452:check_undriven_IO$671
  out-34  $auto$rs_design_edit.cc:452:check_undriven_IO$672
  out-35  $auto$rs_design_edit.cc:452:check_undriven_IO$673
  out-36  $auto$rs_design_edit.cc:452:check_undriven_IO$674
  out-37  $auto$rs_design_edit.cc:452:check_undriven_IO$675
  out-38  $auto$rs_design_edit.cc:700:execute$501
  out-39  $auto$rs_design_edit.cc:700:execute$502
  out-40  $auto$rs_design_edit.cc:700:execute$503
  out-41  $auto$rs_design_edit.cc:700:execute$504
  out-42  $auto$rs_design_edit.cc:700:execute$505
  out-43  $auto$rs_design_edit.cc:700:execute$506
  out-44  $auto$rs_design_edit.cc:700:execute$507
  out-45  $auto$rs_design_edit.cc:700:execute$508
  out-46  $auto$rs_design_edit.cc:700:execute$509
  out-47  $auto$rs_design_edit.cc:700:execute$510
  out-48  $auto$rs_design_edit.cc:700:execute$511
  out-49  $auto$rs_design_edit.cc:700:execute$512
  out-50  $auto$rs_design_edit.cc:700:execute$513
  out-51  $auto$rs_design_edit.cc:700:execute$514
  out-52  $auto$rs_design_edit.cc:700:execute$515
  out-53  $auto$rs_design_edit.cc:700:execute$516
  out-54  $auto$rs_design_edit.cc:700:execute$517
  out-55  $auto$rs_design_edit.cc:700:execute$518
  out-56  $auto$rs_design_edit.cc:700:execute$519
  out-57  $auto$rs_design_edit.cc:700:execute$520
  out-58  $auto$rs_design_edit.cc:700:execute$521
  out-59  $auto$rs_design_edit.cc:700:execute$522
  out-60  $auto$rs_design_edit.cc:700:execute$523
  out-61  $auto$rs_design_edit.cc:700:execute$524
  out-62  $auto$rs_design_edit.cc:700:execute$525
  out-63  $auto$rs_design_edit.cc:700:execute$526
  out-64  $auto$rs_design_edit.cc:700:execute$527
  out-65  $auto$rs_design_edit.cc:700:execute$528
  out-66  $auto$rs_design_edit.cc:700:execute$529
  out-67  $auto$rs_design_edit.cc:700:execute$530
  out-68  $auto$rs_design_edit.cc:700:execute$531
  out-69  $auto$rs_design_edit.cc:700:execute$532
  out-70  $auto$rs_design_edit.cc:700:execute$533
  out-71  $auto$rs_design_edit.cc:700:execute$534
  out-72  $auto$rs_design_edit.cc:700:execute$535
  out-73  $auto$rs_design_edit.cc:700:execute$536
  out-74  $auto$rs_design_edit.cc:700:execute$537
  out-75  $auto$rs_design_edit.cc:700:execute$538
  out-76  $auto$rs_design_edit.cc:700:execute$539
  out-77  $auto$rs_design_edit.cc:700:execute$540
  out-78  $auto$rs_design_edit.cc:700:execute$541
  out-79  $auto$rs_design_edit.cc:700:execute$542
  out-80  $auto$rs_design_edit.cc:700:execute$543
  out-81  $auto$rs_design_edit.cc:700:execute$544
  out-82  $auto$rs_design_edit.cc:700:execute$545
  out-83  $auto$rs_design_edit.cc:700:execute$546
  out-84  $auto$rs_design_edit.cc:700:execute$547
  out-85  $auto$rs_design_edit.cc:700:execute$548
  out-86  $auto$rs_design_edit.cc:700:execute$549
  out-87  $auto$rs_design_edit.cc:700:execute$550
  out-88  $auto$rs_design_edit.cc:700:execute$551
  out-89  $auto$rs_design_edit.cc:700:execute$552
  out-90  $auto$rs_design_edit.cc:700:execute$553
  out-91  $auto$rs_design_edit.cc:700:execute$554
  out-92  $auto$rs_design_edit.cc:700:execute$555
  out-93  $auto$rs_design_edit.cc:700:execute$556
  out-94  $auto$rs_design_edit.cc:700:execute$557
  out-95  $auto$rs_design_edit.cc:700:execute$558
  out-96  $auto$rs_design_edit.cc:700:execute$559
  out-97  $auto$rs_design_edit.cc:700:execute$560
  out-98  $auto$rs_design_edit.cc:700:execute$561
  out-99  $auto$rs_design_edit.cc:700:execute$562
  out-100  $auto$rs_design_edit.cc:700:execute$563
  out-101  $auto$rs_design_edit.cc:700:execute$564
  out-102  $auto$rs_design_edit.cc:700:execute$565
  out-103  $auto$rs_design_edit.cc:700:execute$566
  out-104  $auto$rs_design_edit.cc:700:execute$567
  out-105  $auto$rs_design_edit.cc:700:execute$568
  out-106  $auto$rs_design_edit.cc:700:execute$569
  out-107  $auto$rs_design_edit.cc:700:execute$570
  out-108  $auto$rs_design_edit.cc:700:execute$571
  out-109  $auto$rs_design_edit.cc:700:execute$572
  out-110  $auto$rs_design_edit.cc:700:execute$573
  out-111  $auto$rs_design_edit.cc:700:execute$574
  out-112  $auto$rs_design_edit.cc:700:execute$575
  out-113  $auto$rs_design_edit.cc:700:execute$576
  out-114  $auto$rs_design_edit.cc:700:execute$577
  out-115  $auto$rs_design_edit.cc:700:execute$578
  out-116  $auto$rs_design_edit.cc:700:execute$579
  out-117  $auto$rs_design_edit.cc:700:execute$580
  out-118  $auto$rs_design_edit.cc:700:execute$581
  out-119  $auto$rs_design_edit.cc:700:execute$582
  out-120  $auto$rs_design_edit.cc:700:execute$583
  out-121  $auto$rs_design_edit.cc:700:execute$584
  out-122  $auto$rs_design_edit.cc:700:execute$585
  out-123  $auto$rs_design_edit.cc:700:execute$586
  out-124  $auto$rs_design_edit.cc:700:execute$587
  out-125  $auto$rs_design_edit.cc:700:execute$588
  out-126  $auto$rs_design_edit.cc:700:execute$589
  out-127  $auto$rs_design_edit.cc:700:execute$590
  out-128  $auto$rs_design_edit.cc:700:execute$591
  out-129  $auto$rs_design_edit.cc:700:execute$592
  out-130  $auto$rs_design_edit.cc:700:execute$593
  out-131  $auto$rs_design_edit.cc:700:execute$594
  out-132  $auto$rs_design_edit.cc:700:execute$595
  out-133  $auto$rs_design_edit.cc:700:execute$596
  out-134  $auto$rs_design_edit.cc:700:execute$597
  out-135  $auto$rs_design_edit.cc:700:execute$598
  out-136  $auto$rs_design_edit.cc:700:execute$599
  out-137  $auto$rs_design_edit.cc:700:execute$600
  out-138  $auto$rs_design_edit.cc:700:execute$601
  out-139  $auto$rs_design_edit.cc:700:execute$602
  out-140  $auto$rs_design_edit.cc:700:execute$603
  out-141  $auto$rs_design_edit.cc:700:execute$604
  out-142  $auto$rs_design_edit.cc:700:execute$605
  out-143  $auto$rs_design_edit.cc:700:execute$606
  out-144  $auto$rs_design_edit.cc:700:execute$607
  out-145  $auto$rs_design_edit.cc:700:execute$608
  out-146  $auto$rs_design_edit.cc:700:execute$609
  out-147  $auto$rs_design_edit.cc:700:execute$610
  out-148  $auto$rs_design_edit.cc:700:execute$611
  out-149  $auto$rs_design_edit.cc:700:execute$612
  out-150  $auto$rs_design_edit.cc:700:execute$613
  out-151  $auto$rs_design_edit.cc:700:execute$614
  out-152  $auto$rs_design_edit.cc:700:execute$615
  out-153  $auto$rs_design_edit.cc:700:execute$616
  out-154  $auto$rs_design_edit.cc:700:execute$617
  out-155  $auto$rs_design_edit.cc:700:execute$618
  out-156  $auto$rs_design_edit.cc:700:execute$619
  out-157  $auto$rs_design_edit.cc:700:execute$620
  out-158  $auto$rs_design_edit.cc:700:execute$621
  out-159  $auto$rs_design_edit.cc:700:execute$622
  out-160  $auto$rs_design_edit.cc:700:execute$623
  out-161  $auto$rs_design_edit.cc:700:execute$624
  out-162  $auto$rs_design_edit.cc:700:execute$625
  out-163  $auto$rs_design_edit.cc:700:execute$626
  out-164  $auto$rs_design_edit.cc:700:execute$627
  out-165  $auto$rs_design_edit.cc:700:execute$628
  out-166  $auto$rs_design_edit.cc:700:execute$629
  out-167  $auto$rs_design_edit.cc:700:execute$630
  out-168  $auto$rs_design_edit.cc:700:execute$631
  out-169  $auto$rs_design_edit.cc:700:execute$632
  out-170  $auto$rs_design_edit.cc:700:execute$633
  out-171  $auto$rs_design_edit.cc:700:execute$634
  out-172  $auto$rs_design_edit.cc:700:execute$635
  out-173  $auto$rs_design_edit.cc:700:execute$636
  out-174  o_buf_dly_b[0]
  out-175  o_buf_dly_b[1]
  out-176  o_buf_dly_b[2]
  out-177  o_buf_dly_b[3]
  out-178  o_buf_dly_b[4]
  out-179  o_buf_dly_b[5]
  out-180  o_buf_dly_b[6]
  out-181  o_buf_dly_b[7]
  out-182  o_buf_dly_b[8]
  out-183  o_buf_dly_b[9]
  out-184  o_buf_dly_b[10]
  out-185  o_buf_dly_b[11]
  out-186  o_buf_dly_b[12]
  out-187  o_buf_dly_b[13]
  out-188  o_buf_dly_b[14]
  out-189  o_buf_dly_b[15]
  out-190  o_buf_dly_b[16]
  out-191  o_buf_dly_b[17]
  out-192  z_out[0]
  out-193  z_out[1]
  out-194  z_out[2]
  out-195  z_out[3]
  out-196  z_out[4]
  out-197  z_out[5]
  out-198  z_out[6]
  out-199  z_out[7]
  out-200  z_out[8]
  out-201  z_out[9]
  out-202  z_out[10]
  out-203  z_out[11]
  out-204  z_out[12]
  out-205  z_out[13]
  out-206  z_out[14]
  out-207  z_out[15]
  out-208  z_out[16]
  out-209  z_out[17]
  out-210  z_out[18]
  out-211  z_out[19]
  out-212  z_out[20]
  out-213  z_out[21]
  out-214  z_out[22]
  out-215  z_out[23]
  out-216  z_out[24]
  out-217  z_out[25]
  out-218  z_out[26]
  out-219  z_out[27]
  out-220  z_out[28]
  out-221  z_out[29]
  out-222  z_out[30]
  out-223  z_out[31]
  out-224  z_out[32]
  out-225  z_out[33]
  out-226  z_out[34]
  out-227  z_out[35]
  out-228  z_out[36]
 ----

create_temp_pcf() : 55330.temp_pcf.pcf

--- writing pcf inputs (137)

--- writing pcf outputs (229)

pin_c: reading .pcf from 55330.temp_pcf.pcf

PcfReader::read_pcf( 55330.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 366  has_error= false
PCF command translation:  #input translations= 38  #output translations= 0

	  ***  pin_c  read_pcf  SUCCEEDED  ***

pin_c: writing .place output file: primitive_example_design_3_pin_loc.place



[Error] Constrained port not found in design: <i_buft_oe_in>

[Error] pin_c: !write_dot_place(csv_rd)


[Error] write_dot_place() failed

pinc_main: pin_c PinPlacer failed, last error: Constrained port not found in design


pinc_main: pin_c PinPlacer failed, last error: Constrained port not found in design

ERROR: PLC: Design primitive_example_design_3 pin conversion failed
Design primitive_example_design_3 pin conversion failed
    while executing
"place"
    (file "../raptor_tcl.tcl" line 11)


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.50
Hash     : c410c02
Date     : May  9 2024
Type     : Engineering
Log Time   : Thu May  9 08:02:59 2024 GMT

[ 13:02:59 ] Analysis has started
[ 13:02:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/analysis/primitive_example_design_3_analyzer.cmd
[ 13:02:59 ] Duration: 80 ms. Max utilization: 45 MB
[ 13:02:59 ] Synthesize has started
[ 13:02:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/yosys -s primitive_example_design_3.ys -l primitive_example_design_3_synth.log
[ 13:03:00 ] Duration: 873 ms. Max utilization: 62 MB
[ 13:03:00 ] Packing has started
[ 13:03:00 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_3_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_3 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_3_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_3_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_3_post_synth.route --pack
[ 13:03:36 ] Duration: 36646 ms. Max utilization: 1820 MB
[ 13:03:36 ] Placement has started
[ 13:03:36 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/fabric_primitive_example_design_3_post_synth.eblif --output primitive_example_design_3_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_3/results_dir/primitive_example_design_3/run_1/synth_1_1/synthesis/config.json
[ 13:03:37 ] Duration: 338 ms. Max utilization: 88 MB
#############################################


Total RunTime to run raptor_run.sh: 39
Peak Memory Usage: 117360
ExecEndTime: 1715241817
Rapid Silicon Raptor Design Suite
Version  : 2024.05
Build    : 1.0.50
Hash     : c410c02
Date     : May  9 2024
Type     : Engineering
