============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jun 28 17:11:27 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.394046s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (74.0%)

RUN-1004 : used memory is 282 MB, reserved memory is 260 MB, peak memory is 288 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90469191122944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[31] will be merged to another kept net PRDATA[31]
SYN-5055 WARNING: The kept net PRDATA[31] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[30] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net PRDATA[30] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[29] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net PRDATA[29] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[28] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net PRDATA[28] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[27] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net PRDATA[27] will be merged to another kept net PRDATA[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10354 instances
RUN-0007 : 6367 luts, 3104 seqs, 491 mslices, 258 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11618 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6928 nets have 2 pins
RUN-1001 : 3395 nets have [3 - 5] pins
RUN-1001 : 764 nets have [6 - 10] pins
RUN-1001 : 308 nets have [11 - 20] pins
RUN-1001 : 207 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1347     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     779     
RUN-1001 :   Yes  |  No   |  Yes  |     717     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  67   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 87
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10352 instances, 6367 luts, 3104 seqs, 749 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 48955, tnet num: 11616, tinst num: 10352, tnode num: 59386, tedge num: 79998.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.003432s wall, 0.687500s user + 0.078125s system = 0.765625s CPU (76.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.7861e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10352.
PHY-3001 : Level 1 #clusters 1501.
PHY-3001 : End clustering;  0.084267s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 780560, overlap = 328.344
PHY-3002 : Step(2): len = 707992, overlap = 357.625
PHY-3002 : Step(3): len = 489861, overlap = 439.938
PHY-3002 : Step(4): len = 444291, overlap = 478.094
PHY-3002 : Step(5): len = 351165, overlap = 537.125
PHY-3002 : Step(6): len = 299351, overlap = 594.219
PHY-3002 : Step(7): len = 249093, overlap = 641.625
PHY-3002 : Step(8): len = 216349, overlap = 710.438
PHY-3002 : Step(9): len = 189040, overlap = 757
PHY-3002 : Step(10): len = 166688, overlap = 799.438
PHY-3002 : Step(11): len = 150897, overlap = 807.906
PHY-3002 : Step(12): len = 138177, overlap = 839.531
PHY-3002 : Step(13): len = 129978, overlap = 840.406
PHY-3002 : Step(14): len = 121577, overlap = 847.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.2927e-06
PHY-3002 : Step(15): len = 139584, overlap = 813.875
PHY-3002 : Step(16): len = 199258, overlap = 694.969
PHY-3002 : Step(17): len = 220053, overlap = 630.906
PHY-3002 : Step(18): len = 227509, overlap = 620.625
PHY-3002 : Step(19): len = 214963, overlap = 609.812
PHY-3002 : Step(20): len = 208126, overlap = 616.312
PHY-3002 : Step(21): len = 197617, overlap = 639.781
PHY-3002 : Step(22): len = 192905, overlap = 642.125
PHY-3002 : Step(23): len = 187006, overlap = 642
PHY-3002 : Step(24): len = 184848, overlap = 644.281
PHY-3002 : Step(25): len = 182105, overlap = 638.906
PHY-3002 : Step(26): len = 181105, overlap = 629.688
PHY-3002 : Step(27): len = 178686, overlap = 624.062
PHY-3002 : Step(28): len = 178840, overlap = 630.438
PHY-3002 : Step(29): len = 176992, overlap = 625.125
PHY-3002 : Step(30): len = 176253, overlap = 630.688
PHY-3002 : Step(31): len = 174156, overlap = 619.438
PHY-3002 : Step(32): len = 172529, overlap = 618.531
PHY-3002 : Step(33): len = 171333, overlap = 610.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.5854e-06
PHY-3002 : Step(34): len = 178512, overlap = 582.25
PHY-3002 : Step(35): len = 191829, overlap = 547.625
PHY-3002 : Step(36): len = 199517, overlap = 527.562
PHY-3002 : Step(37): len = 203938, overlap = 522.344
PHY-3002 : Step(38): len = 204120, overlap = 513.562
PHY-3002 : Step(39): len = 203221, overlap = 510.5
PHY-3002 : Step(40): len = 202039, overlap = 499.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.1708e-06
PHY-3002 : Step(41): len = 214231, overlap = 483.75
PHY-3002 : Step(42): len = 230788, overlap = 494.594
PHY-3002 : Step(43): len = 240192, overlap = 457.719
PHY-3002 : Step(44): len = 243825, overlap = 402.062
PHY-3002 : Step(45): len = 243380, overlap = 399.469
PHY-3002 : Step(46): len = 242846, overlap = 404.438
PHY-3002 : Step(47): len = 242551, overlap = 415.75
PHY-3002 : Step(48): len = 242481, overlap = 415.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.83416e-05
PHY-3002 : Step(49): len = 257181, overlap = 393.531
PHY-3002 : Step(50): len = 272061, overlap = 355.656
PHY-3002 : Step(51): len = 281458, overlap = 307.562
PHY-3002 : Step(52): len = 285519, overlap = 295.75
PHY-3002 : Step(53): len = 287197, overlap = 295.281
PHY-3002 : Step(54): len = 288946, overlap = 290.625
PHY-3002 : Step(55): len = 288841, overlap = 288.719
PHY-3002 : Step(56): len = 288839, overlap = 293.75
PHY-3002 : Step(57): len = 288219, overlap = 300.844
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.66832e-05
PHY-3002 : Step(58): len = 302346, overlap = 260.594
PHY-3002 : Step(59): len = 316102, overlap = 242.5
PHY-3002 : Step(60): len = 321154, overlap = 237.156
PHY-3002 : Step(61): len = 324081, overlap = 231.688
PHY-3002 : Step(62): len = 325528, overlap = 237.844
PHY-3002 : Step(63): len = 326762, overlap = 235.156
PHY-3002 : Step(64): len = 326020, overlap = 241.344
PHY-3002 : Step(65): len = 326784, overlap = 242.312
PHY-3002 : Step(66): len = 326424, overlap = 242.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.33664e-05
PHY-3002 : Step(67): len = 340987, overlap = 214.969
PHY-3002 : Step(68): len = 353889, overlap = 188.656
PHY-3002 : Step(69): len = 357645, overlap = 191.406
PHY-3002 : Step(70): len = 360940, overlap = 183.156
PHY-3002 : Step(71): len = 363861, overlap = 161.188
PHY-3002 : Step(72): len = 366228, overlap = 141.875
PHY-3002 : Step(73): len = 365312, overlap = 136.781
PHY-3002 : Step(74): len = 365987, overlap = 143.219
PHY-3002 : Step(75): len = 367794, overlap = 153.719
PHY-3002 : Step(76): len = 367646, overlap = 160.125
PHY-3002 : Step(77): len = 366110, overlap = 161.219
PHY-3002 : Step(78): len = 366158, overlap = 165.656
PHY-3002 : Step(79): len = 365911, overlap = 170.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000146733
PHY-3002 : Step(80): len = 376852, overlap = 156.375
PHY-3002 : Step(81): len = 383509, overlap = 152.344
PHY-3002 : Step(82): len = 383663, overlap = 141.312
PHY-3002 : Step(83): len = 385263, overlap = 135.594
PHY-3002 : Step(84): len = 388088, overlap = 141.406
PHY-3002 : Step(85): len = 389873, overlap = 134.25
PHY-3002 : Step(86): len = 388856, overlap = 129.594
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000280726
PHY-3002 : Step(87): len = 395948, overlap = 130.156
PHY-3002 : Step(88): len = 401362, overlap = 116.5
PHY-3002 : Step(89): len = 403866, overlap = 120.25
PHY-3002 : Step(90): len = 405988, overlap = 116.031
PHY-3002 : Step(91): len = 408030, overlap = 104.156
PHY-3002 : Step(92): len = 410193, overlap = 101.562
PHY-3002 : Step(93): len = 409760, overlap = 97.5938
PHY-3002 : Step(94): len = 410041, overlap = 86.875
PHY-3002 : Step(95): len = 411177, overlap = 91.2812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000561452
PHY-3002 : Step(96): len = 416189, overlap = 87.8125
PHY-3002 : Step(97): len = 420484, overlap = 80.6875
PHY-3002 : Step(98): len = 420897, overlap = 83.75
PHY-3002 : Step(99): len = 422818, overlap = 88.4688
PHY-3002 : Step(100): len = 426368, overlap = 87.7812
PHY-3002 : Step(101): len = 428951, overlap = 82.5
PHY-3002 : Step(102): len = 427586, overlap = 88.2812
PHY-3002 : Step(103): len = 427773, overlap = 83.8438
PHY-3002 : Step(104): len = 429868, overlap = 88.0938
PHY-3002 : Step(105): len = 430137, overlap = 88.0938
PHY-3002 : Step(106): len = 428885, overlap = 84.3125
PHY-3002 : Step(107): len = 428946, overlap = 84.3438
PHY-3002 : Step(108): len = 430170, overlap = 80.1562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00110494
PHY-3002 : Step(109): len = 432771, overlap = 85.4688
PHY-3002 : Step(110): len = 436664, overlap = 82.875
PHY-3002 : Step(111): len = 438402, overlap = 82.625
PHY-3002 : Step(112): len = 439994, overlap = 76.5
PHY-3002 : Step(113): len = 442420, overlap = 83.375
PHY-3002 : Step(114): len = 444456, overlap = 74.9688
PHY-3002 : Step(115): len = 445323, overlap = 76.7188
PHY-3002 : Step(116): len = 445718, overlap = 66.9688
PHY-3002 : Step(117): len = 446538, overlap = 67.8125
PHY-3002 : Step(118): len = 447095, overlap = 70.6875
PHY-3002 : Step(119): len = 447131, overlap = 75.4375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00178779
PHY-3002 : Step(120): len = 448671, overlap = 76.1875
PHY-3002 : Step(121): len = 450025, overlap = 69.8438
PHY-3002 : Step(122): len = 449985, overlap = 75.4688
PHY-3002 : Step(123): len = 450430, overlap = 76.7812
PHY-3002 : Step(124): len = 451386, overlap = 78.0312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00317982
PHY-3002 : Step(125): len = 452602, overlap = 78.4688
PHY-3002 : Step(126): len = 455664, overlap = 80.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013415s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11618.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612768, over cnt = 1311(3%), over = 7366, worst = 34
PHY-1001 : End global iterations;  0.325435s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (19.2%)

PHY-1001 : Congestion index: top1 = 86.57, top5 = 62.79, top10 = 52.19, top15 = 45.89.
PHY-3001 : End congestion estimation;  0.439719s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.424233s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (58.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000183387
PHY-3002 : Step(127): len = 512760, overlap = 41.75
PHY-3002 : Step(128): len = 516661, overlap = 40.8438
PHY-3002 : Step(129): len = 512960, overlap = 32.375
PHY-3002 : Step(130): len = 511128, overlap = 30.2812
PHY-3002 : Step(131): len = 509935, overlap = 25.125
PHY-3002 : Step(132): len = 510249, overlap = 22.9062
PHY-3002 : Step(133): len = 508232, overlap = 21.1875
PHY-3002 : Step(134): len = 506789, overlap = 19.0938
PHY-3002 : Step(135): len = 506220, overlap = 15.9062
PHY-3002 : Step(136): len = 504836, overlap = 15.6875
PHY-3002 : Step(137): len = 502673, overlap = 14.4062
PHY-3002 : Step(138): len = 499996, overlap = 14.5
PHY-3002 : Step(139): len = 498078, overlap = 14.0312
PHY-3002 : Step(140): len = 496343, overlap = 12.875
PHY-3002 : Step(141): len = 494200, overlap = 14.125
PHY-3002 : Step(142): len = 492562, overlap = 14.875
PHY-3002 : Step(143): len = 490761, overlap = 13.8438
PHY-3002 : Step(144): len = 490018, overlap = 13.25
PHY-3002 : Step(145): len = 488261, overlap = 13.8125
PHY-3002 : Step(146): len = 487218, overlap = 13.7812
PHY-3002 : Step(147): len = 485995, overlap = 15.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000366775
PHY-3002 : Step(148): len = 486731, overlap = 14.6562
PHY-3002 : Step(149): len = 489801, overlap = 14.1562
PHY-3002 : Step(150): len = 491704, overlap = 14.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000733549
PHY-3002 : Step(151): len = 495752, overlap = 14.875
PHY-3002 : Step(152): len = 503254, overlap = 14.6875
PHY-3002 : Step(153): len = 505665, overlap = 15.375
PHY-3002 : Step(154): len = 506806, overlap = 15.9375
PHY-3002 : Step(155): len = 507978, overlap = 15.6875
PHY-3002 : Step(156): len = 508719, overlap = 14.5
PHY-3002 : Step(157): len = 510260, overlap = 14.9375
PHY-3002 : Step(158): len = 511734, overlap = 15.4062
PHY-3002 : Step(159): len = 512518, overlap = 17.5
PHY-3002 : Step(160): len = 512432, overlap = 16.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0014671
PHY-3002 : Step(161): len = 514117, overlap = 15.9688
PHY-3002 : Step(162): len = 518191, overlap = 17.5625
PHY-3002 : Step(163): len = 522597, overlap = 19.3125
PHY-3002 : Step(164): len = 524305, overlap = 18.9688
PHY-3002 : Step(165): len = 526035, overlap = 17.375
PHY-3002 : Step(166): len = 526338, overlap = 15.5
PHY-3002 : Step(167): len = 526593, overlap = 16
PHY-3002 : Step(168): len = 527496, overlap = 17.9375
PHY-3002 : Step(169): len = 529682, overlap = 18.8125
PHY-3002 : Step(170): len = 530367, overlap = 17.25
PHY-3002 : Step(171): len = 529322, overlap = 17.7188
PHY-3002 : Step(172): len = 528206, overlap = 19.4062
PHY-3002 : Step(173): len = 528099, overlap = 19.1562
PHY-3002 : Step(174): len = 527341, overlap = 18.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00278967
PHY-3002 : Step(175): len = 527855, overlap = 18.8125
PHY-3002 : Step(176): len = 529100, overlap = 18.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 59/11618.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 626896, over cnt = 1719(4%), over = 7433, worst = 57
PHY-1001 : End global iterations;  1.133394s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (92.4%)

PHY-1001 : Congestion index: top1 = 74.50, top5 = 57.42, top10 = 49.61, top15 = 44.85.
PHY-3001 : End congestion estimation;  1.358099s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (85.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.627324s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (72.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00015122
PHY-3002 : Step(177): len = 528452, overlap = 115.469
PHY-3002 : Step(178): len = 526410, overlap = 116.594
PHY-3002 : Step(179): len = 521278, overlap = 107.812
PHY-3002 : Step(180): len = 515931, overlap = 95.1562
PHY-3002 : Step(181): len = 509502, overlap = 81.5625
PHY-3002 : Step(182): len = 505893, overlap = 77.6562
PHY-3002 : Step(183): len = 500938, overlap = 68.2188
PHY-3002 : Step(184): len = 496340, overlap = 70.7188
PHY-3002 : Step(185): len = 492269, overlap = 72.375
PHY-3002 : Step(186): len = 489552, overlap = 66.6562
PHY-3002 : Step(187): len = 486179, overlap = 68.6875
PHY-3002 : Step(188): len = 483491, overlap = 68.5625
PHY-3002 : Step(189): len = 480784, overlap = 69.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000302439
PHY-3002 : Step(190): len = 481418, overlap = 69.125
PHY-3002 : Step(191): len = 484101, overlap = 67.3438
PHY-3002 : Step(192): len = 484699, overlap = 65.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000584691
PHY-3002 : Step(193): len = 490426, overlap = 57.2812
PHY-3002 : Step(194): len = 495878, overlap = 50.8125
PHY-3002 : Step(195): len = 497766, overlap = 50.2812
PHY-3002 : Step(196): len = 497777, overlap = 48.25
PHY-3002 : Step(197): len = 497229, overlap = 47.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 48955, tnet num: 11616, tinst num: 10352, tnode num: 59386, tedge num: 79998.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.205884s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (76.4%)

RUN-1004 : used memory is 447 MB, reserved memory is 432 MB, peak memory is 521 MB
OPT-1001 : Total overflow 283.88 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 325/11618.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605328, over cnt = 1833(5%), over = 6182, worst = 25
PHY-1001 : End global iterations;  1.018674s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (82.8%)

PHY-1001 : Congestion index: top1 = 63.06, top5 = 49.00, top10 = 43.37, top15 = 40.06.
PHY-1001 : End incremental global routing;  1.229606s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (85.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.678378s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (39.2%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10241 has valid locations, 79 needs to be replaced
PHY-3001 : design contains 10424 instances, 6403 luts, 3140 seqs, 749 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 503117
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9689/11690.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610624, over cnt = 1846(5%), over = 6212, worst = 25
PHY-1001 : End global iterations;  0.168673s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (18.5%)

PHY-1001 : Congestion index: top1 = 62.89, top5 = 49.01, top10 = 43.43, top15 = 40.14.
PHY-3001 : End congestion estimation;  0.478112s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 49207, tnet num: 11688, tinst num: 10424, tnode num: 59746, tedge num: 80358.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.390141s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (48.3%)

RUN-1004 : used memory is 475 MB, reserved memory is 462 MB, peak memory is 527 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.153041s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (46.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(198): len = 502872, overlap = 0
PHY-3002 : Step(199): len = 502817, overlap = 0
PHY-3002 : Step(200): len = 502901, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9706/11690.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610120, over cnt = 1838(5%), over = 6222, worst = 25
PHY-1001 : End global iterations;  0.136879s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 63.34, top5 = 49.16, top10 = 43.57, top15 = 40.25.
PHY-3001 : End congestion estimation;  0.399564s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (46.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.573825s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (81.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000609448
PHY-3002 : Step(201): len = 502992, overlap = 47.9688
PHY-3002 : Step(202): len = 503163, overlap = 47.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0012189
PHY-3002 : Step(203): len = 503256, overlap = 47.25
PHY-3002 : Step(204): len = 503496, overlap = 47.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00243779
PHY-3002 : Step(205): len = 503520, overlap = 47.4688
PHY-3002 : Step(206): len = 503542, overlap = 47.5312
PHY-3001 : Final: Len = 503542, Over = 47.5312
PHY-3001 : End incremental placement;  4.360536s wall, 1.812500s user + 0.109375s system = 1.921875s CPU (44.1%)

OPT-1001 : Total overflow 285.19 peak overflow 3.00
OPT-1001 : End high-fanout net optimization;  6.863557s wall, 3.281250s user + 0.109375s system = 3.390625s CPU (49.4%)

OPT-1001 : Current memory(MB): used = 527, reserve = 515, peak = 536.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9700/11690.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610352, over cnt = 1825(5%), over = 6088, worst = 24
PHY-1002 : len = 643344, over cnt = 1072(3%), over = 2574, worst = 20
PHY-1002 : len = 662672, over cnt = 270(0%), over = 568, worst = 14
PHY-1002 : len = 666040, over cnt = 132(0%), over = 290, worst = 13
PHY-1002 : len = 667192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.188120s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (84.2%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 43.87, top10 = 40.02, top15 = 37.57.
OPT-1001 : End congestion update;  1.443477s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (82.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.599492s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (20.9%)

OPT-0007 : Start: WNS -4168 TNS -965310 NUM_FEPS 421
OPT-0007 : Iter 1: improved WNS -3311 TNS -783560 NUM_FEPS 421 with 56 cells processed and 4327 slack improved
OPT-0007 : Iter 2: improved WNS -3311 TNS -782310 NUM_FEPS 421 with 5 cells processed and 227 slack improved
OPT-1001 : End global optimization;  2.091925s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (62.7%)

OPT-1001 : Current memory(MB): used = 526, reserve = 513, peak = 536.
OPT-1001 : End physical optimization;  10.601134s wall, 5.640625s user + 0.109375s system = 5.750000s CPU (54.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6403 LUT to BLE ...
SYN-4008 : Packed 6403 LUT and 1309 SEQ to BLE.
SYN-4003 : Packing 1831 remaining SEQ's ...
SYN-4005 : Packed 1394 SEQ with LUT/SLICE
SYN-4006 : 3813 single LUT's are left
SYN-4006 : 437 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6840/8091 primitive instances ...
PHY-3001 : End packing;  0.778518s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (32.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4653 instances
RUN-1001 : 2260 mslices, 2259 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10614 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5649 nets have 2 pins
RUN-1001 : 3485 nets have [3 - 5] pins
RUN-1001 : 875 nets have [6 - 10] pins
RUN-1001 : 351 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4651 instances, 4519 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : After packing: Len = 516530, Over = 99
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5395/10614.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 659568, over cnt = 1078(3%), over = 1681, worst = 9
PHY-1002 : len = 663536, over cnt = 711(2%), over = 999, worst = 8
PHY-1002 : len = 671584, over cnt = 218(0%), over = 272, worst = 4
PHY-1002 : len = 673944, over cnt = 76(0%), over = 89, worst = 3
PHY-1002 : len = 675168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.583977s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (68.1%)

PHY-1001 : Congestion index: top1 = 52.82, top5 = 44.73, top10 = 40.90, top15 = 38.31.
PHY-3001 : End congestion estimation;  1.898823s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (69.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 46129, tnet num: 10612, tinst num: 4651, tnode num: 54427, tedge num: 78040.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.478957s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (57.1%)

RUN-1004 : used memory is 486 MB, reserved memory is 479 MB, peak memory is 536 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.169790s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (57.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.57808e-05
PHY-3002 : Step(207): len = 508787, overlap = 107.75
PHY-3002 : Step(208): len = 503073, overlap = 109.25
PHY-3002 : Step(209): len = 499793, overlap = 117.75
PHY-3002 : Step(210): len = 497646, overlap = 125.5
PHY-3002 : Step(211): len = 496356, overlap = 123.25
PHY-3002 : Step(212): len = 495100, overlap = 126
PHY-3002 : Step(213): len = 494577, overlap = 126
PHY-3002 : Step(214): len = 493600, overlap = 126
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131562
PHY-3002 : Step(215): len = 499404, overlap = 117.5
PHY-3002 : Step(216): len = 505465, overlap = 104.5
PHY-3002 : Step(217): len = 504890, overlap = 101.5
PHY-3002 : Step(218): len = 505046, overlap = 101.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000252885
PHY-3002 : Step(219): len = 511992, overlap = 96
PHY-3002 : Step(220): len = 521901, overlap = 81.75
PHY-3002 : Step(221): len = 521478, overlap = 83.5
PHY-3002 : Step(222): len = 521471, overlap = 82.75
PHY-3002 : Step(223): len = 522348, overlap = 77.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.703818s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (3.7%)

PHY-3001 : Trial Legalized: Len = 563785
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 660/10614.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 684336, over cnt = 1546(4%), over = 2559, worst = 7
PHY-1002 : len = 694608, over cnt = 792(2%), over = 1179, worst = 6
PHY-1002 : len = 705064, over cnt = 198(0%), over = 279, worst = 6
PHY-1002 : len = 707480, over cnt = 70(0%), over = 100, worst = 6
PHY-1002 : len = 708840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.236465s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (88.7%)

PHY-1001 : Congestion index: top1 = 50.26, top5 = 44.24, top10 = 41.07, top15 = 38.86.
PHY-3001 : End congestion estimation;  2.630736s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (78.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.699196s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (46.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00015664
PHY-3002 : Step(224): len = 549917, overlap = 11.25
PHY-3002 : Step(225): len = 541162, overlap = 18.75
PHY-3002 : Step(226): len = 534530, overlap = 23.5
PHY-3002 : Step(227): len = 529471, overlap = 32.25
PHY-3002 : Step(228): len = 525963, overlap = 39.25
PHY-3002 : Step(229): len = 524319, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000313279
PHY-3002 : Step(230): len = 530298, overlap = 41.75
PHY-3002 : Step(231): len = 533528, overlap = 39.5
PHY-3002 : Step(232): len = 534893, overlap = 42.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000623437
PHY-3002 : Step(233): len = 540481, overlap = 36
PHY-3002 : Step(234): len = 546902, overlap = 36
PHY-3002 : Step(235): len = 550643, overlap = 35.25
PHY-3002 : Step(236): len = 550632, overlap = 37.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017482s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.4%)

PHY-3001 : Legalized: Len = 563608, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.056550s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.9%)

PHY-3001 : 52 instances has been re-located, deltaX = 10, deltaY = 34, maxDist = 2.
PHY-3001 : Final: Len = 564424, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 46129, tnet num: 10612, tinst num: 4651, tnode num: 54427, tedge num: 78040.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.521419s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (75.0%)

RUN-1004 : used memory is 495 MB, reserved memory is 490 MB, peak memory is 549 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2950/10614.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698096, over cnt = 1374(3%), over = 2164, worst = 7
PHY-1002 : len = 705496, over cnt = 800(2%), over = 1147, worst = 5
PHY-1002 : len = 712376, over cnt = 387(1%), over = 555, worst = 5
PHY-1002 : len = 716800, over cnt = 107(0%), over = 151, worst = 4
PHY-1002 : len = 718152, over cnt = 3(0%), over = 4, worst = 2
PHY-1001 : End global iterations;  2.153892s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (87.8%)

PHY-1001 : Congestion index: top1 = 48.25, top5 = 42.10, top10 = 39.14, top15 = 37.22.
PHY-1001 : End incremental global routing;  2.491956s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (82.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10612 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.600576s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (49.4%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4544 has valid locations, 14 needs to be replaced
PHY-3001 : design contains 4662 instances, 4530 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 565961
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9781/10625.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 720312, over cnt = 51(0%), over = 60, worst = 4
PHY-1002 : len = 720464, over cnt = 17(0%), over = 20, worst = 3
PHY-1002 : len = 720624, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 720656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.699057s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (24.6%)

PHY-1001 : Congestion index: top1 = 48.21, top5 = 42.13, top10 = 39.18, top15 = 37.28.
PHY-3001 : End congestion estimation;  1.060297s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (30.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 46244, tnet num: 10623, tinst num: 4662, tnode num: 54575, tedge num: 78214.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.771367s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (48.5%)

RUN-1004 : used memory is 523 MB, reserved memory is 516 MB, peak memory is 553 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.582766s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (43.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(237): len = 565537, overlap = 0
PHY-3002 : Step(238): len = 565529, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9773/10625.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719304, over cnt = 25(0%), over = 36, worst = 4
PHY-1002 : len = 719464, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 719536, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 719552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.701629s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (31.2%)

PHY-1001 : Congestion index: top1 = 48.21, top5 = 42.16, top10 = 39.18, top15 = 37.26.
PHY-3001 : End congestion estimation;  1.033394s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (36.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.944238s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (38.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.32303e-05
PHY-3002 : Step(239): len = 565466, overlap = 0
PHY-3002 : Step(240): len = 565460, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019760s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.1%)

PHY-3001 : Legalized: Len = 565456, Over = 0
PHY-3001 : End spreading;  0.057508s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.5%)

PHY-3001 : Final: Len = 565456, Over = 0
PHY-3001 : End incremental placement;  6.109528s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (40.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.570099s wall, 5.109375s user + 0.000000s system = 5.109375s CPU (53.4%)

OPT-1001 : Current memory(MB): used = 559, reserve = 550, peak = 561.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9773/10625.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719832, over cnt = 24(0%), over = 33, worst = 3
PHY-1002 : len = 719824, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 719864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.555507s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (36.6%)

PHY-1001 : Congestion index: top1 = 48.23, top5 = 42.19, top10 = 39.19, top15 = 37.26.
OPT-1001 : End congestion update;  0.968139s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (48.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.591678s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (39.6%)

OPT-0007 : Start: WNS -3298 TNS -372454 NUM_FEPS 303
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4558 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4662 instances, 4530 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 577166, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.040742s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (38.4%)

PHY-3001 : 9 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 577078, Over = 0
PHY-3001 : End incremental legalization;  0.353896s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (35.3%)

OPT-0007 : Iter 1: improved WNS -3198 TNS -270508 NUM_FEPS 298 with 153 cells processed and 25787 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4558 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4662 instances, 4530 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 581878, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.060948s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.6%)

PHY-3001 : 5 instances has been re-located, deltaX = 2, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 582032, Over = 0
PHY-3001 : End incremental legalization;  0.343701s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (45.5%)

OPT-0007 : Iter 2: improved WNS -3198 TNS -257127 NUM_FEPS 301 with 81 cells processed and 14659 slack improved
OPT-0007 : Iter 3: improved WNS -3198 TNS -257127 NUM_FEPS 301 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  2.875611s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (44.0%)

OPT-1001 : Current memory(MB): used = 560, reserve = 550, peak = 562.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.611296s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (30.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9251/10625.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 735616, over cnt = 142(0%), over = 238, worst = 5
PHY-1002 : len = 736624, over cnt = 60(0%), over = 77, worst = 4
PHY-1002 : len = 737448, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 737576, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 737608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.911290s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (48.0%)

PHY-1001 : Congestion index: top1 = 48.90, top5 = 42.92, top10 = 39.83, top15 = 37.90.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.506283s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3198 TNS -259293 NUM_FEPS 301
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.448276
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3198ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3148ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10625 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10625 nets
OPT-1001 : End physical optimization;  16.709298s wall, 8.562500s user + 0.031250s system = 8.593750s CPU (51.4%)

RUN-1003 : finish command "place" in  49.584786s wall, 24.140625s user + 0.968750s system = 25.109375s CPU (50.6%)

RUN-1004 : used memory is 479 MB, reserved memory is 475 MB, peak memory is 562 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.865355s wall, 2.046875s user + 0.015625s system = 2.062500s CPU (110.6%)

RUN-1004 : used memory is 480 MB, reserved memory is 476 MB, peak memory is 562 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4664 instances
RUN-1001 : 2260 mslices, 2270 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10625 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5647 nets have 2 pins
RUN-1001 : 3485 nets have [3 - 5] pins
RUN-1001 : 879 nets have [6 - 10] pins
RUN-1001 : 352 nets have [11 - 20] pins
RUN-1001 : 254 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 46244, tnet num: 10623, tinst num: 4662, tnode num: 54575, tedge num: 78214.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.483297s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (61.1%)

RUN-1004 : used memory is 489 MB, reserved memory is 482 MB, peak memory is 562 MB
PHY-1001 : 2260 mslices, 2270 lslices, 102 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698928, over cnt = 1487(4%), over = 2519, worst = 7
PHY-1002 : len = 710168, over cnt = 782(2%), over = 1144, worst = 7
PHY-1002 : len = 714800, over cnt = 463(1%), over = 699, worst = 6
PHY-1002 : len = 724144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.650133s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (122.1%)

PHY-1001 : Congestion index: top1 = 48.25, top5 = 42.41, top10 = 39.31, top15 = 37.32.
PHY-1001 : End global routing;  1.941335s wall, 2.187500s user + 0.031250s system = 2.218750s CPU (114.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 556, reserve = 548, peak = 562.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 815, reserve = 809, peak = 815.
PHY-1001 : End build detailed router design. 2.940178s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (68.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 126728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.203118s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (70.1%)

PHY-1001 : Current memory(MB): used = 850, reserve = 845, peak = 850.
PHY-1001 : End phase 1; 1.208720s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (69.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.85182e+06, over cnt = 964(0%), over = 972, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 855, reserve = 850, peak = 855.
PHY-1001 : End initial routed; 26.098207s wall, 15.375000s user + 0.062500s system = 15.437500s CPU (59.2%)

PHY-1001 : Update timing.....
PHY-1001 : 243/9971(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.401   |  -1085.390  |  364  
RUN-1001 :   Hold   |   0.112   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.680472s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (44.6%)

PHY-1001 : Current memory(MB): used = 863, reserve = 858, peak = 863.
PHY-1001 : End phase 2; 27.778744s wall, 16.125000s user + 0.062500s system = 16.187500s CPU (58.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 40 pins with SWNS -4.211ns STNS -1077.500ns FEP 364.
PHY-1001 : End OPT Iter 1; 0.203607s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.0%)

PHY-1022 : len = 1.85199e+06, over cnt = 995(0%), over = 1003, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.353119s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.81702e+06, over cnt = 282(0%), over = 282, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.400825s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (39.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.81269e+06, over cnt = 77(0%), over = 77, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.461594s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.81266e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.184793s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.8127e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.128925s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (36.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.81272e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.115886s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (67.4%)

PHY-1001 : Update timing.....
PHY-1001 : 243/9971(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.182   |  -1076.053  |  364  
RUN-1001 :   Hold   |   0.112   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.670965s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (60.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 307 feed throughs used by 177 nets
PHY-1001 : End commit to database; 1.171749s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (54.7%)

PHY-1001 : Current memory(MB): used = 934, reserve = 931, peak = 934.
PHY-1001 : End phase 3; 5.698598s wall, 2.765625s user + 0.015625s system = 2.781250s CPU (48.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -4.182ns STNS -1074.368ns FEP 364.
PHY-1001 : End OPT Iter 1; 0.170663s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (54.9%)

PHY-1022 : len = 1.81274e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.296808s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.182ns, -1074.368ns, 364}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.81274e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.115867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.81275e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.104345s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (59.9%)

PHY-1001 : Update timing.....
PHY-1001 : 243/9971(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.182   |  -1074.966  |  364  
RUN-1001 :   Hold   |   0.112   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.665184s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (39.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 304 feed throughs used by 175 nets
PHY-1001 : End commit to database; 1.215473s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (56.6%)

PHY-1001 : Current memory(MB): used = 939, reserve = 936, peak = 939.
PHY-1001 : End phase 4; 3.428827s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (44.7%)

PHY-1003 : Routed, final wirelength = 1.81275e+06
PHY-1001 : Current memory(MB): used = 940, reserve = 938, peak = 940.
PHY-1001 : End export database. 0.060929s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.6%)

PHY-1001 : End detail routing;  41.381197s wall, 23.312500s user + 0.140625s system = 23.453125s CPU (56.7%)

RUN-1003 : finish command "route" in  45.656510s wall, 26.937500s user + 0.171875s system = 27.109375s CPU (59.4%)

RUN-1004 : used memory is 937 MB, reserved memory is 935 MB, peak memory is 940 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8309   out of  19600   42.39%
#reg                     3314   out of  19600   16.91%
#le                      8740
  #lut only              5426   out of   8740   62.08%
  #reg only               431   out of   8740    4.93%
  #lut&reg               2883   out of   8740   32.99%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1728
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    263
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    245
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 80
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    58


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8740   |7560    |749     |3328    |25      |3       |
|  ISP                       |AHBISP                                          |1478   |823     |356     |847     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |597    |272     |142     |344     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |78     |31      |18      |50      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |4       |0       |7       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |72     |31      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |61     |31      |18      |34      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |5       |0       |6       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |65     |25      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |0       |0       |6       |2       |0       |
|    u_CC                    |CC                                              |124    |102     |20      |67      |0       |0       |
|    u_bypass                |bypass                                          |131    |91      |40      |36      |0       |0       |
|    u_demosaic              |demosaic                                        |442    |204     |142     |280     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |107    |37      |31      |76      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |79     |33      |27      |51      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |76     |34      |27      |49      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |86     |43      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                           |20     |20      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |8      |8       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |2      |2       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |16     |9       |7       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |16     |9       |7       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |11     |11      |0       |11      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |18     |16      |0       |13      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |7      |7       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |6      |6       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |27     |13      |0       |26      |0       |0       |
|  U_APB_UART                |APB_UART                                        |18     |18      |0       |11      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |2      |2       |0       |0       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |10     |10      |0       |4       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                             |10     |10      |0       |2       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |138    |70      |21      |103     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |5       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |36     |20      |0       |36      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |33     |23      |0       |33      |0       |0       |
|  kb                        |Keyboard                                        |90     |74      |16      |51      |0       |0       |
|  sd_reader                 |sd_reader                                       |734    |627     |100     |335     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |322    |285     |34      |149     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |741    |576     |119     |427     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |428    |312     |73      |287     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |149    |109     |21      |118     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |16     |16      |0       |16      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |41     |29      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |33     |32      |0       |33      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |174    |120     |30      |134     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |29     |15      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |36     |33      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |39     |34      |0       |39      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |313    |264     |46      |140     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |56     |44      |12      |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |66     |66      |0       |20      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |42     |35      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |87     |69      |18      |34      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |62     |50      |12      |35      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5129   |5067    |51      |1359    |0       |3       |
|  u_rs232                   |rs232                                           |84     |76      |8       |49      |0       |0       |
|    uart_rx_inst            |uart_rx                                         |42     |38      |4       |26      |0       |0       |
|    uart_tx_inst            |uart_tx                                         |42     |38      |4       |23      |0       |0       |
|  vga_ctrl_inst             |vga_ctrl                                        |154    |88      |65      |26      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5600  
    #2          2       2086  
    #3          3       785   
    #4          4       613   
    #5        5-10      949   
    #6        11-50     515   
    #7       51-100      20   
    #8       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.450889s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (91.5%)

RUN-1004 : used memory is 933 MB, reserved memory is 930 MB, peak memory is 989 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 46244, tnet num: 10623, tinst num: 4662, tnode num: 54575, tedge num: 78214.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4662
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10625, pip num: 120842
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 304
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3120 valid insts, and 329559 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.871038s wall, 106.218750s user + 1.484375s system = 107.703125s CPU (602.7%)

RUN-1004 : used memory is 944 MB, reserved memory is 949 MB, peak memory is 1125 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_171127.log"
