<stg><name>Matrix_Vector_Activa.1</name>


<trans_list>

<trans id="1849" from="1" to="2">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="2" to="7">
<condition id="981">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="2" to="3">
<condition id="986">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="3" to="4">
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="4" to="5">
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="5" to="6">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="6" to="2">
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
entry:0  %accu_V_0_0_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
entry:1  %accu_V_0_1_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
entry:2  %accu_V_0_2_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %accu_V_0_3_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
entry:4  %accu_V_0_4_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
entry:5  %accu_V_0_5_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
entry:6  %accu_V_0_6_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
entry:7  %accu_V_0_7_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
entry:8  %accu_V_0_8_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
entry:9  %accu_V_0_9_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
entry:10  %accu_V_0_10_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
entry:11  %accu_V_0_11_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
entry:12  %accu_V_0_12_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
entry:13  %accu_V_0_13_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
entry:14  %accu_V_0_14_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
entry:15  %accu_V_0_15_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry:16  %tile_assign = alloca i32

]]></Node>
<StgValue><ssdm name="tile_assign"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:17  %sf_3 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
entry:18  %tmp_V = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
entry:19  %tmp_V_54 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_54"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
entry:20  %tmp_V_55 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_55"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
entry:21  %tmp_V_56 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_56"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
entry:22  %tmp_V_57 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_57"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
entry:23  %tmp_V_58 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_58"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32">
<![CDATA[
entry:24  %tmp_V_59 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_59"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
entry:25  %tmp_V_60 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_60"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
entry:26  %tmp_V_61 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_61"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
entry:27  %tmp_V_62 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_62"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
entry:28  %tmp_V_63 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_63"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
entry:29  %tmp_V_64 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_64"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
entry:30  %tmp_V_65 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_65"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
entry:31  %tmp_V_66 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_66"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
entry:32  %tmp_V_67 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_67"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32">
<![CDATA[
entry:33  %tmp_V_68 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_68"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
entry:34  %tmp_V_69 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_69"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
entry:35  %tmp_V_70 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_70"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
entry:36  %tmp_V_71 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_71"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32">
<![CDATA[
entry:37  %tmp_V_72 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_72"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
entry:38  %tmp_V_73 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_73"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
entry:39  %tmp_V_74 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_74"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
entry:40  %tmp_V_75 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_75"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
entry:41  %tmp_V_76 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_76"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32">
<![CDATA[
entry:42  %tmp_V_77 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_77"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
entry:43  %tmp_V_78 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_78"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
entry:44  %tmp_V_79 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_79"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32">
<![CDATA[
entry:45  %tmp_V_80 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_80"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32">
<![CDATA[
entry:46  %tmp_V_81 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_81"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32">
<![CDATA[
entry:47  %tmp_V_82 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_82"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32">
<![CDATA[
entry:48  %tmp_V_83 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_83"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
entry:49  %tmp_V_84 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_84"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32">
<![CDATA[
entry:50  %tmp_V_85 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_85"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
entry:51  %tmp_V_86 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_86"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
entry:52  %tmp_V_87 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_87"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32">
<![CDATA[
entry:53  %tmp_V_88 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_88"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="32">
<![CDATA[
entry:54  %tmp_V_89 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_89"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32">
<![CDATA[
entry:55  %tmp_V_90 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_90"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32">
<![CDATA[
entry:56  %tmp_V_91 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_91"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32">
<![CDATA[
entry:57  %tmp_V_92 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_92"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32">
<![CDATA[
entry:58  %tmp_V_93 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_93"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
entry:59  %tmp_V_94 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_94"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32">
<![CDATA[
entry:60  %tmp_V_95 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_95"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
entry:61  %tmp_V_96 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_96"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32">
<![CDATA[
entry:62  %tmp_V_97 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_97"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32">
<![CDATA[
entry:63  %tmp_V_98 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_98"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
entry:64  %tmp_V_99 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_99"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
entry:65  %tmp_V_100 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_100"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
entry:66  %tmp_V_101 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_101"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32">
<![CDATA[
entry:67  %tmp_V_102 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_102"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32">
<![CDATA[
entry:68  %tmp_V_103 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_103"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32">
<![CDATA[
entry:69  %tmp_V_104 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_104"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32">
<![CDATA[
entry:70  %tmp_V_105 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_105"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
entry:71  %tmp_V_106 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_106"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32">
<![CDATA[
entry:72  %tmp_V_107 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_107"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
entry:73  %tmp_V_108 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_108"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
entry:74  %tmp_V_109 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_109"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
entry:75  %tmp_V_110 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_110"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32">
<![CDATA[
entry:76  %tmp_V_111 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_111"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
entry:77  %tmp_V_112 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_112"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32">
<![CDATA[
entry:78  %tmp_V_113 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_113"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
entry:79  %tmp_V_114 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_114"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32">
<![CDATA[
entry:80  %tmp_V_115 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_115"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32">
<![CDATA[
entry:81  %tmp_V_116 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_116"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32">
<![CDATA[
entry:82  %tmp_V_117 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_117"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32">
<![CDATA[
entry:83  %tmp_V_118 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_118"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32">
<![CDATA[
entry:84  %tmp_V_119 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_119"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
entry:85  %tmp_V_120 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_120"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32">
<![CDATA[
entry:86  %tmp_V_121 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_121"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="32">
<![CDATA[
entry:87  %tmp_V_122 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_122"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32">
<![CDATA[
entry:88  %tmp_V_123 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_123"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32">
<![CDATA[
entry:89  %tmp_V_124 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_124"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32">
<![CDATA[
entry:90  %tmp_V_125 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_125"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32">
<![CDATA[
entry:91  %tmp_V_126 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_126"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32">
<![CDATA[
entry:92  %tmp_V_127 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_127"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32">
<![CDATA[
entry:93  %tmp_V_128 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_128"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
entry:94  %tmp_V_129 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_129"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
entry:95  %tmp_V_130 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_130"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32">
<![CDATA[
entry:96  %tmp_V_131 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_131"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32">
<![CDATA[
entry:97  %tmp_V_132 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_132"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32">
<![CDATA[
entry:98  %tmp_V_133 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_133"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32">
<![CDATA[
entry:99  %tmp_V_134 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_134"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32">
<![CDATA[
entry:100  %tmp_V_135 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_135"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="32">
<![CDATA[
entry:101  %tmp_V_136 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_136"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32">
<![CDATA[
entry:102  %tmp_V_137 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_137"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32">
<![CDATA[
entry:103  %tmp_V_138 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_138"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32">
<![CDATA[
entry:104  %tmp_V_139 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_139"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32">
<![CDATA[
entry:105  %tmp_V_140 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_140"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32">
<![CDATA[
entry:106  %tmp_V_141 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_141"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32">
<![CDATA[
entry:107  %tmp_V_142 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_142"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32">
<![CDATA[
entry:108  %tmp_V_143 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_143"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32">
<![CDATA[
entry:109  %tmp_V_144 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_144"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32">
<![CDATA[
entry:110  %tmp_V_145 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_145"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="32">
<![CDATA[
entry:111  %tmp_V_146 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_146"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32">
<![CDATA[
entry:112  %tmp_V_147 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_147"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32">
<![CDATA[
entry:113  %tmp_V_148 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_148"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32">
<![CDATA[
entry:114  %tmp_V_149 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_149"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32">
<![CDATA[
entry:115  %tmp_V_150 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_150"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32">
<![CDATA[
entry:116  %tmp_V_151 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_151"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32">
<![CDATA[
entry:117  %tmp_V_152 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_152"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32">
<![CDATA[
entry:118  %tmp_V_153 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_153"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32">
<![CDATA[
entry:119  %tmp_V_154 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_154"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32">
<![CDATA[
entry:120  %tmp_V_155 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_155"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32">
<![CDATA[
entry:121  %tmp_V_156 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_156"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32">
<![CDATA[
entry:122  %tmp_V_157 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_157"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="32">
<![CDATA[
entry:123  %tmp_V_158 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_158"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32">
<![CDATA[
entry:124  %tmp_V_159 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_159"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="32">
<![CDATA[
entry:125  %tmp_V_160 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_160"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="32">
<![CDATA[
entry:126  %tmp_V_161 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_161"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32">
<![CDATA[
entry:127  %tmp_V_162 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_162"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32">
<![CDATA[
entry:128  %tmp_V_163 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_163"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="32">
<![CDATA[
entry:129  %tmp_V_164 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_164"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="32">
<![CDATA[
entry:130  %tmp_V_165 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_165"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32">
<![CDATA[
entry:131  %tmp_V_166 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_166"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32">
<![CDATA[
entry:132  %tmp_V_167 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_167"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32">
<![CDATA[
entry:133  %tmp_V_168 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_168"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="32">
<![CDATA[
entry:134  %tmp_V_169 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_169"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32">
<![CDATA[
entry:135  %tmp_V_170 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_170"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32">
<![CDATA[
entry:136  %tmp_V_171 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_171"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="32">
<![CDATA[
entry:137  %tmp_V_172 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_172"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="32">
<![CDATA[
entry:138  %tmp_V_173 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_173"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32">
<![CDATA[
entry:139  %tmp_V_174 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_174"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32">
<![CDATA[
entry:140  %tmp_V_175 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_175"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32">
<![CDATA[
entry:141  %tmp_V_176 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_176"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32">
<![CDATA[
entry:142  %tmp_V_177 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_177"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32">
<![CDATA[
entry:143  %tmp_V_178 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_178"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="32">
<![CDATA[
entry:144  %tmp_V_179 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_179"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="32">
<![CDATA[
entry:145  %tmp_V_180 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_180"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
entry:146  %nf_assign = alloca i32

]]></Node>
<StgValue><ssdm name="nf_assign"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:147  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:148  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:149  call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:150  %reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)

]]></Node>
<StgValue><ssdm name="reps_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:151  call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:152  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153  %tmp_6149 = shl i32 %reps_read, 9

]]></Node>
<StgValue><ssdm name="tmp_6149"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154  store i32 0, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:155  store i32 0, i32* %sf_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:156  store i32 0, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
entry:157  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i32 [ 0, %entry ], [ %i, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond_i = icmp eq i32 %i_i, %tmp_6149

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
:0  %nf_assign_load_3 = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load_3"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2060_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_2060_i"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = icmp eq i32 %nf_assign_load_3, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
:4  %sf_3_load = load i32* %sf_3

]]></Node>
<StgValue><ssdm name="sf_3_load"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_i, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="32">
<![CDATA[
:128  %tmp_6151 = trunc i32 %sf_3_load to i7

]]></Node>
<StgValue><ssdm name="tmp_6151"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="32">
<![CDATA[
:1  %tmp_6150 = trunc i32 %sf_3_load to i7

]]></Node>
<StgValue><ssdm name="tmp_6150"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0" op_192_bw="7" op_193_bw="0" op_194_bw="7" op_195_bw="0" op_196_bw="7" op_197_bw="0" op_198_bw="7" op_199_bw="0" op_200_bw="7" op_201_bw="0" op_202_bw="7" op_203_bw="0" op_204_bw="7" op_205_bw="0" op_206_bw="7" op_207_bw="0" op_208_bw="7" op_209_bw="0" op_210_bw="7" op_211_bw="0" op_212_bw="7" op_213_bw="0" op_214_bw="7" op_215_bw="0" op_216_bw="7" op_217_bw="0" op_218_bw="7" op_219_bw="0" op_220_bw="7" op_221_bw="0" op_222_bw="7" op_223_bw="0" op_224_bw="7" op_225_bw="0" op_226_bw="7" op_227_bw="0" op_228_bw="7" op_229_bw="0" op_230_bw="7" op_231_bw="0" op_232_bw="7" op_233_bw="0" op_234_bw="7" op_235_bw="0" op_236_bw="7" op_237_bw="0" op_238_bw="7" op_239_bw="0" op_240_bw="7" op_241_bw="0" op_242_bw="7" op_243_bw="0" op_244_bw="7" op_245_bw="0" op_246_bw="7" op_247_bw="0" op_248_bw="7" op_249_bw="0" op_250_bw="7" op_251_bw="0" op_252_bw="7" op_253_bw="0" op_254_bw="7" op_255_bw="0">
<![CDATA[
:2  switch i7 %tmp_6150, label %branch127.i [
    i7 0, label %.critedge.0.i.pre
    i7 1, label %branch1.i
    i7 2, label %branch2.i
    i7 3, label %branch3.i
    i7 4, label %branch4.i
    i7 5, label %branch5.i
    i7 6, label %branch6.i
    i7 7, label %branch7.i
    i7 8, label %branch8.i
    i7 9, label %branch9.i
    i7 10, label %branch10.i
    i7 11, label %branch11.i
    i7 12, label %branch12.i
    i7 13, label %branch13.i
    i7 14, label %branch14.i
    i7 15, label %branch15.i
    i7 16, label %branch16.i
    i7 17, label %branch17.i
    i7 18, label %branch18.i
    i7 19, label %branch19.i
    i7 20, label %branch20.i
    i7 21, label %branch21.i
    i7 22, label %branch22.i
    i7 23, label %branch23.i
    i7 24, label %branch24.i
    i7 25, label %branch25.i
    i7 26, label %branch26.i
    i7 27, label %branch27.i
    i7 28, label %branch28.i
    i7 29, label %branch29.i
    i7 30, label %branch30.i
    i7 31, label %branch31.i
    i7 32, label %branch32.i
    i7 33, label %branch33.i
    i7 34, label %branch34.i
    i7 35, label %branch35.i
    i7 36, label %branch36.i
    i7 37, label %branch37.i
    i7 38, label %branch38.i
    i7 39, label %branch39.i
    i7 40, label %branch40.i
    i7 41, label %branch41.i
    i7 42, label %branch42.i
    i7 43, label %branch43.i
    i7 44, label %branch44.i
    i7 45, label %branch45.i
    i7 46, label %branch46.i
    i7 47, label %branch47.i
    i7 48, label %branch48.i
    i7 49, label %branch49.i
    i7 50, label %branch50.i
    i7 51, label %branch51.i
    i7 52, label %branch52.i
    i7 53, label %branch53.i
    i7 54, label %branch54.i
    i7 55, label %branch55.i
    i7 56, label %branch56.i
    i7 57, label %branch57.i
    i7 58, label %branch58.i
    i7 59, label %branch59.i
    i7 60, label %branch60.i
    i7 61, label %branch61.i
    i7 62, label %branch62.i
    i7 63, label %branch63.i
    i7 -64, label %branch64.i
    i7 -63, label %branch65.i
    i7 -62, label %branch66.i
    i7 -61, label %branch67.i
    i7 -60, label %branch68.i
    i7 -59, label %branch69.i
    i7 -58, label %branch70.i
    i7 -57, label %branch71.i
    i7 -56, label %branch72.i
    i7 -55, label %branch73.i
    i7 -54, label %branch74.i
    i7 -53, label %branch75.i
    i7 -52, label %branch76.i
    i7 -51, label %branch77.i
    i7 -50, label %branch78.i
    i7 -49, label %branch79.i
    i7 -48, label %branch80.i
    i7 -47, label %branch81.i
    i7 -46, label %branch82.i
    i7 -45, label %branch83.i
    i7 -44, label %branch84.i
    i7 -43, label %branch85.i
    i7 -42, label %branch86.i
    i7 -41, label %branch87.i
    i7 -40, label %branch88.i
    i7 -39, label %branch89.i
    i7 -38, label %branch90.i
    i7 -37, label %branch91.i
    i7 -36, label %branch92.i
    i7 -35, label %branch93.i
    i7 -34, label %branch94.i
    i7 -33, label %branch95.i
    i7 -32, label %branch96.i
    i7 -31, label %branch97.i
    i7 -30, label %branch98.i
    i7 -29, label %branch99.i
    i7 -28, label %branch100.i
    i7 -27, label %branch101.i
    i7 -26, label %branch102.i
    i7 -25, label %branch103.i
    i7 -24, label %branch104.i
    i7 -23, label %branch105.i
    i7 -22, label %branch106.i
    i7 -21, label %branch107.i
    i7 -20, label %branch108.i
    i7 -19, label %branch109.i
    i7 -18, label %branch110.i
    i7 -17, label %branch111.i
    i7 -16, label %branch112.i
    i7 -15, label %branch113.i
    i7 -14, label %branch114.i
    i7 -13, label %branch115.i
    i7 -12, label %branch116.i
    i7 -11, label %branch117.i
    i7 -10, label %branch118.i
    i7 -9, label %branch119.i
    i7 -8, label %branch120.i
    i7 -7, label %branch121.i
    i7 -6, label %branch122.i
    i7 -5, label %branch123.i
    i7 -4, label %branch124.i
    i7 -3, label %branch125.i
    i7 -2, label %branch126.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i:18  %sf_3_load_1 = load i32* %sf_3

]]></Node>
<StgValue><ssdm name="sf_3_load_1"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i:19  %tmp_4_i = icmp eq i32 %sf_3_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i:1166  %sf = add i32 1, %sf_3_load_1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i:1167  %tmp_5_i = icmp eq i32 %sf, 128

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.0.i:1184  br i1 %tmp_5_i, label %.preheader50.0.i, label %._crit_edge.i.pre

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.pre:0  store i32 %sf, i32* %sf_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32">
<![CDATA[
.preheader50.0.i:0  %nf_assign_load = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader50.0.i:52  %nf = add i32 %nf_assign_load, 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader50.0.i:53  %tmp_6_i = icmp eq i32 %nf, 4

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50.0.i:54  %p_i = select i1 %tmp_6_i, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader50.0.i:56  store i32 %p_i, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader50.0.i:57  store i32 0, i32* %sf_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i:0  %empty_4882 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_2060_i)

]]></Node>
<StgValue><ssdm name="empty_4882"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8">
<![CDATA[
:0  %tmp_V_load = load i8* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8">
<![CDATA[
:1  %tmp_V_54_load = load i8* %tmp_V_54

]]></Node>
<StgValue><ssdm name="tmp_V_54_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8">
<![CDATA[
:2  %tmp_V_55_load = load i8* %tmp_V_55

]]></Node>
<StgValue><ssdm name="tmp_V_55_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8">
<![CDATA[
:3  %tmp_V_56_load = load i8* %tmp_V_56

]]></Node>
<StgValue><ssdm name="tmp_V_56_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8">
<![CDATA[
:4  %tmp_V_57_load = load i8* %tmp_V_57

]]></Node>
<StgValue><ssdm name="tmp_V_57_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
:5  %tmp_V_58_load = load i8* %tmp_V_58

]]></Node>
<StgValue><ssdm name="tmp_V_58_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
:6  %tmp_V_59_load = load i8* %tmp_V_59

]]></Node>
<StgValue><ssdm name="tmp_V_59_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8">
<![CDATA[
:7  %tmp_V_60_load = load i8* %tmp_V_60

]]></Node>
<StgValue><ssdm name="tmp_V_60_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
:8  %tmp_V_61_load = load i8* %tmp_V_61

]]></Node>
<StgValue><ssdm name="tmp_V_61_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8">
<![CDATA[
:9  %tmp_V_62_load = load i8* %tmp_V_62

]]></Node>
<StgValue><ssdm name="tmp_V_62_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8">
<![CDATA[
:10  %tmp_V_63_load = load i8* %tmp_V_63

]]></Node>
<StgValue><ssdm name="tmp_V_63_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8">
<![CDATA[
:11  %tmp_V_64_load = load i8* %tmp_V_64

]]></Node>
<StgValue><ssdm name="tmp_V_64_load"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8">
<![CDATA[
:12  %tmp_V_65_load = load i8* %tmp_V_65

]]></Node>
<StgValue><ssdm name="tmp_V_65_load"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8">
<![CDATA[
:13  %tmp_V_66_load = load i8* %tmp_V_66

]]></Node>
<StgValue><ssdm name="tmp_V_66_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
:14  %tmp_V_67_load = load i8* %tmp_V_67

]]></Node>
<StgValue><ssdm name="tmp_V_67_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8">
<![CDATA[
:15  %tmp_V_68_load = load i8* %tmp_V_68

]]></Node>
<StgValue><ssdm name="tmp_V_68_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8">
<![CDATA[
:16  %tmp_V_69_load = load i8* %tmp_V_69

]]></Node>
<StgValue><ssdm name="tmp_V_69_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8">
<![CDATA[
:17  %tmp_V_70_load = load i8* %tmp_V_70

]]></Node>
<StgValue><ssdm name="tmp_V_70_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8">
<![CDATA[
:18  %tmp_V_71_load = load i8* %tmp_V_71

]]></Node>
<StgValue><ssdm name="tmp_V_71_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8">
<![CDATA[
:19  %tmp_V_72_load = load i8* %tmp_V_72

]]></Node>
<StgValue><ssdm name="tmp_V_72_load"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8">
<![CDATA[
:20  %tmp_V_73_load = load i8* %tmp_V_73

]]></Node>
<StgValue><ssdm name="tmp_V_73_load"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8">
<![CDATA[
:21  %tmp_V_74_load = load i8* %tmp_V_74

]]></Node>
<StgValue><ssdm name="tmp_V_74_load"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8">
<![CDATA[
:22  %tmp_V_75_load = load i8* %tmp_V_75

]]></Node>
<StgValue><ssdm name="tmp_V_75_load"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8">
<![CDATA[
:23  %tmp_V_76_load = load i8* %tmp_V_76

]]></Node>
<StgValue><ssdm name="tmp_V_76_load"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8">
<![CDATA[
:24  %tmp_V_77_load = load i8* %tmp_V_77

]]></Node>
<StgValue><ssdm name="tmp_V_77_load"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8">
<![CDATA[
:25  %tmp_V_78_load = load i8* %tmp_V_78

]]></Node>
<StgValue><ssdm name="tmp_V_78_load"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8">
<![CDATA[
:26  %tmp_V_79_load = load i8* %tmp_V_79

]]></Node>
<StgValue><ssdm name="tmp_V_79_load"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8">
<![CDATA[
:27  %tmp_V_80_load = load i8* %tmp_V_80

]]></Node>
<StgValue><ssdm name="tmp_V_80_load"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8">
<![CDATA[
:28  %tmp_V_81_load = load i8* %tmp_V_81

]]></Node>
<StgValue><ssdm name="tmp_V_81_load"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8">
<![CDATA[
:29  %tmp_V_82_load = load i8* %tmp_V_82

]]></Node>
<StgValue><ssdm name="tmp_V_82_load"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8">
<![CDATA[
:30  %tmp_V_83_load = load i8* %tmp_V_83

]]></Node>
<StgValue><ssdm name="tmp_V_83_load"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8">
<![CDATA[
:31  %tmp_V_84_load = load i8* %tmp_V_84

]]></Node>
<StgValue><ssdm name="tmp_V_84_load"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8">
<![CDATA[
:32  %tmp_V_85_load = load i8* %tmp_V_85

]]></Node>
<StgValue><ssdm name="tmp_V_85_load"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8">
<![CDATA[
:33  %tmp_V_86_load = load i8* %tmp_V_86

]]></Node>
<StgValue><ssdm name="tmp_V_86_load"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8">
<![CDATA[
:34  %tmp_V_87_load = load i8* %tmp_V_87

]]></Node>
<StgValue><ssdm name="tmp_V_87_load"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8">
<![CDATA[
:35  %tmp_V_88_load = load i8* %tmp_V_88

]]></Node>
<StgValue><ssdm name="tmp_V_88_load"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8">
<![CDATA[
:36  %tmp_V_89_load = load i8* %tmp_V_89

]]></Node>
<StgValue><ssdm name="tmp_V_89_load"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8">
<![CDATA[
:37  %tmp_V_90_load = load i8* %tmp_V_90

]]></Node>
<StgValue><ssdm name="tmp_V_90_load"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8">
<![CDATA[
:38  %tmp_V_91_load = load i8* %tmp_V_91

]]></Node>
<StgValue><ssdm name="tmp_V_91_load"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8">
<![CDATA[
:39  %tmp_V_92_load = load i8* %tmp_V_92

]]></Node>
<StgValue><ssdm name="tmp_V_92_load"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8">
<![CDATA[
:40  %tmp_V_93_load = load i8* %tmp_V_93

]]></Node>
<StgValue><ssdm name="tmp_V_93_load"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
:41  %tmp_V_94_load = load i8* %tmp_V_94

]]></Node>
<StgValue><ssdm name="tmp_V_94_load"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8">
<![CDATA[
:42  %tmp_V_95_load = load i8* %tmp_V_95

]]></Node>
<StgValue><ssdm name="tmp_V_95_load"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8">
<![CDATA[
:43  %tmp_V_96_load = load i8* %tmp_V_96

]]></Node>
<StgValue><ssdm name="tmp_V_96_load"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8">
<![CDATA[
:44  %tmp_V_97_load = load i8* %tmp_V_97

]]></Node>
<StgValue><ssdm name="tmp_V_97_load"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8">
<![CDATA[
:45  %tmp_V_98_load = load i8* %tmp_V_98

]]></Node>
<StgValue><ssdm name="tmp_V_98_load"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
:46  %tmp_V_99_load = load i8* %tmp_V_99

]]></Node>
<StgValue><ssdm name="tmp_V_99_load"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8">
<![CDATA[
:47  %tmp_V_100_load = load i8* %tmp_V_100

]]></Node>
<StgValue><ssdm name="tmp_V_100_load"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8">
<![CDATA[
:48  %tmp_V_101_load = load i8* %tmp_V_101

]]></Node>
<StgValue><ssdm name="tmp_V_101_load"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8">
<![CDATA[
:49  %tmp_V_102_load = load i8* %tmp_V_102

]]></Node>
<StgValue><ssdm name="tmp_V_102_load"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8">
<![CDATA[
:50  %tmp_V_103_load = load i8* %tmp_V_103

]]></Node>
<StgValue><ssdm name="tmp_V_103_load"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8">
<![CDATA[
:51  %tmp_V_104_load = load i8* %tmp_V_104

]]></Node>
<StgValue><ssdm name="tmp_V_104_load"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8">
<![CDATA[
:52  %tmp_V_105_load = load i8* %tmp_V_105

]]></Node>
<StgValue><ssdm name="tmp_V_105_load"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8">
<![CDATA[
:53  %tmp_V_106_load = load i8* %tmp_V_106

]]></Node>
<StgValue><ssdm name="tmp_V_106_load"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8">
<![CDATA[
:54  %tmp_V_107_load = load i8* %tmp_V_107

]]></Node>
<StgValue><ssdm name="tmp_V_107_load"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8">
<![CDATA[
:55  %tmp_V_108_load = load i8* %tmp_V_108

]]></Node>
<StgValue><ssdm name="tmp_V_108_load"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8">
<![CDATA[
:56  %tmp_V_109_load = load i8* %tmp_V_109

]]></Node>
<StgValue><ssdm name="tmp_V_109_load"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8">
<![CDATA[
:57  %tmp_V_110_load = load i8* %tmp_V_110

]]></Node>
<StgValue><ssdm name="tmp_V_110_load"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8">
<![CDATA[
:58  %tmp_V_111_load = load i8* %tmp_V_111

]]></Node>
<StgValue><ssdm name="tmp_V_111_load"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
:59  %tmp_V_112_load = load i8* %tmp_V_112

]]></Node>
<StgValue><ssdm name="tmp_V_112_load"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8">
<![CDATA[
:60  %tmp_V_113_load = load i8* %tmp_V_113

]]></Node>
<StgValue><ssdm name="tmp_V_113_load"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
:61  %tmp_V_114_load = load i8* %tmp_V_114

]]></Node>
<StgValue><ssdm name="tmp_V_114_load"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8">
<![CDATA[
:62  %tmp_V_115_load = load i8* %tmp_V_115

]]></Node>
<StgValue><ssdm name="tmp_V_115_load"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8">
<![CDATA[
:63  %tmp_V_116_load = load i8* %tmp_V_116

]]></Node>
<StgValue><ssdm name="tmp_V_116_load"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8">
<![CDATA[
:64  %tmp_V_117_load = load i8* %tmp_V_117

]]></Node>
<StgValue><ssdm name="tmp_V_117_load"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
:65  %tmp_V_118_load = load i8* %tmp_V_118

]]></Node>
<StgValue><ssdm name="tmp_V_118_load"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8">
<![CDATA[
:66  %tmp_V_119_load = load i8* %tmp_V_119

]]></Node>
<StgValue><ssdm name="tmp_V_119_load"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8">
<![CDATA[
:67  %tmp_V_120_load = load i8* %tmp_V_120

]]></Node>
<StgValue><ssdm name="tmp_V_120_load"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8">
<![CDATA[
:68  %tmp_V_121_load = load i8* %tmp_V_121

]]></Node>
<StgValue><ssdm name="tmp_V_121_load"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
:69  %tmp_V_122_load = load i8* %tmp_V_122

]]></Node>
<StgValue><ssdm name="tmp_V_122_load"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8">
<![CDATA[
:70  %tmp_V_123_load = load i8* %tmp_V_123

]]></Node>
<StgValue><ssdm name="tmp_V_123_load"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8">
<![CDATA[
:71  %tmp_V_124_load = load i8* %tmp_V_124

]]></Node>
<StgValue><ssdm name="tmp_V_124_load"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8">
<![CDATA[
:72  %tmp_V_125_load = load i8* %tmp_V_125

]]></Node>
<StgValue><ssdm name="tmp_V_125_load"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8">
<![CDATA[
:73  %tmp_V_126_load = load i8* %tmp_V_126

]]></Node>
<StgValue><ssdm name="tmp_V_126_load"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8">
<![CDATA[
:74  %tmp_V_127_load = load i8* %tmp_V_127

]]></Node>
<StgValue><ssdm name="tmp_V_127_load"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8">
<![CDATA[
:75  %tmp_V_128_load = load i8* %tmp_V_128

]]></Node>
<StgValue><ssdm name="tmp_V_128_load"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
:76  %tmp_V_129_load = load i8* %tmp_V_129

]]></Node>
<StgValue><ssdm name="tmp_V_129_load"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8">
<![CDATA[
:77  %tmp_V_130_load = load i8* %tmp_V_130

]]></Node>
<StgValue><ssdm name="tmp_V_130_load"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8">
<![CDATA[
:78  %tmp_V_131_load = load i8* %tmp_V_131

]]></Node>
<StgValue><ssdm name="tmp_V_131_load"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8">
<![CDATA[
:79  %tmp_V_132_load = load i8* %tmp_V_132

]]></Node>
<StgValue><ssdm name="tmp_V_132_load"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8">
<![CDATA[
:80  %tmp_V_133_load = load i8* %tmp_V_133

]]></Node>
<StgValue><ssdm name="tmp_V_133_load"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
:81  %tmp_V_134_load = load i8* %tmp_V_134

]]></Node>
<StgValue><ssdm name="tmp_V_134_load"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8">
<![CDATA[
:82  %tmp_V_135_load = load i8* %tmp_V_135

]]></Node>
<StgValue><ssdm name="tmp_V_135_load"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8">
<![CDATA[
:83  %tmp_V_136_load = load i8* %tmp_V_136

]]></Node>
<StgValue><ssdm name="tmp_V_136_load"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8">
<![CDATA[
:84  %tmp_V_137_load = load i8* %tmp_V_137

]]></Node>
<StgValue><ssdm name="tmp_V_137_load"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8">
<![CDATA[
:85  %tmp_V_138_load = load i8* %tmp_V_138

]]></Node>
<StgValue><ssdm name="tmp_V_138_load"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8">
<![CDATA[
:86  %tmp_V_139_load = load i8* %tmp_V_139

]]></Node>
<StgValue><ssdm name="tmp_V_139_load"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8">
<![CDATA[
:87  %tmp_V_140_load = load i8* %tmp_V_140

]]></Node>
<StgValue><ssdm name="tmp_V_140_load"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8">
<![CDATA[
:88  %tmp_V_141_load = load i8* %tmp_V_141

]]></Node>
<StgValue><ssdm name="tmp_V_141_load"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8">
<![CDATA[
:89  %tmp_V_142_load = load i8* %tmp_V_142

]]></Node>
<StgValue><ssdm name="tmp_V_142_load"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8">
<![CDATA[
:90  %tmp_V_143_load = load i8* %tmp_V_143

]]></Node>
<StgValue><ssdm name="tmp_V_143_load"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8">
<![CDATA[
:91  %tmp_V_144_load = load i8* %tmp_V_144

]]></Node>
<StgValue><ssdm name="tmp_V_144_load"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8">
<![CDATA[
:92  %tmp_V_145_load = load i8* %tmp_V_145

]]></Node>
<StgValue><ssdm name="tmp_V_145_load"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8">
<![CDATA[
:93  %tmp_V_146_load = load i8* %tmp_V_146

]]></Node>
<StgValue><ssdm name="tmp_V_146_load"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8">
<![CDATA[
:94  %tmp_V_147_load = load i8* %tmp_V_147

]]></Node>
<StgValue><ssdm name="tmp_V_147_load"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8">
<![CDATA[
:95  %tmp_V_148_load = load i8* %tmp_V_148

]]></Node>
<StgValue><ssdm name="tmp_V_148_load"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8">
<![CDATA[
:96  %tmp_V_149_load = load i8* %tmp_V_149

]]></Node>
<StgValue><ssdm name="tmp_V_149_load"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8">
<![CDATA[
:97  %tmp_V_150_load = load i8* %tmp_V_150

]]></Node>
<StgValue><ssdm name="tmp_V_150_load"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8">
<![CDATA[
:98  %tmp_V_151_load = load i8* %tmp_V_151

]]></Node>
<StgValue><ssdm name="tmp_V_151_load"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8">
<![CDATA[
:99  %tmp_V_152_load = load i8* %tmp_V_152

]]></Node>
<StgValue><ssdm name="tmp_V_152_load"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8">
<![CDATA[
:100  %tmp_V_153_load = load i8* %tmp_V_153

]]></Node>
<StgValue><ssdm name="tmp_V_153_load"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8">
<![CDATA[
:101  %tmp_V_154_load = load i8* %tmp_V_154

]]></Node>
<StgValue><ssdm name="tmp_V_154_load"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8">
<![CDATA[
:102  %tmp_V_155_load = load i8* %tmp_V_155

]]></Node>
<StgValue><ssdm name="tmp_V_155_load"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8">
<![CDATA[
:103  %tmp_V_156_load = load i8* %tmp_V_156

]]></Node>
<StgValue><ssdm name="tmp_V_156_load"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8">
<![CDATA[
:104  %tmp_V_157_load = load i8* %tmp_V_157

]]></Node>
<StgValue><ssdm name="tmp_V_157_load"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8">
<![CDATA[
:105  %tmp_V_158_load = load i8* %tmp_V_158

]]></Node>
<StgValue><ssdm name="tmp_V_158_load"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8">
<![CDATA[
:106  %tmp_V_159_load = load i8* %tmp_V_159

]]></Node>
<StgValue><ssdm name="tmp_V_159_load"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8">
<![CDATA[
:107  %tmp_V_160_load = load i8* %tmp_V_160

]]></Node>
<StgValue><ssdm name="tmp_V_160_load"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8">
<![CDATA[
:108  %tmp_V_161_load = load i8* %tmp_V_161

]]></Node>
<StgValue><ssdm name="tmp_V_161_load"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8">
<![CDATA[
:109  %tmp_V_162_load = load i8* %tmp_V_162

]]></Node>
<StgValue><ssdm name="tmp_V_162_load"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8">
<![CDATA[
:110  %tmp_V_163_load = load i8* %tmp_V_163

]]></Node>
<StgValue><ssdm name="tmp_V_163_load"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8">
<![CDATA[
:111  %tmp_V_164_load = load i8* %tmp_V_164

]]></Node>
<StgValue><ssdm name="tmp_V_164_load"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8">
<![CDATA[
:112  %tmp_V_165_load = load i8* %tmp_V_165

]]></Node>
<StgValue><ssdm name="tmp_V_165_load"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8">
<![CDATA[
:113  %tmp_V_166_load = load i8* %tmp_V_166

]]></Node>
<StgValue><ssdm name="tmp_V_166_load"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8">
<![CDATA[
:114  %tmp_V_167_load = load i8* %tmp_V_167

]]></Node>
<StgValue><ssdm name="tmp_V_167_load"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8">
<![CDATA[
:115  %tmp_V_168_load = load i8* %tmp_V_168

]]></Node>
<StgValue><ssdm name="tmp_V_168_load"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8">
<![CDATA[
:116  %tmp_V_169_load = load i8* %tmp_V_169

]]></Node>
<StgValue><ssdm name="tmp_V_169_load"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8">
<![CDATA[
:117  %tmp_V_170_load = load i8* %tmp_V_170

]]></Node>
<StgValue><ssdm name="tmp_V_170_load"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8">
<![CDATA[
:118  %tmp_V_171_load = load i8* %tmp_V_171

]]></Node>
<StgValue><ssdm name="tmp_V_171_load"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8">
<![CDATA[
:119  %tmp_V_172_load = load i8* %tmp_V_172

]]></Node>
<StgValue><ssdm name="tmp_V_172_load"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8">
<![CDATA[
:120  %tmp_V_173_load = load i8* %tmp_V_173

]]></Node>
<StgValue><ssdm name="tmp_V_173_load"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8">
<![CDATA[
:121  %tmp_V_174_load = load i8* %tmp_V_174

]]></Node>
<StgValue><ssdm name="tmp_V_174_load"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8">
<![CDATA[
:122  %tmp_V_175_load = load i8* %tmp_V_175

]]></Node>
<StgValue><ssdm name="tmp_V_175_load"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8">
<![CDATA[
:123  %tmp_V_176_load = load i8* %tmp_V_176

]]></Node>
<StgValue><ssdm name="tmp_V_176_load"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8">
<![CDATA[
:124  %tmp_V_177_load = load i8* %tmp_V_177

]]></Node>
<StgValue><ssdm name="tmp_V_177_load"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8">
<![CDATA[
:125  %tmp_V_178_load = load i8* %tmp_V_178

]]></Node>
<StgValue><ssdm name="tmp_V_178_load"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8">
<![CDATA[
:126  %tmp_V_179_load = load i8* %tmp_V_179

]]></Node>
<StgValue><ssdm name="tmp_V_179_load"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8">
<![CDATA[
:127  %tmp_V_180_load = load i8* %tmp_V_180

]]></Node>
<StgValue><ssdm name="tmp_V_180_load"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="7">
<![CDATA[
:129  %inElem_V_2 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %tmp_V_load, i8 %tmp_V_54_load, i8 %tmp_V_55_load, i8 %tmp_V_56_load, i8 %tmp_V_57_load, i8 %tmp_V_58_load, i8 %tmp_V_59_load, i8 %tmp_V_60_load, i8 %tmp_V_61_load, i8 %tmp_V_62_load, i8 %tmp_V_63_load, i8 %tmp_V_64_load, i8 %tmp_V_65_load, i8 %tmp_V_66_load, i8 %tmp_V_67_load, i8 %tmp_V_68_load, i8 %tmp_V_69_load, i8 %tmp_V_70_load, i8 %tmp_V_71_load, i8 %tmp_V_72_load, i8 %tmp_V_73_load, i8 %tmp_V_74_load, i8 %tmp_V_75_load, i8 %tmp_V_76_load, i8 %tmp_V_77_load, i8 %tmp_V_78_load, i8 %tmp_V_79_load, i8 %tmp_V_80_load, i8 %tmp_V_81_load, i8 %tmp_V_82_load, i8 %tmp_V_83_load, i8 %tmp_V_84_load, i8 %tmp_V_85_load, i8 %tmp_V_86_load, i8 %tmp_V_87_load, i8 %tmp_V_88_load, i8 %tmp_V_89_load, i8 %tmp_V_90_load, i8 %tmp_V_91_load, i8 %tmp_V_92_load, i8 %tmp_V_93_load, i8 %tmp_V_94_load, i8 %tmp_V_95_load, i8 %tmp_V_96_load, i8 %tmp_V_97_load, i8 %tmp_V_98_load, i8 %tmp_V_99_load, i8 %tmp_V_100_load, i8 %tmp_V_101_load, i8 %tmp_V_102_load, i8 %tmp_V_103_load, i8 %tmp_V_104_load, i8 %tmp_V_105_load, i8 %tmp_V_106_load, i8 %tmp_V_107_load, i8 %tmp_V_108_load, i8 %tmp_V_109_load, i8 %tmp_V_110_load, i8 %tmp_V_111_load, i8 %tmp_V_112_load, i8 %tmp_V_113_load, i8 %tmp_V_114_load, i8 %tmp_V_115_load, i8 %tmp_V_116_load, i8 %tmp_V_117_load, i8 %tmp_V_118_load, i8 %tmp_V_119_load, i8 %tmp_V_120_load, i8 %tmp_V_121_load, i8 %tmp_V_122_load, i8 %tmp_V_123_load, i8 %tmp_V_124_load, i8 %tmp_V_125_load, i8 %tmp_V_126_load, i8 %tmp_V_127_load, i8 %tmp_V_128_load, i8 %tmp_V_129_load, i8 %tmp_V_130_load, i8 %tmp_V_131_load, i8 %tmp_V_132_load, i8 %tmp_V_133_load, i8 %tmp_V_134_load, i8 %tmp_V_135_load, i8 %tmp_V_136_load, i8 %tmp_V_137_load, i8 %tmp_V_138_load, i8 %tmp_V_139_load, i8 %tmp_V_140_load, i8 %tmp_V_141_load, i8 %tmp_V_142_load, i8 %tmp_V_143_load, i8 %tmp_V_144_load, i8 %tmp_V_145_load, i8 %tmp_V_146_load, i8 %tmp_V_147_load, i8 %tmp_V_148_load, i8 %tmp_V_149_load, i8 %tmp_V_150_load, i8 %tmp_V_151_load, i8 %tmp_V_152_load, i8 %tmp_V_153_load, i8 %tmp_V_154_load, i8 %tmp_V_155_load, i8 %tmp_V_156_load, i8 %tmp_V_157_load, i8 %tmp_V_158_load, i8 %tmp_V_159_load, i8 %tmp_V_160_load, i8 %tmp_V_161_load, i8 %tmp_V_162_load, i8 %tmp_V_163_load, i8 %tmp_V_164_load, i8 %tmp_V_165_load, i8 %tmp_V_166_load, i8 %tmp_V_167_load, i8 %tmp_V_168_load, i8 %tmp_V_169_load, i8 %tmp_V_170_load, i8 %tmp_V_171_load, i8 %tmp_V_172_load, i8 %tmp_V_173_load, i8 %tmp_V_174_load, i8 %tmp_V_175_load, i8 %tmp_V_176_load, i8 %tmp_V_177_load, i8 %tmp_V_178_load, i8 %tmp_V_179_load, i8 %tmp_V_180_load, i7 %tmp_6151)

]]></Node>
<StgValue><ssdm name="inElem_V_2"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_V_183 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_183"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="126"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch126.i:0  store i8 %tmp_V_183, i8* %tmp_V_179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="126"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch126.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="125"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch125.i:0  store i8 %tmp_V_183, i8* %tmp_V_178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="125"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch125.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="124"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch124.i:0  store i8 %tmp_V_183, i8* %tmp_V_177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="124"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch124.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="123"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch123.i:0  store i8 %tmp_V_183, i8* %tmp_V_176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="123"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch123.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="122"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch122.i:0  store i8 %tmp_V_183, i8* %tmp_V_175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="122"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch122.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="121"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch121.i:0  store i8 %tmp_V_183, i8* %tmp_V_174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="121"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch121.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="120"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch120.i:0  store i8 %tmp_V_183, i8* %tmp_V_173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="120"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch120.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="119"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch119.i:0  store i8 %tmp_V_183, i8* %tmp_V_172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="119"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch119.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="118"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch118.i:0  store i8 %tmp_V_183, i8* %tmp_V_171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="118"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch118.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="117"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch117.i:0  store i8 %tmp_V_183, i8* %tmp_V_170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="117"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch117.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch116.i:0  store i8 %tmp_V_183, i8* %tmp_V_169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch116.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch115.i:0  store i8 %tmp_V_183, i8* %tmp_V_168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch115.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="114"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch114.i:0  store i8 %tmp_V_183, i8* %tmp_V_167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="114"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch114.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="113"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch113.i:0  store i8 %tmp_V_183, i8* %tmp_V_166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="113"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch113.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="112"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch112.i:0  store i8 %tmp_V_183, i8* %tmp_V_165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="112"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch112.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="111"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch111.i:0  store i8 %tmp_V_183, i8* %tmp_V_164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="111"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch111.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="110"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch110.i:0  store i8 %tmp_V_183, i8* %tmp_V_163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="110"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch110.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch109.i:0  store i8 %tmp_V_183, i8* %tmp_V_162

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch109.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="108"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch108.i:0  store i8 %tmp_V_183, i8* %tmp_V_161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="108"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch108.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="107"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch107.i:0  store i8 %tmp_V_183, i8* %tmp_V_160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="107"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch107.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="106"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch106.i:0  store i8 %tmp_V_183, i8* %tmp_V_159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="106"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch106.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="105"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch105.i:0  store i8 %tmp_V_183, i8* %tmp_V_158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="105"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch105.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch104.i:0  store i8 %tmp_V_183, i8* %tmp_V_157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch104.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="103"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch103.i:0  store i8 %tmp_V_183, i8* %tmp_V_156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="103"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch103.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="102"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch102.i:0  store i8 %tmp_V_183, i8* %tmp_V_155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="102"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch102.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="101"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch101.i:0  store i8 %tmp_V_183, i8* %tmp_V_154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="101"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch101.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch100.i:0  store i8 %tmp_V_183, i8* %tmp_V_153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch100.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="99"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch99.i:0  store i8 %tmp_V_183, i8* %tmp_V_152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="99"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch99.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="98"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch98.i:0  store i8 %tmp_V_183, i8* %tmp_V_151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="98"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch98.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="97"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch97.i:0  store i8 %tmp_V_183, i8* %tmp_V_150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="97"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch97.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch96.i:0  store i8 %tmp_V_183, i8* %tmp_V_149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch96.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="95"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch95.i:0  store i8 %tmp_V_183, i8* %tmp_V_148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="95"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch95.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch94.i:0  store i8 %tmp_V_183, i8* %tmp_V_147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch94.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch93.i:0  store i8 %tmp_V_183, i8* %tmp_V_146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch93.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch92.i:0  store i8 %tmp_V_183, i8* %tmp_V_145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch92.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch91.i:0  store i8 %tmp_V_183, i8* %tmp_V_144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch91.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch90.i:0  store i8 %tmp_V_183, i8* %tmp_V_143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch90.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch89.i:0  store i8 %tmp_V_183, i8* %tmp_V_142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch89.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch88.i:0  store i8 %tmp_V_183, i8* %tmp_V_141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch88.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch87.i:0  store i8 %tmp_V_183, i8* %tmp_V_140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch87.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch86.i:0  store i8 %tmp_V_183, i8* %tmp_V_139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch86.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch85.i:0  store i8 %tmp_V_183, i8* %tmp_V_138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch85.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch84.i:0  store i8 %tmp_V_183, i8* %tmp_V_137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch84.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch83.i:0  store i8 %tmp_V_183, i8* %tmp_V_136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch83.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch82.i:0  store i8 %tmp_V_183, i8* %tmp_V_135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch82.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch81.i:0  store i8 %tmp_V_183, i8* %tmp_V_134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch81.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch80.i:0  store i8 %tmp_V_183, i8* %tmp_V_133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch80.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch79.i:0  store i8 %tmp_V_183, i8* %tmp_V_132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch79.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch78.i:0  store i8 %tmp_V_183, i8* %tmp_V_131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch78.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch77.i:0  store i8 %tmp_V_183, i8* %tmp_V_130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch77.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch76.i:0  store i8 %tmp_V_183, i8* %tmp_V_129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch76.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch75.i:0  store i8 %tmp_V_183, i8* %tmp_V_128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch75.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch74.i:0  store i8 %tmp_V_183, i8* %tmp_V_127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch74.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch73.i:0  store i8 %tmp_V_183, i8* %tmp_V_126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch73.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch72.i:0  store i8 %tmp_V_183, i8* %tmp_V_125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch72.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71.i:0  store i8 %tmp_V_183, i8* %tmp_V_124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
branch71.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch70.i:0  store i8 %tmp_V_183, i8* %tmp_V_123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch70.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch69.i:0  store i8 %tmp_V_183, i8* %tmp_V_122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch69.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch68.i:0  store i8 %tmp_V_183, i8* %tmp_V_121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch68.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch67.i:0  store i8 %tmp_V_183, i8* %tmp_V_120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch67.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch66.i:0  store i8 %tmp_V_183, i8* %tmp_V_119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch66.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65.i:0  store i8 %tmp_V_183, i8* %tmp_V_118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch65.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64.i:0  store i8 %tmp_V_183, i8* %tmp_V_117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch64.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63.i:0  store i8 %tmp_V_183, i8* %tmp_V_116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch63.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch62.i:0  store i8 %tmp_V_183, i8* %tmp_V_115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch62.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch61.i:0  store i8 %tmp_V_183, i8* %tmp_V_114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch61.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch60.i:0  store i8 %tmp_V_183, i8* %tmp_V_113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch60.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch59.i:0  store i8 %tmp_V_183, i8* %tmp_V_112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch59.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch58.i:0  store i8 %tmp_V_183, i8* %tmp_V_111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch58.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch57.i:0  store i8 %tmp_V_183, i8* %tmp_V_110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch57.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56.i:0  store i8 %tmp_V_183, i8* %tmp_V_109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch56.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55.i:0  store i8 %tmp_V_183, i8* %tmp_V_108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch55.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54.i:0  store i8 %tmp_V_183, i8* %tmp_V_107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch54.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53.i:0  store i8 %tmp_V_183, i8* %tmp_V_106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch53.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52.i:0  store i8 %tmp_V_183, i8* %tmp_V_105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch52.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51.i:0  store i8 %tmp_V_183, i8* %tmp_V_104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch51.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50.i:0  store i8 %tmp_V_183, i8* %tmp_V_103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch50.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49.i:0  store i8 %tmp_V_183, i8* %tmp_V_102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch49.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48.i:0  store i8 %tmp_V_183, i8* %tmp_V_101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch48.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47.i:0  store i8 %tmp_V_183, i8* %tmp_V_100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch47.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46.i:0  store i8 %tmp_V_183, i8* %tmp_V_99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch46.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45.i:0  store i8 %tmp_V_183, i8* %tmp_V_98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch45.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44.i:0  store i8 %tmp_V_183, i8* %tmp_V_97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch44.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch43.i:0  store i8 %tmp_V_183, i8* %tmp_V_96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch43.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42.i:0  store i8 %tmp_V_183, i8* %tmp_V_95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch42.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch41.i:0  store i8 %tmp_V_183, i8* %tmp_V_94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch41.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch40.i:0  store i8 %tmp_V_183, i8* %tmp_V_93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch40.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch39.i:0  store i8 %tmp_V_183, i8* %tmp_V_92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch39.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch38.i:0  store i8 %tmp_V_183, i8* %tmp_V_91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch38.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch37.i:0  store i8 %tmp_V_183, i8* %tmp_V_90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch37.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch36.i:0  store i8 %tmp_V_183, i8* %tmp_V_89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch36.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35.i:0  store i8 %tmp_V_183, i8* %tmp_V_88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch35.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch34.i:0  store i8 %tmp_V_183, i8* %tmp_V_87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
branch34.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33.i:0  store i8 %tmp_V_183, i8* %tmp_V_86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch33.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch32.i:0  store i8 %tmp_V_183, i8* %tmp_V_85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
branch32.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch31.i:0  store i8 %tmp_V_183, i8* %tmp_V_84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch31.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch30.i:0  store i8 %tmp_V_183, i8* %tmp_V_83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
branch30.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29.i:0  store i8 %tmp_V_183, i8* %tmp_V_82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch29.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28.i:0  store i8 %tmp_V_183, i8* %tmp_V_81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch28.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27.i:0  store i8 %tmp_V_183, i8* %tmp_V_80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch27.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26.i:0  store i8 %tmp_V_183, i8* %tmp_V_79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch26.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25.i:0  store i8 %tmp_V_183, i8* %tmp_V_78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch25.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24.i:0  store i8 %tmp_V_183, i8* %tmp_V_77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch24.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23.i:0  store i8 %tmp_V_183, i8* %tmp_V_76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch23.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22.i:0  store i8 %tmp_V_183, i8* %tmp_V_75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch22.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch21.i:0  store i8 %tmp_V_183, i8* %tmp_V_74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch21.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20.i:0  store i8 %tmp_V_183, i8* %tmp_V_73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch20.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch19.i:0  store i8 %tmp_V_183, i8* %tmp_V_72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
branch19.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch18.i:0  store i8 %tmp_V_183, i8* %tmp_V_71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
branch18.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17.i:0  store i8 %tmp_V_183, i8* %tmp_V_70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch17.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch16.i:0  store i8 %tmp_V_183, i8* %tmp_V_69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch16.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15.i:0  store i8 %tmp_V_183, i8* %tmp_V_68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch15.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch14.i:0  store i8 %tmp_V_183, i8* %tmp_V_67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch14.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13.i:0  store i8 %tmp_V_183, i8* %tmp_V_66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch13.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12.i:0  store i8 %tmp_V_183, i8* %tmp_V_65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch12.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11.i:0  store i8 %tmp_V_183, i8* %tmp_V_64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch11.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10.i:0  store i8 %tmp_V_183, i8* %tmp_V_63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch10.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9.i:0  store i8 %tmp_V_183, i8* %tmp_V_62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch9.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8.i:0  store i8 %tmp_V_183, i8* %tmp_V_61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch8.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7.i:0  store i8 %tmp_V_183, i8* %tmp_V_60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
branch7.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6.i:0  store i8 %tmp_V_183, i8* %tmp_V_59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
branch6.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch5.i:0  store i8 %tmp_V_183, i8* %tmp_V_58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
branch5.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4.i:0  store i8 %tmp_V_183, i8* %tmp_V_57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
branch4.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch3.i:0  store i8 %tmp_V_183, i8* %tmp_V_56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2.i:0  store i8 %tmp_V_183, i8* %tmp_V_55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1.i:0  store i8 %tmp_V_183, i8* %tmp_V_54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.0.i.pre:0  store i8 %tmp_V_183, i8* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
.critedge.0.i.pre:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="127"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch127.i:0  store i8 %tmp_V_183, i8* %tmp_V_180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_6150" val="127"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
branch127.i:1  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i:17  %tile_assign_load = load i32* %tile_assign

]]></Node>
<StgValue><ssdm name="tile_assign_load"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="32">
<![CDATA[
.critedge.0.i:36  %tmp_35_i = zext i32 %tile_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:37  %weights3_m_weights_V = getelementptr [512 x i8]* @weights3_m_weights_V, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:38  %weights3_m_weights_V_1 = load i8* %weights3_m_weights_V, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_1"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:115  %weights3_m_weights_V_2 = getelementptr [512 x i8]* @weights3_m_weights_V_1, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_2"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:116  %weights3_m_weights_V_3 = load i8* %weights3_m_weights_V_2, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_3"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:185  %weights3_m_weights_V_4 = getelementptr [512 x i8]* @weights3_m_weights_V_2, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_4"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:186  %weights3_m_weights_V_5 = load i8* %weights3_m_weights_V_4, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_5"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:255  %weights3_m_weights_V_6 = getelementptr [512 x i8]* @weights3_m_weights_V_3, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_6"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:256  %weights3_m_weights_V_7 = load i8* %weights3_m_weights_V_6, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_7"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:325  %weights3_m_weights_V_8 = getelementptr [512 x i8]* @weights3_m_weights_V_4, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_8"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:326  %weights3_m_weights_V_9 = load i8* %weights3_m_weights_V_8, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_9"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:395  %weights3_m_weights_V_10 = getelementptr [512 x i8]* @weights3_m_weights_V_5, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_10"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:396  %weights3_m_weights_V_11 = load i8* %weights3_m_weights_V_10, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_11"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:465  %weights3_m_weights_V_12 = getelementptr [512 x i8]* @weights3_m_weights_V_6, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_12"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:466  %weights3_m_weights_V_13 = load i8* %weights3_m_weights_V_12, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_13"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:535  %weights3_m_weights_V_14 = getelementptr [512 x i8]* @weights3_m_weights_V_7, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_14"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:536  %weights3_m_weights_V_15 = load i8* %weights3_m_weights_V_14, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_15"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:605  %weights3_m_weights_V_16 = getelementptr [512 x i8]* @weights3_m_weights_V_8, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_16"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:606  %weights3_m_weights_V_17 = load i8* %weights3_m_weights_V_16, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_17"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:675  %weights3_m_weights_V_18 = getelementptr [512 x i8]* @weights3_m_weights_V_9, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_18"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:676  %weights3_m_weights_V_19 = load i8* %weights3_m_weights_V_18, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_19"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:745  %weights3_m_weights_V_20 = getelementptr [512 x i8]* @weights3_m_weights_V_10, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_20"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:746  %weights3_m_weights_V_21 = load i8* %weights3_m_weights_V_20, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_21"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:815  %weights3_m_weights_V_22 = getelementptr [512 x i8]* @weights3_m_weights_V_11, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_22"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:816  %weights3_m_weights_V_23 = load i8* %weights3_m_weights_V_22, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_23"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:885  %weights3_m_weights_V_24 = getelementptr [512 x i8]* @weights3_m_weights_V_12, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_24"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:886  %weights3_m_weights_V_25 = load i8* %weights3_m_weights_V_24, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_25"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:955  %weights3_m_weights_V_26 = getelementptr [512 x i8]* @weights3_m_weights_V_13, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_26"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:956  %weights3_m_weights_V_27 = load i8* %weights3_m_weights_V_26, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_27"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:1025  %weights3_m_weights_V_28 = getelementptr [512 x i8]* @weights3_m_weights_V_14, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_28"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:1026  %weights3_m_weights_V_29 = load i8* %weights3_m_weights_V_28, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_29"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i:1095  %weights3_m_weights_V_30 = getelementptr [512 x i8]* @weights3_m_weights_V_15, i64 0, i64 %tmp_35_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_30"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:1096  %weights3_m_weights_V_31 = load i8* %weights3_m_weights_V_30, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_31"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i:1165  %tile = add i32 1, %tile_assign_load

]]></Node>
<StgValue><ssdm name="tile"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.pre:1  store i32 %tile, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.pre:2  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader50.0.i:55  %p_2_i = select i1 %tmp_6_i, i32 0, i32 %tile

]]></Node>
<StgValue><ssdm name="p_2_i"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader50.0.i:58  store i32 %p_2_i, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:130  br label %.critedge.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0" op_32_bw="8" op_33_bw="0" op_34_bw="8" op_35_bw="0" op_36_bw="8" op_37_bw="0" op_38_bw="8" op_39_bw="0" op_40_bw="8" op_41_bw="0" op_42_bw="8" op_43_bw="0" op_44_bw="8" op_45_bw="0" op_46_bw="8" op_47_bw="0" op_48_bw="8" op_49_bw="0" op_50_bw="8" op_51_bw="0" op_52_bw="8" op_53_bw="0" op_54_bw="8" op_55_bw="0" op_56_bw="8" op_57_bw="0" op_58_bw="8" op_59_bw="0" op_60_bw="8" op_61_bw="0" op_62_bw="8" op_63_bw="0" op_64_bw="8" op_65_bw="0" op_66_bw="8" op_67_bw="0" op_68_bw="8" op_69_bw="0" op_70_bw="8" op_71_bw="0" op_72_bw="8" op_73_bw="0" op_74_bw="8" op_75_bw="0" op_76_bw="8" op_77_bw="0" op_78_bw="8" op_79_bw="0" op_80_bw="8" op_81_bw="0" op_82_bw="8" op_83_bw="0" op_84_bw="8" op_85_bw="0" op_86_bw="8" op_87_bw="0" op_88_bw="8" op_89_bw="0" op_90_bw="8" op_91_bw="0" op_92_bw="8" op_93_bw="0" op_94_bw="8" op_95_bw="0" op_96_bw="8" op_97_bw="0" op_98_bw="8" op_99_bw="0" op_100_bw="8" op_101_bw="0" op_102_bw="8" op_103_bw="0" op_104_bw="8" op_105_bw="0" op_106_bw="8" op_107_bw="0" op_108_bw="8" op_109_bw="0" op_110_bw="8" op_111_bw="0" op_112_bw="8" op_113_bw="0" op_114_bw="8" op_115_bw="0" op_116_bw="8" op_117_bw="0" op_118_bw="8" op_119_bw="0" op_120_bw="8" op_121_bw="0" op_122_bw="8" op_123_bw="0" op_124_bw="8" op_125_bw="0" op_126_bw="8" op_127_bw="0" op_128_bw="8">
<![CDATA[
.critedge.0.i:0  %act_m_val_V = phi i8 [ %inElem_V_2, %3 ], [ %tmp_V_183, %branch127.i ], [ %tmp_V_183, %branch126.i ], [ %tmp_V_183, %branch125.i ], [ %tmp_V_183, %branch124.i ], [ %tmp_V_183, %branch123.i ], [ %tmp_V_183, %branch122.i ], [ %tmp_V_183, %branch121.i ], [ %tmp_V_183, %branch120.i ], [ %tmp_V_183, %branch119.i ], [ %tmp_V_183, %branch118.i ], [ %tmp_V_183, %branch117.i ], [ %tmp_V_183, %branch116.i ], [ %tmp_V_183, %branch115.i ], [ %tmp_V_183, %branch114.i ], [ %tmp_V_183, %branch113.i ], [ %tmp_V_183, %branch112.i ], [ %tmp_V_183, %branch111.i ], [ %tmp_V_183, %branch110.i ], [ %tmp_V_183, %branch109.i ], [ %tmp_V_183, %branch108.i ], [ %tmp_V_183, %branch107.i ], [ %tmp_V_183, %branch106.i ], [ %tmp_V_183, %branch105.i ], [ %tmp_V_183, %branch104.i ], [ %tmp_V_183, %branch103.i ], [ %tmp_V_183, %branch102.i ], [ %tmp_V_183, %branch101.i ], [ %tmp_V_183, %branch100.i ], [ %tmp_V_183, %branch99.i ], [ %tmp_V_183, %branch98.i ], [ %tmp_V_183, %branch97.i ], [ %tmp_V_183, %branch96.i ], [ %tmp_V_183, %branch95.i ], [ %tmp_V_183, %branch94.i ], [ %tmp_V_183, %branch93.i ], [ %tmp_V_183, %branch92.i ], [ %tmp_V_183, %branch91.i ], [ %tmp_V_183, %branch90.i ], [ %tmp_V_183, %branch89.i ], [ %tmp_V_183, %branch88.i ], [ %tmp_V_183, %branch87.i ], [ %tmp_V_183, %branch86.i ], [ %tmp_V_183, %branch85.i ], [ %tmp_V_183, %branch84.i ], [ %tmp_V_183, %branch83.i ], [ %tmp_V_183, %branch82.i ], [ %tmp_V_183, %branch81.i ], [ %tmp_V_183, %branch80.i ], [ %tmp_V_183, %branch79.i ], [ %tmp_V_183, %branch78.i ], [ %tmp_V_183, %branch77.i ], [ %tmp_V_183, %branch76.i ], [ %tmp_V_183, %branch75.i ], [ %tmp_V_183, %branch74.i ], [ %tmp_V_183, %branch73.i ], [ %tmp_V_183, %branch72.i ], [ %tmp_V_183, %branch71.i ], [ %tmp_V_183, %branch70.i ], [ %tmp_V_183, %branch69.i ], [ %tmp_V_183, %branch68.i ], [ %tmp_V_183, %branch67.i ], [ %tmp_V_183, %branch66.i ], [ %tmp_V_183, %branch65.i ], [ %tmp_V_183, %branch64.i ], [ %tmp_V_183, %branch63.i ], [ %tmp_V_183, %branch62.i ], [ %tmp_V_183, %branch61.i ], [ %tmp_V_183, %branch60.i ], [ %tmp_V_183, %branch59.i ], [ %tmp_V_183, %branch58.i ], [ %tmp_V_183, %branch57.i ], [ %tmp_V_183, %branch56.i ], [ %tmp_V_183, %branch55.i ], [ %tmp_V_183, %branch54.i ], [ %tmp_V_183, %branch53.i ], [ %tmp_V_183, %branch52.i ], [ %tmp_V_183, %branch51.i ], [ %tmp_V_183, %branch50.i ], [ %tmp_V_183, %branch49.i ], [ %tmp_V_183, %branch48.i ], [ %tmp_V_183, %branch47.i ], [ %tmp_V_183, %branch46.i ], [ %tmp_V_183, %branch45.i ], [ %tmp_V_183, %branch44.i ], [ %tmp_V_183, %branch43.i ], [ %tmp_V_183, %branch42.i ], [ %tmp_V_183, %branch41.i ], [ %tmp_V_183, %branch40.i ], [ %tmp_V_183, %branch39.i ], [ %tmp_V_183, %branch38.i ], [ %tmp_V_183, %branch37.i ], [ %tmp_V_183, %branch36.i ], [ %tmp_V_183, %branch35.i ], [ %tmp_V_183, %branch34.i ], [ %tmp_V_183, %branch33.i ], [ %tmp_V_183, %branch32.i ], [ %tmp_V_183, %branch31.i ], [ %tmp_V_183, %branch30.i ], [ %tmp_V_183, %branch29.i ], [ %tmp_V_183, %branch28.i ], [ %tmp_V_183, %branch27.i ], [ %tmp_V_183, %branch26.i ], [ %tmp_V_183, %branch25.i ], [ %tmp_V_183, %branch24.i ], [ %tmp_V_183, %branch23.i ], [ %tmp_V_183, %branch22.i ], [ %tmp_V_183, %branch21.i ], [ %tmp_V_183, %branch20.i ], [ %tmp_V_183, %branch19.i ], [ %tmp_V_183, %branch18.i ], [ %tmp_V_183, %branch17.i ], [ %tmp_V_183, %branch16.i ], [ %tmp_V_183, %branch15.i ], [ %tmp_V_183, %branch14.i ], [ %tmp_V_183, %branch13.i ], [ %tmp_V_183, %branch12.i ], [ %tmp_V_183, %branch11.i ], [ %tmp_V_183, %branch10.i ], [ %tmp_V_183, %branch9.i ], [ %tmp_V_183, %branch8.i ], [ %tmp_V_183, %branch7.i ], [ %tmp_V_183, %branch6.i ], [ %tmp_V_183, %branch5.i ], [ %tmp_V_183, %branch4.i ], [ %tmp_V_183, %branch3.i ], [ %tmp_V_183, %branch2.i ], [ %tmp_V_183, %branch1.i ], [ %tmp_V_183, %.critedge.0.i.pre ]

]]></Node>
<StgValue><ssdm name="act_m_val_V"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:38  %weights3_m_weights_V_1 = load i8* %weights3_m_weights_V, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_1"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:40  %tmp_6152 = trunc i8 %weights3_m_weights_V_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_6152"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:41  %tmp_6153 = trunc i8 %act_m_val_V to i1

]]></Node>
<StgValue><ssdm name="tmp_6153"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:42  %tmp = xor i1 %tmp_6153, %tmp_6152

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:43  %tmp_41_0_i = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="tmp_41_0_i"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:44  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_0_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:48  %tmp_6154 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6154"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:49  %tmp_6155 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %act_m_val_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6155"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:50  %tmp129 = xor i1 %tmp_6155, %tmp_6154

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:51  %tmp_41_0_1_i = xor i1 %tmp129, true

]]></Node>
<StgValue><ssdm name="tmp_41_0_1_i"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:52  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_0_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:56  %tmp_6156 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6156"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:57  %tmp_6157 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %act_m_val_V, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6157"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:58  %tmp130 = xor i1 %tmp_6157, %tmp_6156

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:59  %tmp_41_0_2_i = xor i1 %tmp130, true

]]></Node>
<StgValue><ssdm name="tmp_41_0_2_i"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:60  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_0_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:64  %tmp_6158 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6158"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:65  %tmp_6159 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %act_m_val_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6159"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:66  %tmp131 = xor i1 %tmp_6159, %tmp_6158

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:67  %tmp_41_0_3_i = xor i1 %tmp131, true

]]></Node>
<StgValue><ssdm name="tmp_41_0_3_i"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:68  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_0_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:72  %tmp_6160 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6160"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:73  %tmp_6161 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %act_m_val_V, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6161"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:74  %tmp132 = xor i1 %tmp_6161, %tmp_6160

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:75  %tmp_41_0_4_i = xor i1 %tmp132, true

]]></Node>
<StgValue><ssdm name="tmp_41_0_4_i"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:76  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_0_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:80  %tmp_6162 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6162"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:81  %tmp_6163 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %act_m_val_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6163"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:82  %tmp133 = xor i1 %tmp_6163, %tmp_6162

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:83  %tmp_41_0_5_i = xor i1 %tmp133, true

]]></Node>
<StgValue><ssdm name="tmp_41_0_5_i"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:84  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_0_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:88  %tmp_6164 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6164"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:89  %tmp_6165 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %act_m_val_V, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6165"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:90  %tmp134 = xor i1 %tmp_6165, %tmp_6164

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:91  %tmp_41_0_6_i = xor i1 %tmp134, true

]]></Node>
<StgValue><ssdm name="tmp_41_0_6_i"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:92  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_0_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:96  %tmp_6166 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6166"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:97  %tmp_6167 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %act_m_val_V, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6167"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:98  %tmp141 = xor i1 %tmp_6167, %tmp_6166

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:99  %tmp_41_0_7_i = xor i1 %tmp141, true

]]></Node>
<StgValue><ssdm name="tmp_41_0_7_i"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:100  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_0_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:116  %weights3_m_weights_V_3 = load i8* %weights3_m_weights_V_2, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_3"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:118  %tmp_6168 = trunc i8 %weights3_m_weights_V_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_6168"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:119  %tmp149 = xor i1 %tmp_6153, %tmp_6168

]]></Node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:120  %tmp_41_1_i = xor i1 %tmp149, true

]]></Node>
<StgValue><ssdm name="tmp_41_1_i"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:121  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:125  %tmp_6169 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_3, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6169"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:126  %tmp150 = xor i1 %tmp_6155, %tmp_6169

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:127  %tmp_41_1_1_i = xor i1 %tmp150, true

]]></Node>
<StgValue><ssdm name="tmp_41_1_1_i"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:128  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_1_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:132  %tmp_6170 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6170"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:133  %tmp151 = xor i1 %tmp_6157, %tmp_6170

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:134  %tmp_41_1_2_i = xor i1 %tmp151, true

]]></Node>
<StgValue><ssdm name="tmp_41_1_2_i"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:135  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_1_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:139  %tmp_6171 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6171"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:140  %tmp152 = xor i1 %tmp_6159, %tmp_6171

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:141  %tmp_41_1_3_i = xor i1 %tmp152, true

]]></Node>
<StgValue><ssdm name="tmp_41_1_3_i"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:142  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_1_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:146  %tmp_6172 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6172"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:147  %tmp153 = xor i1 %tmp_6161, %tmp_6172

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:148  %tmp_41_1_4_i = xor i1 %tmp153, true

]]></Node>
<StgValue><ssdm name="tmp_41_1_4_i"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:149  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_1_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:153  %tmp_6173 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6173"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:154  %tmp154 = xor i1 %tmp_6163, %tmp_6173

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:155  %tmp_41_1_5_i = xor i1 %tmp154, true

]]></Node>
<StgValue><ssdm name="tmp_41_1_5_i"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:156  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_1_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:160  %tmp_6174 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6174"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:161  %tmp155 = xor i1 %tmp_6165, %tmp_6174

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:162  %tmp_41_1_6_i = xor i1 %tmp155, true

]]></Node>
<StgValue><ssdm name="tmp_41_1_6_i"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:163  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_1_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:167  %tmp_6175 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6175"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:168  %tmp162 = xor i1 %tmp_6167, %tmp_6175

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:169  %tmp_41_1_7_i = xor i1 %tmp162, true

]]></Node>
<StgValue><ssdm name="tmp_41_1_7_i"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:170  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_1_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:186  %weights3_m_weights_V_5 = load i8* %weights3_m_weights_V_4, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_5"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:188  %tmp_6176 = trunc i8 %weights3_m_weights_V_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_6176"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:189  %tmp170 = xor i1 %tmp_6153, %tmp_6176

]]></Node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:190  %tmp_41_2_i = xor i1 %tmp170, true

]]></Node>
<StgValue><ssdm name="tmp_41_2_i"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:191  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:195  %tmp_6177 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_5, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6177"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:196  %tmp171 = xor i1 %tmp_6155, %tmp_6177

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:197  %tmp_41_2_1_i = xor i1 %tmp171, true

]]></Node>
<StgValue><ssdm name="tmp_41_2_1_i"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:198  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_2_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:202  %tmp_6178 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_5, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6178"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:203  %tmp172 = xor i1 %tmp_6157, %tmp_6178

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:204  %tmp_41_2_2_i = xor i1 %tmp172, true

]]></Node>
<StgValue><ssdm name="tmp_41_2_2_i"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:205  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_2_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:209  %tmp_6179 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_5, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6179"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:210  %tmp173 = xor i1 %tmp_6159, %tmp_6179

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:211  %tmp_41_2_3_i = xor i1 %tmp173, true

]]></Node>
<StgValue><ssdm name="tmp_41_2_3_i"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:212  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_2_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:216  %tmp_6180 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_5, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6180"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:217  %tmp174 = xor i1 %tmp_6161, %tmp_6180

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:218  %tmp_41_2_4_i = xor i1 %tmp174, true

]]></Node>
<StgValue><ssdm name="tmp_41_2_4_i"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:219  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_2_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:223  %tmp_6181 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6181"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:224  %tmp175 = xor i1 %tmp_6163, %tmp_6181

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:225  %tmp_41_2_5_i = xor i1 %tmp175, true

]]></Node>
<StgValue><ssdm name="tmp_41_2_5_i"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:226  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_2_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:230  %tmp_6182 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6182"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:231  %tmp176 = xor i1 %tmp_6165, %tmp_6182

]]></Node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:232  %tmp_41_2_6_i = xor i1 %tmp176, true

]]></Node>
<StgValue><ssdm name="tmp_41_2_6_i"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:233  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_2_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:237  %tmp_6183 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6183"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:238  %tmp183 = xor i1 %tmp_6167, %tmp_6183

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:239  %tmp_41_2_7_i = xor i1 %tmp183, true

]]></Node>
<StgValue><ssdm name="tmp_41_2_7_i"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:240  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_2_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:256  %weights3_m_weights_V_7 = load i8* %weights3_m_weights_V_6, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_7"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:258  %tmp_6184 = trunc i8 %weights3_m_weights_V_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_6184"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:259  %tmp191 = xor i1 %tmp_6153, %tmp_6184

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:260  %tmp_41_3_i = xor i1 %tmp191, true

]]></Node>
<StgValue><ssdm name="tmp_41_3_i"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:261  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:265  %tmp_6185 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_7, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6185"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:266  %tmp192 = xor i1 %tmp_6155, %tmp_6185

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:267  %tmp_41_3_1_i = xor i1 %tmp192, true

]]></Node>
<StgValue><ssdm name="tmp_41_3_1_i"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:268  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_3_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:272  %tmp_6186 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_7, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6186"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:273  %tmp193 = xor i1 %tmp_6157, %tmp_6186

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:274  %tmp_41_3_2_i = xor i1 %tmp193, true

]]></Node>
<StgValue><ssdm name="tmp_41_3_2_i"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:275  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_3_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:279  %tmp_6187 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_7, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6187"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:280  %tmp194 = xor i1 %tmp_6159, %tmp_6187

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:281  %tmp_41_3_3_i = xor i1 %tmp194, true

]]></Node>
<StgValue><ssdm name="tmp_41_3_3_i"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:282  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_3_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:286  %tmp_6188 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_7, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6188"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:287  %tmp195 = xor i1 %tmp_6161, %tmp_6188

]]></Node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:288  %tmp_41_3_4_i = xor i1 %tmp195, true

]]></Node>
<StgValue><ssdm name="tmp_41_3_4_i"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:289  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_3_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:293  %tmp_6189 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6189"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:294  %tmp196 = xor i1 %tmp_6163, %tmp_6189

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:295  %tmp_41_3_5_i = xor i1 %tmp196, true

]]></Node>
<StgValue><ssdm name="tmp_41_3_5_i"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:296  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_3_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:300  %tmp_6190 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_7, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6190"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:301  %tmp197 = xor i1 %tmp_6165, %tmp_6190

]]></Node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:302  %tmp_41_3_6_i = xor i1 %tmp197, true

]]></Node>
<StgValue><ssdm name="tmp_41_3_6_i"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:303  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_3_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:307  %tmp_6191 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6191"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:308  %tmp204 = xor i1 %tmp_6167, %tmp_6191

]]></Node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:309  %tmp_41_3_7_i = xor i1 %tmp204, true

]]></Node>
<StgValue><ssdm name="tmp_41_3_7_i"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:310  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_3_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:326  %weights3_m_weights_V_9 = load i8* %weights3_m_weights_V_8, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_9"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:328  %tmp_6192 = trunc i8 %weights3_m_weights_V_9 to i1

]]></Node>
<StgValue><ssdm name="tmp_6192"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:329  %tmp212 = xor i1 %tmp_6153, %tmp_6192

]]></Node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:330  %tmp_41_4_i = xor i1 %tmp212, true

]]></Node>
<StgValue><ssdm name="tmp_41_4_i"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:331  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:335  %tmp_6193 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_9, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6193"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:336  %tmp213 = xor i1 %tmp_6155, %tmp_6193

]]></Node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:337  %tmp_41_4_1_i = xor i1 %tmp213, true

]]></Node>
<StgValue><ssdm name="tmp_41_4_1_i"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:338  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_4_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:342  %tmp_6194 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_9, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6194"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:343  %tmp214 = xor i1 %tmp_6157, %tmp_6194

]]></Node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:344  %tmp_41_4_2_i = xor i1 %tmp214, true

]]></Node>
<StgValue><ssdm name="tmp_41_4_2_i"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:345  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_4_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:349  %tmp_6195 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_9, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6195"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:350  %tmp215 = xor i1 %tmp_6159, %tmp_6195

]]></Node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:351  %tmp_41_4_3_i = xor i1 %tmp215, true

]]></Node>
<StgValue><ssdm name="tmp_41_4_3_i"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:352  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_4_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:356  %tmp_6196 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_9, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6196"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:357  %tmp216 = xor i1 %tmp_6161, %tmp_6196

]]></Node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:358  %tmp_41_4_4_i = xor i1 %tmp216, true

]]></Node>
<StgValue><ssdm name="tmp_41_4_4_i"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:359  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_4_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:363  %tmp_6197 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_9, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6197"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:364  %tmp217 = xor i1 %tmp_6163, %tmp_6197

]]></Node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:365  %tmp_41_4_5_i = xor i1 %tmp217, true

]]></Node>
<StgValue><ssdm name="tmp_41_4_5_i"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:366  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_4_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:370  %tmp_6198 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_9, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6198"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:371  %tmp218 = xor i1 %tmp_6165, %tmp_6198

]]></Node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:372  %tmp_41_4_6_i = xor i1 %tmp218, true

]]></Node>
<StgValue><ssdm name="tmp_41_4_6_i"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:373  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_4_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:377  %tmp_6199 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6199"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:378  %tmp225 = xor i1 %tmp_6167, %tmp_6199

]]></Node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:379  %tmp_41_4_7_i = xor i1 %tmp225, true

]]></Node>
<StgValue><ssdm name="tmp_41_4_7_i"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:380  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_4_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:396  %weights3_m_weights_V_11 = load i8* %weights3_m_weights_V_10, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_11"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:398  %tmp_6200 = trunc i8 %weights3_m_weights_V_11 to i1

]]></Node>
<StgValue><ssdm name="tmp_6200"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:399  %tmp233 = xor i1 %tmp_6153, %tmp_6200

]]></Node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:400  %tmp_41_5_i = xor i1 %tmp233, true

]]></Node>
<StgValue><ssdm name="tmp_41_5_i"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:401  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:405  %tmp_6201 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_11, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6201"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:406  %tmp234 = xor i1 %tmp_6155, %tmp_6201

]]></Node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:407  %tmp_41_5_1_i = xor i1 %tmp234, true

]]></Node>
<StgValue><ssdm name="tmp_41_5_1_i"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:408  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_5_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:412  %tmp_6202 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_11, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6202"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:413  %tmp235 = xor i1 %tmp_6157, %tmp_6202

]]></Node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:414  %tmp_41_5_2_i = xor i1 %tmp235, true

]]></Node>
<StgValue><ssdm name="tmp_41_5_2_i"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:415  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_5_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:419  %tmp_6203 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_11, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6203"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:420  %tmp236 = xor i1 %tmp_6159, %tmp_6203

]]></Node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:421  %tmp_41_5_3_i = xor i1 %tmp236, true

]]></Node>
<StgValue><ssdm name="tmp_41_5_3_i"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:422  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_5_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:426  %tmp_6204 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_11, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6204"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:427  %tmp237 = xor i1 %tmp_6161, %tmp_6204

]]></Node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:428  %tmp_41_5_4_i = xor i1 %tmp237, true

]]></Node>
<StgValue><ssdm name="tmp_41_5_4_i"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:429  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_5_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:433  %tmp_6205 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_11, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6205"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:434  %tmp238 = xor i1 %tmp_6163, %tmp_6205

]]></Node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:435  %tmp_41_5_5_i = xor i1 %tmp238, true

]]></Node>
<StgValue><ssdm name="tmp_41_5_5_i"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:436  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_5_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:440  %tmp_6206 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_11, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6206"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:441  %tmp239 = xor i1 %tmp_6165, %tmp_6206

]]></Node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:442  %tmp_41_5_6_i = xor i1 %tmp239, true

]]></Node>
<StgValue><ssdm name="tmp_41_5_6_i"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:443  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_5_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:447  %tmp_6207 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6207"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:448  %tmp246 = xor i1 %tmp_6167, %tmp_6207

]]></Node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:449  %tmp_41_5_7_i = xor i1 %tmp246, true

]]></Node>
<StgValue><ssdm name="tmp_41_5_7_i"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:450  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_5_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:466  %weights3_m_weights_V_13 = load i8* %weights3_m_weights_V_12, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_13"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:468  %tmp_6208 = trunc i8 %weights3_m_weights_V_13 to i1

]]></Node>
<StgValue><ssdm name="tmp_6208"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:469  %tmp254 = xor i1 %tmp_6153, %tmp_6208

]]></Node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:470  %tmp_41_6_i = xor i1 %tmp254, true

]]></Node>
<StgValue><ssdm name="tmp_41_6_i"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:471  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:475  %tmp_6209 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_13, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6209"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:476  %tmp255 = xor i1 %tmp_6155, %tmp_6209

]]></Node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:477  %tmp_41_6_1_i = xor i1 %tmp255, true

]]></Node>
<StgValue><ssdm name="tmp_41_6_1_i"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:478  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_6_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:482  %tmp_6210 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_13, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6210"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:483  %tmp256 = xor i1 %tmp_6157, %tmp_6210

]]></Node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:484  %tmp_41_6_2_i = xor i1 %tmp256, true

]]></Node>
<StgValue><ssdm name="tmp_41_6_2_i"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:485  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_6_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:489  %tmp_6211 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_13, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6211"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:490  %tmp257 = xor i1 %tmp_6159, %tmp_6211

]]></Node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:491  %tmp_41_6_3_i = xor i1 %tmp257, true

]]></Node>
<StgValue><ssdm name="tmp_41_6_3_i"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:492  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_6_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:496  %tmp_6212 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_13, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6212"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:497  %tmp258 = xor i1 %tmp_6161, %tmp_6212

]]></Node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:498  %tmp_41_6_4_i = xor i1 %tmp258, true

]]></Node>
<StgValue><ssdm name="tmp_41_6_4_i"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:499  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_6_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:503  %tmp_6213 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_13, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6213"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:504  %tmp259 = xor i1 %tmp_6163, %tmp_6213

]]></Node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:505  %tmp_41_6_5_i = xor i1 %tmp259, true

]]></Node>
<StgValue><ssdm name="tmp_41_6_5_i"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:506  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_6_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:510  %tmp_6214 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_13, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6214"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:511  %tmp260 = xor i1 %tmp_6165, %tmp_6214

]]></Node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:512  %tmp_41_6_6_i = xor i1 %tmp260, true

]]></Node>
<StgValue><ssdm name="tmp_41_6_6_i"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:513  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_6_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:517  %tmp_6215 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_13, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6215"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:518  %tmp267 = xor i1 %tmp_6167, %tmp_6215

]]></Node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:519  %tmp_41_6_7_i = xor i1 %tmp267, true

]]></Node>
<StgValue><ssdm name="tmp_41_6_7_i"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:520  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_6_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:536  %weights3_m_weights_V_15 = load i8* %weights3_m_weights_V_14, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_15"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:538  %tmp_6216 = trunc i8 %weights3_m_weights_V_15 to i1

]]></Node>
<StgValue><ssdm name="tmp_6216"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:539  %tmp275 = xor i1 %tmp_6153, %tmp_6216

]]></Node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:540  %tmp_41_7_i = xor i1 %tmp275, true

]]></Node>
<StgValue><ssdm name="tmp_41_7_i"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:541  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:545  %tmp_6217 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_15, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6217"/></StgValue>
</operation>

<operation id="865" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:546  %tmp276 = xor i1 %tmp_6155, %tmp_6217

]]></Node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="866" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:547  %tmp_41_7_1_i = xor i1 %tmp276, true

]]></Node>
<StgValue><ssdm name="tmp_41_7_1_i"/></StgValue>
</operation>

<operation id="867" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:548  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_7_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:552  %tmp_6218 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_15, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6218"/></StgValue>
</operation>

<operation id="869" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:553  %tmp277 = xor i1 %tmp_6157, %tmp_6218

]]></Node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="870" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:554  %tmp_41_7_2_i = xor i1 %tmp277, true

]]></Node>
<StgValue><ssdm name="tmp_41_7_2_i"/></StgValue>
</operation>

<operation id="871" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:555  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_7_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:559  %tmp_6219 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_15, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6219"/></StgValue>
</operation>

<operation id="873" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:560  %tmp278 = xor i1 %tmp_6159, %tmp_6219

]]></Node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="874" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:561  %tmp_41_7_3_i = xor i1 %tmp278, true

]]></Node>
<StgValue><ssdm name="tmp_41_7_3_i"/></StgValue>
</operation>

<operation id="875" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:562  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_7_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:566  %tmp_6220 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_15, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6220"/></StgValue>
</operation>

<operation id="877" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:567  %tmp279 = xor i1 %tmp_6161, %tmp_6220

]]></Node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="878" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:568  %tmp_41_7_4_i = xor i1 %tmp279, true

]]></Node>
<StgValue><ssdm name="tmp_41_7_4_i"/></StgValue>
</operation>

<operation id="879" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:569  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_7_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:573  %tmp_6221 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_15, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6221"/></StgValue>
</operation>

<operation id="881" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:574  %tmp280 = xor i1 %tmp_6163, %tmp_6221

]]></Node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="882" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:575  %tmp_41_7_5_i = xor i1 %tmp280, true

]]></Node>
<StgValue><ssdm name="tmp_41_7_5_i"/></StgValue>
</operation>

<operation id="883" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:576  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_7_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:580  %tmp_6222 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_15, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6222"/></StgValue>
</operation>

<operation id="885" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:581  %tmp281 = xor i1 %tmp_6165, %tmp_6222

]]></Node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="886" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:582  %tmp_41_7_6_i = xor i1 %tmp281, true

]]></Node>
<StgValue><ssdm name="tmp_41_7_6_i"/></StgValue>
</operation>

<operation id="887" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:583  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_7_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:587  %tmp_6223 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6223"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:588  %tmp288 = xor i1 %tmp_6167, %tmp_6223

]]></Node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:589  %tmp_41_7_7_i = xor i1 %tmp288, true

]]></Node>
<StgValue><ssdm name="tmp_41_7_7_i"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:590  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_7_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:606  %weights3_m_weights_V_17 = load i8* %weights3_m_weights_V_16, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_17"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:608  %tmp_6224 = trunc i8 %weights3_m_weights_V_17 to i1

]]></Node>
<StgValue><ssdm name="tmp_6224"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:609  %tmp296 = xor i1 %tmp_6153, %tmp_6224

]]></Node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:610  %tmp_41_8_i = xor i1 %tmp296, true

]]></Node>
<StgValue><ssdm name="tmp_41_8_i"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:611  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_8_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:615  %tmp_6225 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_17, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6225"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:616  %tmp297 = xor i1 %tmp_6155, %tmp_6225

]]></Node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:617  %tmp_41_8_1_i = xor i1 %tmp297, true

]]></Node>
<StgValue><ssdm name="tmp_41_8_1_i"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:618  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_8_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:622  %tmp_6226 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_17, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6226"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:623  %tmp298 = xor i1 %tmp_6157, %tmp_6226

]]></Node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:624  %tmp_41_8_2_i = xor i1 %tmp298, true

]]></Node>
<StgValue><ssdm name="tmp_41_8_2_i"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:625  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_8_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:629  %tmp_6227 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_17, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6227"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:630  %tmp299 = xor i1 %tmp_6159, %tmp_6227

]]></Node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:631  %tmp_41_8_3_i = xor i1 %tmp299, true

]]></Node>
<StgValue><ssdm name="tmp_41_8_3_i"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:632  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_8_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:636  %tmp_6228 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_17, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6228"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:637  %tmp300 = xor i1 %tmp_6161, %tmp_6228

]]></Node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:638  %tmp_41_8_4_i = xor i1 %tmp300, true

]]></Node>
<StgValue><ssdm name="tmp_41_8_4_i"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:639  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_8_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:643  %tmp_6229 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_17, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6229"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:644  %tmp301 = xor i1 %tmp_6163, %tmp_6229

]]></Node>
<StgValue><ssdm name="tmp301"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:645  %tmp_41_8_5_i = xor i1 %tmp301, true

]]></Node>
<StgValue><ssdm name="tmp_41_8_5_i"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:646  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_8_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:650  %tmp_6230 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_17, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6230"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:651  %tmp302 = xor i1 %tmp_6165, %tmp_6230

]]></Node>
<StgValue><ssdm name="tmp302"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:652  %tmp_41_8_6_i = xor i1 %tmp302, true

]]></Node>
<StgValue><ssdm name="tmp_41_8_6_i"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:653  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_8_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:657  %tmp_6231 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6231"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:658  %tmp309 = xor i1 %tmp_6167, %tmp_6231

]]></Node>
<StgValue><ssdm name="tmp309"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:659  %tmp_41_8_7_i = xor i1 %tmp309, true

]]></Node>
<StgValue><ssdm name="tmp_41_8_7_i"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:660  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_8_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:676  %weights3_m_weights_V_19 = load i8* %weights3_m_weights_V_18, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_19"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:678  %tmp_6232 = trunc i8 %weights3_m_weights_V_19 to i1

]]></Node>
<StgValue><ssdm name="tmp_6232"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:679  %tmp317 = xor i1 %tmp_6153, %tmp_6232

]]></Node>
<StgValue><ssdm name="tmp317"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:680  %tmp_41_9_i = xor i1 %tmp317, true

]]></Node>
<StgValue><ssdm name="tmp_41_9_i"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:681  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_9_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:685  %tmp_6233 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_19, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6233"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:686  %tmp318 = xor i1 %tmp_6155, %tmp_6233

]]></Node>
<StgValue><ssdm name="tmp318"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:687  %tmp_41_9_1_i = xor i1 %tmp318, true

]]></Node>
<StgValue><ssdm name="tmp_41_9_1_i"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:688  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_9_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:692  %tmp_6234 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_19, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6234"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:693  %tmp319 = xor i1 %tmp_6157, %tmp_6234

]]></Node>
<StgValue><ssdm name="tmp319"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:694  %tmp_41_9_2_i = xor i1 %tmp319, true

]]></Node>
<StgValue><ssdm name="tmp_41_9_2_i"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:695  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_9_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:699  %tmp_6235 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_19, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6235"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:700  %tmp320 = xor i1 %tmp_6159, %tmp_6235

]]></Node>
<StgValue><ssdm name="tmp320"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:701  %tmp_41_9_3_i = xor i1 %tmp320, true

]]></Node>
<StgValue><ssdm name="tmp_41_9_3_i"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:702  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_9_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:706  %tmp_6236 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_19, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6236"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:707  %tmp321 = xor i1 %tmp_6161, %tmp_6236

]]></Node>
<StgValue><ssdm name="tmp321"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:708  %tmp_41_9_4_i = xor i1 %tmp321, true

]]></Node>
<StgValue><ssdm name="tmp_41_9_4_i"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:709  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_9_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:713  %tmp_6237 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_19, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6237"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:714  %tmp322 = xor i1 %tmp_6163, %tmp_6237

]]></Node>
<StgValue><ssdm name="tmp322"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:715  %tmp_41_9_5_i = xor i1 %tmp322, true

]]></Node>
<StgValue><ssdm name="tmp_41_9_5_i"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:716  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_9_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:720  %tmp_6238 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_19, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6238"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:721  %tmp323 = xor i1 %tmp_6165, %tmp_6238

]]></Node>
<StgValue><ssdm name="tmp323"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:722  %tmp_41_9_6_i = xor i1 %tmp323, true

]]></Node>
<StgValue><ssdm name="tmp_41_9_6_i"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:723  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_9_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:727  %tmp_6239 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6239"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:728  %tmp330 = xor i1 %tmp_6167, %tmp_6239

]]></Node>
<StgValue><ssdm name="tmp330"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:729  %tmp_41_9_7_i = xor i1 %tmp330, true

]]></Node>
<StgValue><ssdm name="tmp_41_9_7_i"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:730  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_9_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:746  %weights3_m_weights_V_21 = load i8* %weights3_m_weights_V_20, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_21"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:748  %tmp_6240 = trunc i8 %weights3_m_weights_V_21 to i1

]]></Node>
<StgValue><ssdm name="tmp_6240"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:749  %tmp338 = xor i1 %tmp_6153, %tmp_6240

]]></Node>
<StgValue><ssdm name="tmp338"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:750  %tmp_41_10_i = xor i1 %tmp338, true

]]></Node>
<StgValue><ssdm name="tmp_41_10_i"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:751  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_10_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:755  %tmp_6241 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_21, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6241"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:756  %tmp339 = xor i1 %tmp_6155, %tmp_6241

]]></Node>
<StgValue><ssdm name="tmp339"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:757  %tmp_41_10_1_i = xor i1 %tmp339, true

]]></Node>
<StgValue><ssdm name="tmp_41_10_1_i"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:758  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_10_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:762  %tmp_6242 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_21, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6242"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:763  %tmp340 = xor i1 %tmp_6157, %tmp_6242

]]></Node>
<StgValue><ssdm name="tmp340"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:764  %tmp_41_10_2_i = xor i1 %tmp340, true

]]></Node>
<StgValue><ssdm name="tmp_41_10_2_i"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:765  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_10_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:769  %tmp_6243 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_21, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6243"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:770  %tmp341 = xor i1 %tmp_6159, %tmp_6243

]]></Node>
<StgValue><ssdm name="tmp341"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:771  %tmp_41_10_3_i = xor i1 %tmp341, true

]]></Node>
<StgValue><ssdm name="tmp_41_10_3_i"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:772  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_10_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:776  %tmp_6244 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_21, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6244"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:777  %tmp342 = xor i1 %tmp_6161, %tmp_6244

]]></Node>
<StgValue><ssdm name="tmp342"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:778  %tmp_41_10_4_i = xor i1 %tmp342, true

]]></Node>
<StgValue><ssdm name="tmp_41_10_4_i"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:779  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_10_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:783  %tmp_6245 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_21, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6245"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:784  %tmp343 = xor i1 %tmp_6163, %tmp_6245

]]></Node>
<StgValue><ssdm name="tmp343"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:785  %tmp_41_10_5_i = xor i1 %tmp343, true

]]></Node>
<StgValue><ssdm name="tmp_41_10_5_i"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:786  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_10_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:790  %tmp_6246 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_21, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6246"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:791  %tmp344 = xor i1 %tmp_6165, %tmp_6246

]]></Node>
<StgValue><ssdm name="tmp344"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:792  %tmp_41_10_6_i = xor i1 %tmp344, true

]]></Node>
<StgValue><ssdm name="tmp_41_10_6_i"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:793  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_10_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:797  %tmp_6247 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6247"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:798  %tmp351 = xor i1 %tmp_6167, %tmp_6247

]]></Node>
<StgValue><ssdm name="tmp351"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:799  %tmp_41_10_7_i = xor i1 %tmp351, true

]]></Node>
<StgValue><ssdm name="tmp_41_10_7_i"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:800  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_10_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:816  %weights3_m_weights_V_23 = load i8* %weights3_m_weights_V_22, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_23"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:818  %tmp_6248 = trunc i8 %weights3_m_weights_V_23 to i1

]]></Node>
<StgValue><ssdm name="tmp_6248"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:819  %tmp359 = xor i1 %tmp_6153, %tmp_6248

]]></Node>
<StgValue><ssdm name="tmp359"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:820  %tmp_41_11_i = xor i1 %tmp359, true

]]></Node>
<StgValue><ssdm name="tmp_41_11_i"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:821  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_11_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:825  %tmp_6249 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_23, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6249"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:826  %tmp360 = xor i1 %tmp_6155, %tmp_6249

]]></Node>
<StgValue><ssdm name="tmp360"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:827  %tmp_41_11_1_i = xor i1 %tmp360, true

]]></Node>
<StgValue><ssdm name="tmp_41_11_1_i"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:828  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_11_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:832  %tmp_6250 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_23, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6250"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:833  %tmp361 = xor i1 %tmp_6157, %tmp_6250

]]></Node>
<StgValue><ssdm name="tmp361"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:834  %tmp_41_11_2_i = xor i1 %tmp361, true

]]></Node>
<StgValue><ssdm name="tmp_41_11_2_i"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:835  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_11_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:839  %tmp_6251 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_23, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6251"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:840  %tmp362 = xor i1 %tmp_6159, %tmp_6251

]]></Node>
<StgValue><ssdm name="tmp362"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:841  %tmp_41_11_3_i = xor i1 %tmp362, true

]]></Node>
<StgValue><ssdm name="tmp_41_11_3_i"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:842  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_11_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:846  %tmp_6252 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_23, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6252"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:847  %tmp363 = xor i1 %tmp_6161, %tmp_6252

]]></Node>
<StgValue><ssdm name="tmp363"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:848  %tmp_41_11_4_i = xor i1 %tmp363, true

]]></Node>
<StgValue><ssdm name="tmp_41_11_4_i"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:849  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_11_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:853  %tmp_6253 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_23, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6253"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:854  %tmp364 = xor i1 %tmp_6163, %tmp_6253

]]></Node>
<StgValue><ssdm name="tmp364"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:855  %tmp_41_11_5_i = xor i1 %tmp364, true

]]></Node>
<StgValue><ssdm name="tmp_41_11_5_i"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:856  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_11_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:860  %tmp_6254 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_23, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6254"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:861  %tmp365 = xor i1 %tmp_6165, %tmp_6254

]]></Node>
<StgValue><ssdm name="tmp365"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:862  %tmp_41_11_6_i = xor i1 %tmp365, true

]]></Node>
<StgValue><ssdm name="tmp_41_11_6_i"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:863  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_11_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:867  %tmp_6255 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6255"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:868  %tmp372 = xor i1 %tmp_6167, %tmp_6255

]]></Node>
<StgValue><ssdm name="tmp372"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:869  %tmp_41_11_7_i = xor i1 %tmp372, true

]]></Node>
<StgValue><ssdm name="tmp_41_11_7_i"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:870  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_11_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:886  %weights3_m_weights_V_25 = load i8* %weights3_m_weights_V_24, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_25"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:888  %tmp_6256 = trunc i8 %weights3_m_weights_V_25 to i1

]]></Node>
<StgValue><ssdm name="tmp_6256"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:889  %tmp380 = xor i1 %tmp_6153, %tmp_6256

]]></Node>
<StgValue><ssdm name="tmp380"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:890  %tmp_41_12_i = xor i1 %tmp380, true

]]></Node>
<StgValue><ssdm name="tmp_41_12_i"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:891  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_12_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:895  %tmp_6257 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_25, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6257"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:896  %tmp381 = xor i1 %tmp_6155, %tmp_6257

]]></Node>
<StgValue><ssdm name="tmp381"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:897  %tmp_41_12_1_i = xor i1 %tmp381, true

]]></Node>
<StgValue><ssdm name="tmp_41_12_1_i"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:898  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_12_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:902  %tmp_6258 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_25, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6258"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:903  %tmp382 = xor i1 %tmp_6157, %tmp_6258

]]></Node>
<StgValue><ssdm name="tmp382"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:904  %tmp_41_12_2_i = xor i1 %tmp382, true

]]></Node>
<StgValue><ssdm name="tmp_41_12_2_i"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:905  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_12_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:909  %tmp_6259 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_25, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6259"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:910  %tmp383 = xor i1 %tmp_6159, %tmp_6259

]]></Node>
<StgValue><ssdm name="tmp383"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:911  %tmp_41_12_3_i = xor i1 %tmp383, true

]]></Node>
<StgValue><ssdm name="tmp_41_12_3_i"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:912  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_12_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:916  %tmp_6260 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_25, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6260"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:917  %tmp384 = xor i1 %tmp_6161, %tmp_6260

]]></Node>
<StgValue><ssdm name="tmp384"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:918  %tmp_41_12_4_i = xor i1 %tmp384, true

]]></Node>
<StgValue><ssdm name="tmp_41_12_4_i"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:919  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_12_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:923  %tmp_6261 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_25, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6261"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:924  %tmp385 = xor i1 %tmp_6163, %tmp_6261

]]></Node>
<StgValue><ssdm name="tmp385"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:925  %tmp_41_12_5_i = xor i1 %tmp385, true

]]></Node>
<StgValue><ssdm name="tmp_41_12_5_i"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:926  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_12_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:930  %tmp_6262 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_25, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6262"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:931  %tmp386 = xor i1 %tmp_6165, %tmp_6262

]]></Node>
<StgValue><ssdm name="tmp386"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:932  %tmp_41_12_6_i = xor i1 %tmp386, true

]]></Node>
<StgValue><ssdm name="tmp_41_12_6_i"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:933  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_12_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:937  %tmp_6263 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_25, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6263"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:938  %tmp393 = xor i1 %tmp_6167, %tmp_6263

]]></Node>
<StgValue><ssdm name="tmp393"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:939  %tmp_41_12_7_i = xor i1 %tmp393, true

]]></Node>
<StgValue><ssdm name="tmp_41_12_7_i"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:940  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_12_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:956  %weights3_m_weights_V_27 = load i8* %weights3_m_weights_V_26, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_27"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:958  %tmp_6264 = trunc i8 %weights3_m_weights_V_27 to i1

]]></Node>
<StgValue><ssdm name="tmp_6264"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:959  %tmp401 = xor i1 %tmp_6153, %tmp_6264

]]></Node>
<StgValue><ssdm name="tmp401"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:960  %tmp_41_13_i = xor i1 %tmp401, true

]]></Node>
<StgValue><ssdm name="tmp_41_13_i"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:961  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_13_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:965  %tmp_6265 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_27, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6265"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:966  %tmp402 = xor i1 %tmp_6155, %tmp_6265

]]></Node>
<StgValue><ssdm name="tmp402"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:967  %tmp_41_13_1_i = xor i1 %tmp402, true

]]></Node>
<StgValue><ssdm name="tmp_41_13_1_i"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:968  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_13_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:972  %tmp_6266 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_27, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6266"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:973  %tmp403 = xor i1 %tmp_6157, %tmp_6266

]]></Node>
<StgValue><ssdm name="tmp403"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:974  %tmp_41_13_2_i = xor i1 %tmp403, true

]]></Node>
<StgValue><ssdm name="tmp_41_13_2_i"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:975  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_13_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:979  %tmp_6267 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_27, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6267"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:980  %tmp404 = xor i1 %tmp_6159, %tmp_6267

]]></Node>
<StgValue><ssdm name="tmp404"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:981  %tmp_41_13_3_i = xor i1 %tmp404, true

]]></Node>
<StgValue><ssdm name="tmp_41_13_3_i"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:982  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_13_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:986  %tmp_6268 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_27, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6268"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:987  %tmp405 = xor i1 %tmp_6161, %tmp_6268

]]></Node>
<StgValue><ssdm name="tmp405"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:988  %tmp_41_13_4_i = xor i1 %tmp405, true

]]></Node>
<StgValue><ssdm name="tmp_41_13_4_i"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:989  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_13_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:993  %tmp_6269 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_27, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6269"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:994  %tmp406 = xor i1 %tmp_6163, %tmp_6269

]]></Node>
<StgValue><ssdm name="tmp406"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:995  %tmp_41_13_5_i = xor i1 %tmp406, true

]]></Node>
<StgValue><ssdm name="tmp_41_13_5_i"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:996  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_13_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1000  %tmp_6270 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_27, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6270"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1001  %tmp407 = xor i1 %tmp_6165, %tmp_6270

]]></Node>
<StgValue><ssdm name="tmp407"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1002  %tmp_41_13_6_i = xor i1 %tmp407, true

]]></Node>
<StgValue><ssdm name="tmp_41_13_6_i"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1003  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_13_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1007  %tmp_6271 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_27, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6271"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1008  %tmp414 = xor i1 %tmp_6167, %tmp_6271

]]></Node>
<StgValue><ssdm name="tmp414"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1009  %tmp_41_13_7_i = xor i1 %tmp414, true

]]></Node>
<StgValue><ssdm name="tmp_41_13_7_i"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1010  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_13_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:1026  %weights3_m_weights_V_29 = load i8* %weights3_m_weights_V_28, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_29"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:1028  %tmp_6272 = trunc i8 %weights3_m_weights_V_29 to i1

]]></Node>
<StgValue><ssdm name="tmp_6272"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1029  %tmp422 = xor i1 %tmp_6153, %tmp_6272

]]></Node>
<StgValue><ssdm name="tmp422"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1030  %tmp_41_14_i = xor i1 %tmp422, true

]]></Node>
<StgValue><ssdm name="tmp_41_14_i"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1031  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_14_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1035  %tmp_6273 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_29, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6273"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1036  %tmp423 = xor i1 %tmp_6155, %tmp_6273

]]></Node>
<StgValue><ssdm name="tmp423"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1037  %tmp_41_14_1_i = xor i1 %tmp423, true

]]></Node>
<StgValue><ssdm name="tmp_41_14_1_i"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1038  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_14_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1042  %tmp_6274 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_29, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6274"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1043  %tmp424 = xor i1 %tmp_6157, %tmp_6274

]]></Node>
<StgValue><ssdm name="tmp424"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1044  %tmp_41_14_2_i = xor i1 %tmp424, true

]]></Node>
<StgValue><ssdm name="tmp_41_14_2_i"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1045  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_14_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1049  %tmp_6275 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_29, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6275"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1050  %tmp425 = xor i1 %tmp_6159, %tmp_6275

]]></Node>
<StgValue><ssdm name="tmp425"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1051  %tmp_41_14_3_i = xor i1 %tmp425, true

]]></Node>
<StgValue><ssdm name="tmp_41_14_3_i"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1052  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_14_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1056  %tmp_6276 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_29, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6276"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1057  %tmp426 = xor i1 %tmp_6161, %tmp_6276

]]></Node>
<StgValue><ssdm name="tmp426"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1058  %tmp_41_14_4_i = xor i1 %tmp426, true

]]></Node>
<StgValue><ssdm name="tmp_41_14_4_i"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1059  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_14_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1063  %tmp_6277 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_29, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6277"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1064  %tmp427 = xor i1 %tmp_6163, %tmp_6277

]]></Node>
<StgValue><ssdm name="tmp427"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1065  %tmp_41_14_5_i = xor i1 %tmp427, true

]]></Node>
<StgValue><ssdm name="tmp_41_14_5_i"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1066  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_14_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1070  %tmp_6278 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_29, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6278"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1071  %tmp428 = xor i1 %tmp_6165, %tmp_6278

]]></Node>
<StgValue><ssdm name="tmp428"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1072  %tmp_41_14_6_i = xor i1 %tmp428, true

]]></Node>
<StgValue><ssdm name="tmp_41_14_6_i"/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1073  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_14_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1077  %tmp_6279 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_29, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6279"/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1078  %tmp435 = xor i1 %tmp_6167, %tmp_6279

]]></Node>
<StgValue><ssdm name="tmp435"/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1079  %tmp_41_14_7_i = xor i1 %tmp435, true

]]></Node>
<StgValue><ssdm name="tmp_41_14_7_i"/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1080  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_14_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="9">
<![CDATA[
.critedge.0.i:1096  %weights3_m_weights_V_31 = load i8* %weights3_m_weights_V_30, align 1

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_31"/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="8">
<![CDATA[
.critedge.0.i:1098  %tmp_6280 = trunc i8 %weights3_m_weights_V_31 to i1

]]></Node>
<StgValue><ssdm name="tmp_6280"/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1099  %tmp443 = xor i1 %tmp_6153, %tmp_6280

]]></Node>
<StgValue><ssdm name="tmp443"/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1100  %tmp_41_15_i = xor i1 %tmp443, true

]]></Node>
<StgValue><ssdm name="tmp_41_15_i"/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1101  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_15_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1105  %tmp_6281 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_31, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6281"/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1106  %tmp444 = xor i1 %tmp_6155, %tmp_6281

]]></Node>
<StgValue><ssdm name="tmp444"/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1107  %tmp_41_15_1_i = xor i1 %tmp444, true

]]></Node>
<StgValue><ssdm name="tmp_41_15_1_i"/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1108  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_15_1_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1112  %tmp_6282 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_31, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6282"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1113  %tmp445 = xor i1 %tmp_6157, %tmp_6282

]]></Node>
<StgValue><ssdm name="tmp445"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1114  %tmp_41_15_2_i = xor i1 %tmp445, true

]]></Node>
<StgValue><ssdm name="tmp_41_15_2_i"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1115  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_15_2_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1119  %tmp_6283 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_31, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6283"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1120  %tmp446 = xor i1 %tmp_6159, %tmp_6283

]]></Node>
<StgValue><ssdm name="tmp446"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1121  %tmp_41_15_3_i = xor i1 %tmp446, true

]]></Node>
<StgValue><ssdm name="tmp_41_15_3_i"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1122  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_15_3_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1126  %tmp_6284 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_31, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6284"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1127  %tmp447 = xor i1 %tmp_6161, %tmp_6284

]]></Node>
<StgValue><ssdm name="tmp447"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1128  %tmp_41_15_4_i = xor i1 %tmp447, true

]]></Node>
<StgValue><ssdm name="tmp_41_15_4_i"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1129  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_15_4_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1133  %tmp_6285 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_31, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6285"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1134  %tmp448 = xor i1 %tmp_6163, %tmp_6285

]]></Node>
<StgValue><ssdm name="tmp448"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1135  %tmp_41_15_5_i = xor i1 %tmp448, true

]]></Node>
<StgValue><ssdm name="tmp_41_15_5_i"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1136  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_15_5_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1140  %tmp_6286 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_31, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_6286"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1141  %tmp449 = xor i1 %tmp_6165, %tmp_6286

]]></Node>
<StgValue><ssdm name="tmp449"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1142  %tmp_41_15_6_i = xor i1 %tmp449, true

]]></Node>
<StgValue><ssdm name="tmp_41_15_6_i"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1143  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_15_6_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.0.i:1147  %tmp_6287 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weights3_m_weights_V_31, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6287"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1148  %tmp456 = xor i1 %tmp_6167, %tmp_6287

]]></Node>
<StgValue><ssdm name="tmp456"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i:1149  %tmp_41_15_7_i = xor i1 %tmp456, true

]]></Node>
<StgValue><ssdm name="tmp_41_15_7_i"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i:1150  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_41_15_7_i, [1 x i8]* @p_str13, [8 x i8]* @p_str30, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="32">
<![CDATA[
.preheader50.0.i:1  %tmp_46_i = zext i32 %nf_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:2  %threshs3_m_threshold = getelementptr [4 x i16]* @threshs3_m_threshold_15, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:3  %threshs3_m_threshold_1 = load i16* %threshs3_m_threshold, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_1"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:5  %threshs3_m_threshold_2 = getelementptr [4 x i16]* @threshs3_m_threshold_14, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_2"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:6  %threshs3_m_threshold_3 = load i16* %threshs3_m_threshold_2, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_3"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:8  %threshs3_m_threshold_4 = getelementptr [4 x i16]* @threshs3_m_threshold_7, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_4"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:9  %threshs3_m_threshold_5 = load i16* %threshs3_m_threshold_4, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_5"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:11  %threshs3_m_threshold_6 = getelementptr [4 x i16]* @threshs3_m_threshold_6, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_6"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:12  %threshs3_m_threshold_7 = load i16* %threshs3_m_threshold_6, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_7"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:14  %threshs3_m_threshold_8 = getelementptr [4 x i16]* @threshs3_m_threshold_5, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_8"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:15  %threshs3_m_threshold_9 = load i16* %threshs3_m_threshold_8, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_9"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:17  %threshs3_m_threshold_10 = getelementptr [4 x i16]* @threshs3_m_threshold_4, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_10"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:18  %threshs3_m_threshold_11 = load i16* %threshs3_m_threshold_10, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_11"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:20  %threshs3_m_threshold_12 = getelementptr [4 x i16]* @threshs3_m_threshold_3, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_12"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:21  %threshs3_m_threshold_13 = load i16* %threshs3_m_threshold_12, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_13"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:23  %threshs3_m_threshold_14 = getelementptr [4 x i16]* @threshs3_m_threshold_2, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_14"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:24  %threshs3_m_threshold_15 = load i16* %threshs3_m_threshold_14, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_15"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:26  %threshs3_m_threshold_16 = getelementptr [4 x i16]* @threshs3_m_threshold_1, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_16"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:27  %threshs3_m_threshold_17 = load i16* %threshs3_m_threshold_16, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_17"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:29  %threshs3_m_threshold_18 = getelementptr [4 x i16]* @threshs3_m_threshold, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_18"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:30  %threshs3_m_threshold_19 = load i16* %threshs3_m_threshold_18, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_19"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:32  %threshs3_m_threshold_20 = getelementptr [4 x i16]* @threshs3_m_threshold_13, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_20"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:33  %threshs3_m_threshold_21 = load i16* %threshs3_m_threshold_20, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_21"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:35  %threshs3_m_threshold_22 = getelementptr [4 x i16]* @threshs3_m_threshold_12, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_22"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:36  %threshs3_m_threshold_23 = load i16* %threshs3_m_threshold_22, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_23"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:38  %threshs3_m_threshold_24 = getelementptr [4 x i16]* @threshs3_m_threshold_11, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_24"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:39  %threshs3_m_threshold_25 = load i16* %threshs3_m_threshold_24, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_25"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:41  %threshs3_m_threshold_26 = getelementptr [4 x i16]* @threshs3_m_threshold_10, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_26"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:42  %threshs3_m_threshold_27 = load i16* %threshs3_m_threshold_26, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_27"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:44  %threshs3_m_threshold_28 = getelementptr [4 x i16]* @threshs3_m_threshold_9, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_28"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:45  %threshs3_m_threshold_29 = load i16* %threshs3_m_threshold_28, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_29"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader50.0.i:47  %threshs3_m_threshold_30 = getelementptr [4 x i16]* @threshs3_m_threshold_8, i64 0, i64 %tmp_46_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_30"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:48  %threshs3_m_threshold_31 = load i16* %threshs3_m_threshold_30, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:1  %accu_V_0_0_i_load = load i16* %accu_V_0_0_i

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i_load"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:2  %accu_V_0_1_i_load = load i16* %accu_V_0_1_i

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i_load"/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:3  %accu_V_0_2_i_load = load i16* %accu_V_0_2_i

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i_load"/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:4  %accu_V_0_3_i_load = load i16* %accu_V_0_3_i

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i_load"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:5  %accu_V_0_4_i_load = load i16* %accu_V_0_4_i

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i_load"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:6  %accu_V_0_5_i_load = load i16* %accu_V_0_5_i

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i_load"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="996">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:7  %accu_V_0_6_i_load = load i16* %accu_V_0_6_i

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i_load"/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:8  %accu_V_0_7_i_load = load i16* %accu_V_0_7_i

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i_load"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:9  %accu_V_0_8_i_load = load i16* %accu_V_0_8_i

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i_load"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:10  %accu_V_0_9_i_load = load i16* %accu_V_0_9_i

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i_load"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:11  %accu_V_0_10_i_load = load i16* %accu_V_0_10_i

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i_load"/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:12  %accu_V_0_11_i_load = load i16* %accu_V_0_11_i

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i_load"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:13  %accu_V_0_12_i_load = load i16* %accu_V_0_12_i

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i_load"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:14  %accu_V_0_13_i_load = load i16* %accu_V_0_13_i

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i_load"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:15  %accu_V_0_14_i_load = load i16* %accu_V_0_14_i

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i_load"/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i:16  %accu_V_0_15_i_load = load i16* %accu_V_0_15_i

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i_load"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:20  %p_accu_V_0_15_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_15_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_15_i"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:21  %p_accu_V_0_14_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_14_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_14_i"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:22  %p_accu_V_0_13_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_13_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_13_i"/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:23  %p_accu_V_0_12_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_12_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_12_i"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:24  %p_accu_V_0_11_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_11_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_11_i"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:25  %p_accu_V_0_10_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_10_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_10_i"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:26  %p_accu_V_0_9_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_9_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_9_i"/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:27  %p_accu_V_0_8_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_8_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_8_i"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:28  %p_accu_V_0_7_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_7_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_7_i"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:29  %p_accu_V_0_6_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_6_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_6_i"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:30  %p_accu_V_0_5_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_5_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_5_i"/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:31  %p_accu_V_0_4_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_4_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_4_i"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:32  %p_accu_V_0_3_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_3_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_3_i"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:33  %p_accu_V_0_2_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_2_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_2_i"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:34  %p_accu_V_0_1_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_1_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_1_i"/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i:35  %p_accu_V_0_0_i = select i1 %tmp_4_i, i16 0, i16 %accu_V_0_0_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_0_i"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:39  %tmp_2062_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2062_i"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:45  %tmp_42_0_i_cast = zext i1 %tmp_41_0_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_0_i_cast"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:46  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2062_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:47  %tmp_2063_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2063_i"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:53  %tmp_42_0_1_i_cast = zext i1 %tmp_41_0_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_0_1_i_cast"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:54  %empty_4755 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2063_i)

]]></Node>
<StgValue><ssdm name="empty_4755"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:55  %tmp_2064_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2064_i"/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:61  %tmp_42_0_2_i_cast = zext i1 %tmp_41_0_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_0_2_i_cast"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:62  %empty_4756 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2064_i)

]]></Node>
<StgValue><ssdm name="empty_4756"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:63  %tmp_2065_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2065_i"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:69  %tmp_42_0_3_i_cast = zext i1 %tmp_41_0_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_0_3_i_cast"/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:70  %empty_4757 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2065_i)

]]></Node>
<StgValue><ssdm name="empty_4757"/></StgValue>
</operation>

<operation id="1233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:71  %tmp_2066_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2066_i"/></StgValue>
</operation>

<operation id="1234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:77  %tmp_42_0_4_i_cast = zext i1 %tmp_41_0_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_0_4_i_cast"/></StgValue>
</operation>

<operation id="1235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:78  %empty_4758 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2066_i)

]]></Node>
<StgValue><ssdm name="empty_4758"/></StgValue>
</operation>

<operation id="1236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:79  %tmp_2067_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2067_i"/></StgValue>
</operation>

<operation id="1237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:85  %tmp_42_0_5_i = zext i1 %tmp_41_0_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_0_5_i"/></StgValue>
</operation>

<operation id="1238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:86  %empty_4759 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2067_i)

]]></Node>
<StgValue><ssdm name="empty_4759"/></StgValue>
</operation>

<operation id="1239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:87  %tmp_2068_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2068_i"/></StgValue>
</operation>

<operation id="1240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:93  %tmp_42_0_6_i_cast = zext i1 %tmp_41_0_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_0_6_i_cast"/></StgValue>
</operation>

<operation id="1241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:94  %empty_4760 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2068_i)

]]></Node>
<StgValue><ssdm name="empty_4760"/></StgValue>
</operation>

<operation id="1242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:95  %tmp_2069_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2069_i"/></StgValue>
</operation>

<operation id="1243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:101  %tmp_42_0_7_i_cast = zext i1 %tmp_41_0_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_0_7_i_cast"/></StgValue>
</operation>

<operation id="1244" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:102  %tmp143 = add i16 %tmp_42_0_5_i, %p_accu_V_0_0_i

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="1245" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:103  %tmp144 = add i2 %tmp_42_0_4_i_cast, %tmp_42_0_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="1246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:104  %tmp144_cast = zext i2 %tmp144 to i16

]]></Node>
<StgValue><ssdm name="tmp144_cast"/></StgValue>
</operation>

<operation id="1247" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:105  %tmp142 = add i16 %tmp143, %tmp144_cast

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="1248" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:106  %tmp146 = add i2 %tmp_42_0_i_cast, %tmp_42_0_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="1249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:107  %tmp146_cast = zext i2 %tmp146 to i3

]]></Node>
<StgValue><ssdm name="tmp146_cast"/></StgValue>
</operation>

<operation id="1250" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:108  %tmp148 = add i2 %tmp_42_0_7_i_cast, %tmp_42_0_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="1251" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:109  %tmp147 = add i2 %tmp_42_0_2_i_cast, %tmp148

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="1252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:110  %tmp147_cast = zext i2 %tmp147 to i3

]]></Node>
<StgValue><ssdm name="tmp147_cast"/></StgValue>
</operation>

<operation id="1253" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:111  %tmp145 = add i3 %tmp146_cast, %tmp147_cast

]]></Node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="1254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:112  %tmp145_cast = zext i3 %tmp145 to i16

]]></Node>
<StgValue><ssdm name="tmp145_cast"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:113  %accu_0_0_V = add i16 %tmp142, %tmp145_cast

]]></Node>
<StgValue><ssdm name="accu_0_0_V"/></StgValue>
</operation>

<operation id="1256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:114  %empty_4761 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2069_i)

]]></Node>
<StgValue><ssdm name="empty_4761"/></StgValue>
</operation>

<operation id="1257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:117  %tmp_2070_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2070_i"/></StgValue>
</operation>

<operation id="1258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:122  %tmp_42_1_i_cast = zext i1 %tmp_41_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_1_i_cast"/></StgValue>
</operation>

<operation id="1259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:123  %empty_4762 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2070_i)

]]></Node>
<StgValue><ssdm name="empty_4762"/></StgValue>
</operation>

<operation id="1260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:124  %tmp_2071_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2071_i"/></StgValue>
</operation>

<operation id="1261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:129  %tmp_42_1_1_i_cast = zext i1 %tmp_41_1_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_1_1_i_cast"/></StgValue>
</operation>

<operation id="1262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:130  %empty_4763 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2071_i)

]]></Node>
<StgValue><ssdm name="empty_4763"/></StgValue>
</operation>

<operation id="1263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:131  %tmp_2072_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2072_i"/></StgValue>
</operation>

<operation id="1264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:136  %tmp_42_1_2_i_cast = zext i1 %tmp_41_1_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_1_2_i_cast"/></StgValue>
</operation>

<operation id="1265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:137  %empty_4764 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2072_i)

]]></Node>
<StgValue><ssdm name="empty_4764"/></StgValue>
</operation>

<operation id="1266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:138  %tmp_2073_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2073_i"/></StgValue>
</operation>

<operation id="1267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:143  %tmp_42_1_3_i_cast = zext i1 %tmp_41_1_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_1_3_i_cast"/></StgValue>
</operation>

<operation id="1268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:144  %empty_4765 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2073_i)

]]></Node>
<StgValue><ssdm name="empty_4765"/></StgValue>
</operation>

<operation id="1269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:145  %tmp_2074_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2074_i"/></StgValue>
</operation>

<operation id="1270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:150  %tmp_42_1_4_i_cast = zext i1 %tmp_41_1_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_1_4_i_cast"/></StgValue>
</operation>

<operation id="1271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:151  %empty_4766 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2074_i)

]]></Node>
<StgValue><ssdm name="empty_4766"/></StgValue>
</operation>

<operation id="1272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:152  %tmp_2075_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2075_i"/></StgValue>
</operation>

<operation id="1273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:157  %tmp_42_1_5_i = zext i1 %tmp_41_1_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_1_5_i"/></StgValue>
</operation>

<operation id="1274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:158  %empty_4767 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2075_i)

]]></Node>
<StgValue><ssdm name="empty_4767"/></StgValue>
</operation>

<operation id="1275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:159  %tmp_2076_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2076_i"/></StgValue>
</operation>

<operation id="1276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:164  %tmp_42_1_6_i_cast = zext i1 %tmp_41_1_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_1_6_i_cast"/></StgValue>
</operation>

<operation id="1277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:165  %empty_4768 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2076_i)

]]></Node>
<StgValue><ssdm name="empty_4768"/></StgValue>
</operation>

<operation id="1278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:166  %tmp_2077_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2077_i"/></StgValue>
</operation>

<operation id="1279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:171  %tmp_42_1_7_i_cast = zext i1 %tmp_41_1_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_1_7_i_cast"/></StgValue>
</operation>

<operation id="1280" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:172  %tmp164 = add i16 %tmp_42_1_5_i, %p_accu_V_0_1_i

]]></Node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="1281" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:173  %tmp165 = add i2 %tmp_42_1_4_i_cast, %tmp_42_1_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="1282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:174  %tmp165_cast = zext i2 %tmp165 to i16

]]></Node>
<StgValue><ssdm name="tmp165_cast"/></StgValue>
</operation>

<operation id="1283" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:175  %tmp163 = add i16 %tmp164, %tmp165_cast

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="1284" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:176  %tmp167 = add i2 %tmp_42_1_i_cast, %tmp_42_1_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="1285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:177  %tmp167_cast = zext i2 %tmp167 to i3

]]></Node>
<StgValue><ssdm name="tmp167_cast"/></StgValue>
</operation>

<operation id="1286" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:178  %tmp169 = add i2 %tmp_42_1_7_i_cast, %tmp_42_1_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="1287" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:179  %tmp168 = add i2 %tmp_42_1_2_i_cast, %tmp169

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="1288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:180  %tmp168_cast = zext i2 %tmp168 to i3

]]></Node>
<StgValue><ssdm name="tmp168_cast"/></StgValue>
</operation>

<operation id="1289" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:181  %tmp166 = add i3 %tmp167_cast, %tmp168_cast

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="1290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:182  %tmp166_cast = zext i3 %tmp166 to i16

]]></Node>
<StgValue><ssdm name="tmp166_cast"/></StgValue>
</operation>

<operation id="1291" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:183  %accu_0_1_V = add i16 %tmp163, %tmp166_cast

]]></Node>
<StgValue><ssdm name="accu_0_1_V"/></StgValue>
</operation>

<operation id="1292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:184  %empty_4769 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2077_i)

]]></Node>
<StgValue><ssdm name="empty_4769"/></StgValue>
</operation>

<operation id="1293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:187  %tmp_2078_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2078_i"/></StgValue>
</operation>

<operation id="1294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:192  %tmp_42_2_i_cast = zext i1 %tmp_41_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_2_i_cast"/></StgValue>
</operation>

<operation id="1295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:193  %empty_4770 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2078_i)

]]></Node>
<StgValue><ssdm name="empty_4770"/></StgValue>
</operation>

<operation id="1296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:194  %tmp_2079_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2079_i"/></StgValue>
</operation>

<operation id="1297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:199  %tmp_42_2_1_i_cast = zext i1 %tmp_41_2_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_2_1_i_cast"/></StgValue>
</operation>

<operation id="1298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:200  %empty_4771 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2079_i)

]]></Node>
<StgValue><ssdm name="empty_4771"/></StgValue>
</operation>

<operation id="1299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:201  %tmp_2080_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2080_i"/></StgValue>
</operation>

<operation id="1300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:206  %tmp_42_2_2_i_cast = zext i1 %tmp_41_2_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_2_2_i_cast"/></StgValue>
</operation>

<operation id="1301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:207  %empty_4772 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2080_i)

]]></Node>
<StgValue><ssdm name="empty_4772"/></StgValue>
</operation>

<operation id="1302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:208  %tmp_2081_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2081_i"/></StgValue>
</operation>

<operation id="1303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:213  %tmp_42_2_3_i_cast = zext i1 %tmp_41_2_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_2_3_i_cast"/></StgValue>
</operation>

<operation id="1304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:214  %empty_4773 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2081_i)

]]></Node>
<StgValue><ssdm name="empty_4773"/></StgValue>
</operation>

<operation id="1305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:215  %tmp_2082_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2082_i"/></StgValue>
</operation>

<operation id="1306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:220  %tmp_42_2_4_i_cast = zext i1 %tmp_41_2_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_2_4_i_cast"/></StgValue>
</operation>

<operation id="1307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:221  %empty_4774 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2082_i)

]]></Node>
<StgValue><ssdm name="empty_4774"/></StgValue>
</operation>

<operation id="1308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:222  %tmp_2083_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2083_i"/></StgValue>
</operation>

<operation id="1309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:227  %tmp_42_2_5_i = zext i1 %tmp_41_2_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_2_5_i"/></StgValue>
</operation>

<operation id="1310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:228  %empty_4775 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2083_i)

]]></Node>
<StgValue><ssdm name="empty_4775"/></StgValue>
</operation>

<operation id="1311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:229  %tmp_2084_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2084_i"/></StgValue>
</operation>

<operation id="1312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:234  %tmp_42_2_6_i_cast = zext i1 %tmp_41_2_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_2_6_i_cast"/></StgValue>
</operation>

<operation id="1313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:235  %empty_4776 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2084_i)

]]></Node>
<StgValue><ssdm name="empty_4776"/></StgValue>
</operation>

<operation id="1314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:236  %tmp_2085_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2085_i"/></StgValue>
</operation>

<operation id="1315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:241  %tmp_42_2_7_i_cast = zext i1 %tmp_41_2_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_2_7_i_cast"/></StgValue>
</operation>

<operation id="1316" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:242  %tmp185 = add i16 %tmp_42_2_5_i, %p_accu_V_0_2_i

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="1317" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:243  %tmp186 = add i2 %tmp_42_2_4_i_cast, %tmp_42_2_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="1318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:244  %tmp186_cast = zext i2 %tmp186 to i16

]]></Node>
<StgValue><ssdm name="tmp186_cast"/></StgValue>
</operation>

<operation id="1319" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:245  %tmp184 = add i16 %tmp185, %tmp186_cast

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="1320" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:246  %tmp188 = add i2 %tmp_42_2_i_cast, %tmp_42_2_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="1321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:247  %tmp188_cast = zext i2 %tmp188 to i3

]]></Node>
<StgValue><ssdm name="tmp188_cast"/></StgValue>
</operation>

<operation id="1322" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:248  %tmp190 = add i2 %tmp_42_2_7_i_cast, %tmp_42_2_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="1323" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:249  %tmp189 = add i2 %tmp_42_2_2_i_cast, %tmp190

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="1324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:250  %tmp189_cast = zext i2 %tmp189 to i3

]]></Node>
<StgValue><ssdm name="tmp189_cast"/></StgValue>
</operation>

<operation id="1325" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:251  %tmp187 = add i3 %tmp188_cast, %tmp189_cast

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="1326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:252  %tmp187_cast = zext i3 %tmp187 to i16

]]></Node>
<StgValue><ssdm name="tmp187_cast"/></StgValue>
</operation>

<operation id="1327" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:253  %accu_0_2_V = add i16 %tmp184, %tmp187_cast

]]></Node>
<StgValue><ssdm name="accu_0_2_V"/></StgValue>
</operation>

<operation id="1328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:254  %empty_4777 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2085_i)

]]></Node>
<StgValue><ssdm name="empty_4777"/></StgValue>
</operation>

<operation id="1329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:257  %tmp_2086_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2086_i"/></StgValue>
</operation>

<operation id="1330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:262  %tmp_42_3_i_cast = zext i1 %tmp_41_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_3_i_cast"/></StgValue>
</operation>

<operation id="1331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:263  %empty_4778 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2086_i)

]]></Node>
<StgValue><ssdm name="empty_4778"/></StgValue>
</operation>

<operation id="1332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:264  %tmp_2087_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2087_i"/></StgValue>
</operation>

<operation id="1333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:269  %tmp_42_3_1_i_cast = zext i1 %tmp_41_3_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_3_1_i_cast"/></StgValue>
</operation>

<operation id="1334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:270  %empty_4779 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2087_i)

]]></Node>
<StgValue><ssdm name="empty_4779"/></StgValue>
</operation>

<operation id="1335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:271  %tmp_2088_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2088_i"/></StgValue>
</operation>

<operation id="1336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:276  %tmp_42_3_2_i_cast = zext i1 %tmp_41_3_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_3_2_i_cast"/></StgValue>
</operation>

<operation id="1337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:277  %empty_4780 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2088_i)

]]></Node>
<StgValue><ssdm name="empty_4780"/></StgValue>
</operation>

<operation id="1338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:278  %tmp_2089_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2089_i"/></StgValue>
</operation>

<operation id="1339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:283  %tmp_42_3_3_i_cast = zext i1 %tmp_41_3_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_3_3_i_cast"/></StgValue>
</operation>

<operation id="1340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:284  %empty_4781 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2089_i)

]]></Node>
<StgValue><ssdm name="empty_4781"/></StgValue>
</operation>

<operation id="1341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:285  %tmp_2090_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2090_i"/></StgValue>
</operation>

<operation id="1342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:290  %tmp_42_3_4_i_cast = zext i1 %tmp_41_3_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_3_4_i_cast"/></StgValue>
</operation>

<operation id="1343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:291  %empty_4782 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2090_i)

]]></Node>
<StgValue><ssdm name="empty_4782"/></StgValue>
</operation>

<operation id="1344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:292  %tmp_2091_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2091_i"/></StgValue>
</operation>

<operation id="1345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:297  %tmp_42_3_5_i = zext i1 %tmp_41_3_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_3_5_i"/></StgValue>
</operation>

<operation id="1346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:298  %empty_4783 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2091_i)

]]></Node>
<StgValue><ssdm name="empty_4783"/></StgValue>
</operation>

<operation id="1347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:299  %tmp_2092_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2092_i"/></StgValue>
</operation>

<operation id="1348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:304  %tmp_42_3_6_i_cast = zext i1 %tmp_41_3_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_3_6_i_cast"/></StgValue>
</operation>

<operation id="1349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:305  %empty_4784 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2092_i)

]]></Node>
<StgValue><ssdm name="empty_4784"/></StgValue>
</operation>

<operation id="1350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:306  %tmp_2093_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2093_i"/></StgValue>
</operation>

<operation id="1351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:311  %tmp_42_3_7_i_cast = zext i1 %tmp_41_3_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_3_7_i_cast"/></StgValue>
</operation>

<operation id="1352" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:312  %tmp206 = add i16 %tmp_42_3_5_i, %p_accu_V_0_3_i

]]></Node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="1353" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:313  %tmp207 = add i2 %tmp_42_3_4_i_cast, %tmp_42_3_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="1354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:314  %tmp207_cast = zext i2 %tmp207 to i16

]]></Node>
<StgValue><ssdm name="tmp207_cast"/></StgValue>
</operation>

<operation id="1355" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:315  %tmp205 = add i16 %tmp206, %tmp207_cast

]]></Node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="1356" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:316  %tmp209 = add i2 %tmp_42_3_i_cast, %tmp_42_3_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="1357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:317  %tmp209_cast = zext i2 %tmp209 to i3

]]></Node>
<StgValue><ssdm name="tmp209_cast"/></StgValue>
</operation>

<operation id="1358" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:318  %tmp211 = add i2 %tmp_42_3_7_i_cast, %tmp_42_3_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="1359" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:319  %tmp210 = add i2 %tmp_42_3_2_i_cast, %tmp211

]]></Node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="1360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:320  %tmp210_cast = zext i2 %tmp210 to i3

]]></Node>
<StgValue><ssdm name="tmp210_cast"/></StgValue>
</operation>

<operation id="1361" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:321  %tmp208 = add i3 %tmp209_cast, %tmp210_cast

]]></Node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="1362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:322  %tmp208_cast = zext i3 %tmp208 to i16

]]></Node>
<StgValue><ssdm name="tmp208_cast"/></StgValue>
</operation>

<operation id="1363" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:323  %accu_0_3_V = add i16 %tmp205, %tmp208_cast

]]></Node>
<StgValue><ssdm name="accu_0_3_V"/></StgValue>
</operation>

<operation id="1364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:324  %empty_4785 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2093_i)

]]></Node>
<StgValue><ssdm name="empty_4785"/></StgValue>
</operation>

<operation id="1365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:327  %tmp_2094_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2094_i"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:332  %tmp_42_4_i_cast = zext i1 %tmp_41_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_4_i_cast"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:333  %empty_4786 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2094_i)

]]></Node>
<StgValue><ssdm name="empty_4786"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:334  %tmp_2095_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2095_i"/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:339  %tmp_42_4_1_i_cast = zext i1 %tmp_41_4_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_4_1_i_cast"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:340  %empty_4787 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2095_i)

]]></Node>
<StgValue><ssdm name="empty_4787"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:341  %tmp_2096_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2096_i"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:346  %tmp_42_4_2_i_cast = zext i1 %tmp_41_4_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_4_2_i_cast"/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:347  %empty_4788 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2096_i)

]]></Node>
<StgValue><ssdm name="empty_4788"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:348  %tmp_2097_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2097_i"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:353  %tmp_42_4_3_i_cast = zext i1 %tmp_41_4_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_4_3_i_cast"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:354  %empty_4789 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2097_i)

]]></Node>
<StgValue><ssdm name="empty_4789"/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:355  %tmp_2098_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2098_i"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:360  %tmp_42_4_4_i_cast = zext i1 %tmp_41_4_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_4_4_i_cast"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:361  %empty_4790 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2098_i)

]]></Node>
<StgValue><ssdm name="empty_4790"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:362  %tmp_2099_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2099_i"/></StgValue>
</operation>

<operation id="1381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:367  %tmp_42_4_5_i = zext i1 %tmp_41_4_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_4_5_i"/></StgValue>
</operation>

<operation id="1382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:368  %empty_4791 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2099_i)

]]></Node>
<StgValue><ssdm name="empty_4791"/></StgValue>
</operation>

<operation id="1383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:369  %tmp_2100_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2100_i"/></StgValue>
</operation>

<operation id="1384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:374  %tmp_42_4_6_i_cast = zext i1 %tmp_41_4_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_4_6_i_cast"/></StgValue>
</operation>

<operation id="1385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:375  %empty_4792 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2100_i)

]]></Node>
<StgValue><ssdm name="empty_4792"/></StgValue>
</operation>

<operation id="1386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:376  %tmp_2101_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2101_i"/></StgValue>
</operation>

<operation id="1387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:381  %tmp_42_4_7_i_cast = zext i1 %tmp_41_4_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_4_7_i_cast"/></StgValue>
</operation>

<operation id="1388" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:382  %tmp227 = add i16 %tmp_42_4_5_i, %p_accu_V_0_4_i

]]></Node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="1389" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:383  %tmp228 = add i2 %tmp_42_4_4_i_cast, %tmp_42_4_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="1390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:384  %tmp228_cast = zext i2 %tmp228 to i16

]]></Node>
<StgValue><ssdm name="tmp228_cast"/></StgValue>
</operation>

<operation id="1391" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:385  %tmp226 = add i16 %tmp227, %tmp228_cast

]]></Node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:386  %tmp230 = add i2 %tmp_42_4_i_cast, %tmp_42_4_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:387  %tmp230_cast = zext i2 %tmp230 to i3

]]></Node>
<StgValue><ssdm name="tmp230_cast"/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:388  %tmp232 = add i2 %tmp_42_4_7_i_cast, %tmp_42_4_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="1395" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:389  %tmp231 = add i2 %tmp_42_4_2_i_cast, %tmp232

]]></Node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="1396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:390  %tmp231_cast = zext i2 %tmp231 to i3

]]></Node>
<StgValue><ssdm name="tmp231_cast"/></StgValue>
</operation>

<operation id="1397" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:391  %tmp229 = add i3 %tmp230_cast, %tmp231_cast

]]></Node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="1398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:392  %tmp229_cast = zext i3 %tmp229 to i16

]]></Node>
<StgValue><ssdm name="tmp229_cast"/></StgValue>
</operation>

<operation id="1399" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:393  %accu_0_4_V = add i16 %tmp226, %tmp229_cast

]]></Node>
<StgValue><ssdm name="accu_0_4_V"/></StgValue>
</operation>

<operation id="1400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:394  %empty_4793 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2101_i)

]]></Node>
<StgValue><ssdm name="empty_4793"/></StgValue>
</operation>

<operation id="1401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:397  %tmp_2102_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2102_i"/></StgValue>
</operation>

<operation id="1402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:402  %tmp_42_5_i_cast = zext i1 %tmp_41_5_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_5_i_cast"/></StgValue>
</operation>

<operation id="1403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:403  %empty_4794 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2102_i)

]]></Node>
<StgValue><ssdm name="empty_4794"/></StgValue>
</operation>

<operation id="1404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:404  %tmp_2103_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2103_i"/></StgValue>
</operation>

<operation id="1405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:409  %tmp_42_5_1_i_cast = zext i1 %tmp_41_5_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_5_1_i_cast"/></StgValue>
</operation>

<operation id="1406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:410  %empty_4795 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2103_i)

]]></Node>
<StgValue><ssdm name="empty_4795"/></StgValue>
</operation>

<operation id="1407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:411  %tmp_2104_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2104_i"/></StgValue>
</operation>

<operation id="1408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:416  %tmp_42_5_2_i_cast = zext i1 %tmp_41_5_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_5_2_i_cast"/></StgValue>
</operation>

<operation id="1409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:417  %empty_4796 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2104_i)

]]></Node>
<StgValue><ssdm name="empty_4796"/></StgValue>
</operation>

<operation id="1410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:418  %tmp_2105_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2105_i"/></StgValue>
</operation>

<operation id="1411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:423  %tmp_42_5_3_i_cast = zext i1 %tmp_41_5_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_5_3_i_cast"/></StgValue>
</operation>

<operation id="1412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:424  %empty_4797 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2105_i)

]]></Node>
<StgValue><ssdm name="empty_4797"/></StgValue>
</operation>

<operation id="1413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:425  %tmp_2106_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2106_i"/></StgValue>
</operation>

<operation id="1414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:430  %tmp_42_5_4_i_cast = zext i1 %tmp_41_5_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_5_4_i_cast"/></StgValue>
</operation>

<operation id="1415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:431  %empty_4798 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2106_i)

]]></Node>
<StgValue><ssdm name="empty_4798"/></StgValue>
</operation>

<operation id="1416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:432  %tmp_2107_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2107_i"/></StgValue>
</operation>

<operation id="1417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:437  %tmp_42_5_5_i = zext i1 %tmp_41_5_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_5_5_i"/></StgValue>
</operation>

<operation id="1418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:438  %empty_4799 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2107_i)

]]></Node>
<StgValue><ssdm name="empty_4799"/></StgValue>
</operation>

<operation id="1419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:439  %tmp_2108_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2108_i"/></StgValue>
</operation>

<operation id="1420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:444  %tmp_42_5_6_i_cast = zext i1 %tmp_41_5_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_5_6_i_cast"/></StgValue>
</operation>

<operation id="1421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:445  %empty_4800 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2108_i)

]]></Node>
<StgValue><ssdm name="empty_4800"/></StgValue>
</operation>

<operation id="1422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:446  %tmp_2109_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2109_i"/></StgValue>
</operation>

<operation id="1423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:451  %tmp_42_5_7_i_cast = zext i1 %tmp_41_5_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_5_7_i_cast"/></StgValue>
</operation>

<operation id="1424" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:452  %tmp248 = add i16 %tmp_42_5_5_i, %p_accu_V_0_5_i

]]></Node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="1425" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:453  %tmp249 = add i2 %tmp_42_5_4_i_cast, %tmp_42_5_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="1426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:454  %tmp249_cast = zext i2 %tmp249 to i16

]]></Node>
<StgValue><ssdm name="tmp249_cast"/></StgValue>
</operation>

<operation id="1427" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:455  %tmp247 = add i16 %tmp248, %tmp249_cast

]]></Node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="1428" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:456  %tmp251 = add i2 %tmp_42_5_i_cast, %tmp_42_5_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="1429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:457  %tmp251_cast = zext i2 %tmp251 to i3

]]></Node>
<StgValue><ssdm name="tmp251_cast"/></StgValue>
</operation>

<operation id="1430" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:458  %tmp253 = add i2 %tmp_42_5_7_i_cast, %tmp_42_5_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>

<operation id="1431" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:459  %tmp252 = add i2 %tmp_42_5_2_i_cast, %tmp253

]]></Node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="1432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:460  %tmp252_cast = zext i2 %tmp252 to i3

]]></Node>
<StgValue><ssdm name="tmp252_cast"/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:461  %tmp250 = add i3 %tmp251_cast, %tmp252_cast

]]></Node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:462  %tmp250_cast = zext i3 %tmp250 to i16

]]></Node>
<StgValue><ssdm name="tmp250_cast"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:463  %accu_0_5_V = add i16 %tmp247, %tmp250_cast

]]></Node>
<StgValue><ssdm name="accu_0_5_V"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:464  %empty_4801 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2109_i)

]]></Node>
<StgValue><ssdm name="empty_4801"/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:467  %tmp_2110_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2110_i"/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:472  %tmp_42_6_i_cast = zext i1 %tmp_41_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_6_i_cast"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:473  %empty_4802 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2110_i)

]]></Node>
<StgValue><ssdm name="empty_4802"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:474  %tmp_2111_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2111_i"/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:479  %tmp_42_6_1_i_cast = zext i1 %tmp_41_6_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_6_1_i_cast"/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:480  %empty_4803 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2111_i)

]]></Node>
<StgValue><ssdm name="empty_4803"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:481  %tmp_2112_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2112_i"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:486  %tmp_42_6_2_i_cast = zext i1 %tmp_41_6_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_6_2_i_cast"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:487  %empty_4804 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2112_i)

]]></Node>
<StgValue><ssdm name="empty_4804"/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:488  %tmp_2113_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2113_i"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:493  %tmp_42_6_3_i_cast = zext i1 %tmp_41_6_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_6_3_i_cast"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:494  %empty_4805 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2113_i)

]]></Node>
<StgValue><ssdm name="empty_4805"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:495  %tmp_2114_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2114_i"/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:500  %tmp_42_6_4_i_cast = zext i1 %tmp_41_6_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_6_4_i_cast"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:501  %empty_4806 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2114_i)

]]></Node>
<StgValue><ssdm name="empty_4806"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:502  %tmp_2115_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2115_i"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:507  %tmp_42_6_5_i = zext i1 %tmp_41_6_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_6_5_i"/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:508  %empty_4807 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2115_i)

]]></Node>
<StgValue><ssdm name="empty_4807"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:509  %tmp_2116_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2116_i"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:514  %tmp_42_6_6_i_cast = zext i1 %tmp_41_6_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_6_6_i_cast"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:515  %empty_4808 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2116_i)

]]></Node>
<StgValue><ssdm name="empty_4808"/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:516  %tmp_2117_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2117_i"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:521  %tmp_42_6_7_i_cast = zext i1 %tmp_41_6_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_6_7_i_cast"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:522  %tmp269 = add i16 %tmp_42_6_5_i, %p_accu_V_0_6_i

]]></Node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:523  %tmp270 = add i2 %tmp_42_6_4_i_cast, %tmp_42_6_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:524  %tmp270_cast = zext i2 %tmp270 to i16

]]></Node>
<StgValue><ssdm name="tmp270_cast"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:525  %tmp268 = add i16 %tmp269, %tmp270_cast

]]></Node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:526  %tmp272 = add i2 %tmp_42_6_i_cast, %tmp_42_6_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:527  %tmp272_cast = zext i2 %tmp272 to i3

]]></Node>
<StgValue><ssdm name="tmp272_cast"/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:528  %tmp274 = add i2 %tmp_42_6_7_i_cast, %tmp_42_6_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:529  %tmp273 = add i2 %tmp_42_6_2_i_cast, %tmp274

]]></Node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:530  %tmp273_cast = zext i2 %tmp273 to i3

]]></Node>
<StgValue><ssdm name="tmp273_cast"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:531  %tmp271 = add i3 %tmp272_cast, %tmp273_cast

]]></Node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:532  %tmp271_cast = zext i3 %tmp271 to i16

]]></Node>
<StgValue><ssdm name="tmp271_cast"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:533  %accu_0_6_V = add i16 %tmp268, %tmp271_cast

]]></Node>
<StgValue><ssdm name="accu_0_6_V"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:534  %empty_4809 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2117_i)

]]></Node>
<StgValue><ssdm name="empty_4809"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:537  %tmp_2118_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2118_i"/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:542  %tmp_42_7_i_cast = zext i1 %tmp_41_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_7_i_cast"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:543  %empty_4810 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2118_i)

]]></Node>
<StgValue><ssdm name="empty_4810"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:544  %tmp_2119_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2119_i"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:549  %tmp_42_7_1_i_cast = zext i1 %tmp_41_7_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_7_1_i_cast"/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:550  %empty_4811 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2119_i)

]]></Node>
<StgValue><ssdm name="empty_4811"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:551  %tmp_2120_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2120_i"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:556  %tmp_42_7_2_i_cast = zext i1 %tmp_41_7_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_7_2_i_cast"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:557  %empty_4812 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2120_i)

]]></Node>
<StgValue><ssdm name="empty_4812"/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:558  %tmp_2121_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2121_i"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:563  %tmp_42_7_3_i_cast = zext i1 %tmp_41_7_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_7_3_i_cast"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:564  %empty_4813 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2121_i)

]]></Node>
<StgValue><ssdm name="empty_4813"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:565  %tmp_2122_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2122_i"/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:570  %tmp_42_7_4_i_cast = zext i1 %tmp_41_7_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_7_4_i_cast"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:571  %empty_4814 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2122_i)

]]></Node>
<StgValue><ssdm name="empty_4814"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:572  %tmp_2123_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2123_i"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:577  %tmp_42_7_5_i = zext i1 %tmp_41_7_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_7_5_i"/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:578  %empty_4815 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2123_i)

]]></Node>
<StgValue><ssdm name="empty_4815"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:579  %tmp_2124_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2124_i"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:584  %tmp_42_7_6_i_cast = zext i1 %tmp_41_7_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_7_6_i_cast"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:585  %empty_4816 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2124_i)

]]></Node>
<StgValue><ssdm name="empty_4816"/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:586  %tmp_2125_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2125_i"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:591  %tmp_42_7_7_i_cast = zext i1 %tmp_41_7_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_7_7_i_cast"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:592  %tmp290 = add i16 %tmp_42_7_5_i, %p_accu_V_0_7_i

]]></Node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:593  %tmp291 = add i2 %tmp_42_7_4_i_cast, %tmp_42_7_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:594  %tmp291_cast = zext i2 %tmp291 to i16

]]></Node>
<StgValue><ssdm name="tmp291_cast"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:595  %tmp289 = add i16 %tmp290, %tmp291_cast

]]></Node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:596  %tmp293 = add i2 %tmp_42_7_i_cast, %tmp_42_7_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:597  %tmp293_cast = zext i2 %tmp293 to i3

]]></Node>
<StgValue><ssdm name="tmp293_cast"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:598  %tmp295 = add i2 %tmp_42_7_7_i_cast, %tmp_42_7_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:599  %tmp294 = add i2 %tmp_42_7_2_i_cast, %tmp295

]]></Node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:600  %tmp294_cast = zext i2 %tmp294 to i3

]]></Node>
<StgValue><ssdm name="tmp294_cast"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:601  %tmp292 = add i3 %tmp293_cast, %tmp294_cast

]]></Node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:602  %tmp292_cast = zext i3 %tmp292 to i16

]]></Node>
<StgValue><ssdm name="tmp292_cast"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:603  %accu_0_7_V = add i16 %tmp289, %tmp292_cast

]]></Node>
<StgValue><ssdm name="accu_0_7_V"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:604  %empty_4817 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2125_i)

]]></Node>
<StgValue><ssdm name="empty_4817"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:607  %tmp_2126_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2126_i"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:612  %tmp_42_8_i_cast = zext i1 %tmp_41_8_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_8_i_cast"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:613  %empty_4818 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2126_i)

]]></Node>
<StgValue><ssdm name="empty_4818"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:614  %tmp_2127_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2127_i"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:619  %tmp_42_8_1_i_cast = zext i1 %tmp_41_8_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_8_1_i_cast"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:620  %empty_4819 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2127_i)

]]></Node>
<StgValue><ssdm name="empty_4819"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:621  %tmp_2128_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2128_i"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:626  %tmp_42_8_2_i_cast = zext i1 %tmp_41_8_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_8_2_i_cast"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:627  %empty_4820 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2128_i)

]]></Node>
<StgValue><ssdm name="empty_4820"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:628  %tmp_2129_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2129_i"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:633  %tmp_42_8_3_i_cast = zext i1 %tmp_41_8_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_8_3_i_cast"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:634  %empty_4821 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2129_i)

]]></Node>
<StgValue><ssdm name="empty_4821"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:635  %tmp_2130_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2130_i"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:640  %tmp_42_8_4_i_cast = zext i1 %tmp_41_8_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_8_4_i_cast"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:641  %empty_4822 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2130_i)

]]></Node>
<StgValue><ssdm name="empty_4822"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:642  %tmp_2131_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2131_i"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:647  %tmp_42_8_5_i = zext i1 %tmp_41_8_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_8_5_i"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:648  %empty_4823 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2131_i)

]]></Node>
<StgValue><ssdm name="empty_4823"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:649  %tmp_2132_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2132_i"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:654  %tmp_42_8_6_i_cast = zext i1 %tmp_41_8_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_8_6_i_cast"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:655  %empty_4824 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2132_i)

]]></Node>
<StgValue><ssdm name="empty_4824"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:656  %tmp_2133_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2133_i"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:661  %tmp_42_8_7_i_cast = zext i1 %tmp_41_8_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_8_7_i_cast"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:662  %tmp311 = add i16 %tmp_42_8_5_i, %p_accu_V_0_8_i

]]></Node>
<StgValue><ssdm name="tmp311"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:663  %tmp312 = add i2 %tmp_42_8_4_i_cast, %tmp_42_8_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp312"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:664  %tmp312_cast = zext i2 %tmp312 to i16

]]></Node>
<StgValue><ssdm name="tmp312_cast"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:665  %tmp310 = add i16 %tmp311, %tmp312_cast

]]></Node>
<StgValue><ssdm name="tmp310"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:666  %tmp314 = add i2 %tmp_42_8_i_cast, %tmp_42_8_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp314"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:667  %tmp314_cast = zext i2 %tmp314 to i3

]]></Node>
<StgValue><ssdm name="tmp314_cast"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:668  %tmp316 = add i2 %tmp_42_8_7_i_cast, %tmp_42_8_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp316"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:669  %tmp315 = add i2 %tmp_42_8_2_i_cast, %tmp316

]]></Node>
<StgValue><ssdm name="tmp315"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:670  %tmp315_cast = zext i2 %tmp315 to i3

]]></Node>
<StgValue><ssdm name="tmp315_cast"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:671  %tmp313 = add i3 %tmp314_cast, %tmp315_cast

]]></Node>
<StgValue><ssdm name="tmp313"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:672  %tmp313_cast = zext i3 %tmp313 to i16

]]></Node>
<StgValue><ssdm name="tmp313_cast"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:673  %accu_0_8_V = add i16 %tmp310, %tmp313_cast

]]></Node>
<StgValue><ssdm name="accu_0_8_V"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:674  %empty_4825 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2133_i)

]]></Node>
<StgValue><ssdm name="empty_4825"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:677  %tmp_2134_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2134_i"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:682  %tmp_42_9_i_cast = zext i1 %tmp_41_9_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_9_i_cast"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:683  %empty_4826 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2134_i)

]]></Node>
<StgValue><ssdm name="empty_4826"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:684  %tmp_2135_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2135_i"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:689  %tmp_42_9_1_i_cast = zext i1 %tmp_41_9_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_9_1_i_cast"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:690  %empty_4827 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2135_i)

]]></Node>
<StgValue><ssdm name="empty_4827"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:691  %tmp_2136_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2136_i"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:696  %tmp_42_9_2_i_cast = zext i1 %tmp_41_9_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_9_2_i_cast"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:697  %empty_4828 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2136_i)

]]></Node>
<StgValue><ssdm name="empty_4828"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:698  %tmp_2137_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2137_i"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:703  %tmp_42_9_3_i_cast = zext i1 %tmp_41_9_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_9_3_i_cast"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:704  %empty_4829 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2137_i)

]]></Node>
<StgValue><ssdm name="empty_4829"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:705  %tmp_2138_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2138_i"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:710  %tmp_42_9_4_i_cast = zext i1 %tmp_41_9_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_9_4_i_cast"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:711  %empty_4830 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2138_i)

]]></Node>
<StgValue><ssdm name="empty_4830"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:712  %tmp_2139_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2139_i"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:717  %tmp_42_9_5_i = zext i1 %tmp_41_9_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_9_5_i"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:718  %empty_4831 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2139_i)

]]></Node>
<StgValue><ssdm name="empty_4831"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:719  %tmp_2140_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2140_i"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:724  %tmp_42_9_6_i_cast = zext i1 %tmp_41_9_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_9_6_i_cast"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:725  %empty_4832 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2140_i)

]]></Node>
<StgValue><ssdm name="empty_4832"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:726  %tmp_2141_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2141_i"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:731  %tmp_42_9_7_i_cast = zext i1 %tmp_41_9_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_9_7_i_cast"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:732  %tmp332 = add i16 %tmp_42_9_5_i, %p_accu_V_0_9_i

]]></Node>
<StgValue><ssdm name="tmp332"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:733  %tmp333 = add i2 %tmp_42_9_4_i_cast, %tmp_42_9_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp333"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:734  %tmp333_cast = zext i2 %tmp333 to i16

]]></Node>
<StgValue><ssdm name="tmp333_cast"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:735  %tmp331 = add i16 %tmp332, %tmp333_cast

]]></Node>
<StgValue><ssdm name="tmp331"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:736  %tmp335 = add i2 %tmp_42_9_i_cast, %tmp_42_9_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp335"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:737  %tmp335_cast = zext i2 %tmp335 to i3

]]></Node>
<StgValue><ssdm name="tmp335_cast"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:738  %tmp337 = add i2 %tmp_42_9_7_i_cast, %tmp_42_9_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp337"/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:739  %tmp336 = add i2 %tmp_42_9_2_i_cast, %tmp337

]]></Node>
<StgValue><ssdm name="tmp336"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:740  %tmp336_cast = zext i2 %tmp336 to i3

]]></Node>
<StgValue><ssdm name="tmp336_cast"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:741  %tmp334 = add i3 %tmp335_cast, %tmp336_cast

]]></Node>
<StgValue><ssdm name="tmp334"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:742  %tmp334_cast = zext i3 %tmp334 to i16

]]></Node>
<StgValue><ssdm name="tmp334_cast"/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:743  %accu_0_9_V = add i16 %tmp331, %tmp334_cast

]]></Node>
<StgValue><ssdm name="accu_0_9_V"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:744  %empty_4833 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2141_i)

]]></Node>
<StgValue><ssdm name="empty_4833"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:747  %tmp_2142_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2142_i"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:752  %tmp_42_10_i_cast = zext i1 %tmp_41_10_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_10_i_cast"/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:753  %empty_4834 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2142_i)

]]></Node>
<StgValue><ssdm name="empty_4834"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:754  %tmp_2143_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2143_i"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:759  %tmp_42_10_1_i_cast = zext i1 %tmp_41_10_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_10_1_i_cast"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:760  %empty_4835 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2143_i)

]]></Node>
<StgValue><ssdm name="empty_4835"/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:761  %tmp_2144_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2144_i"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:766  %tmp_42_10_2_i_cast = zext i1 %tmp_41_10_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_10_2_i_cast"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:767  %empty_4836 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2144_i)

]]></Node>
<StgValue><ssdm name="empty_4836"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:768  %tmp_2145_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2145_i"/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:773  %tmp_42_10_3_i_cast = zext i1 %tmp_41_10_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_10_3_i_cast"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:774  %empty_4837 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2145_i)

]]></Node>
<StgValue><ssdm name="empty_4837"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:775  %tmp_2146_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2146_i"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:780  %tmp_42_10_4_i_cast = zext i1 %tmp_41_10_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_10_4_i_cast"/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:781  %empty_4838 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2146_i)

]]></Node>
<StgValue><ssdm name="empty_4838"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:782  %tmp_2147_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2147_i"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:787  %tmp_42_10_5_i = zext i1 %tmp_41_10_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_10_5_i"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:788  %empty_4839 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2147_i)

]]></Node>
<StgValue><ssdm name="empty_4839"/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:789  %tmp_2148_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2148_i"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:794  %tmp_42_10_6_i_cast = zext i1 %tmp_41_10_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_10_6_i_cast"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:795  %empty_4840 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2148_i)

]]></Node>
<StgValue><ssdm name="empty_4840"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:796  %tmp_2149_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2149_i"/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:801  %tmp_42_10_7_i_cast = zext i1 %tmp_41_10_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_10_7_i_cast"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:802  %tmp353 = add i16 %tmp_42_10_5_i, %p_accu_V_0_10_i

]]></Node>
<StgValue><ssdm name="tmp353"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:803  %tmp354 = add i2 %tmp_42_10_4_i_cast, %tmp_42_10_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp354"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:804  %tmp354_cast = zext i2 %tmp354 to i16

]]></Node>
<StgValue><ssdm name="tmp354_cast"/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:805  %tmp352 = add i16 %tmp353, %tmp354_cast

]]></Node>
<StgValue><ssdm name="tmp352"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:806  %tmp356 = add i2 %tmp_42_10_i_cast, %tmp_42_10_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp356"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:807  %tmp356_cast = zext i2 %tmp356 to i3

]]></Node>
<StgValue><ssdm name="tmp356_cast"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:808  %tmp358 = add i2 %tmp_42_10_7_i_cast, %tmp_42_10_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:809  %tmp357 = add i2 %tmp_42_10_2_i_cast, %tmp358

]]></Node>
<StgValue><ssdm name="tmp357"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:810  %tmp357_cast = zext i2 %tmp357 to i3

]]></Node>
<StgValue><ssdm name="tmp357_cast"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:811  %tmp355 = add i3 %tmp356_cast, %tmp357_cast

]]></Node>
<StgValue><ssdm name="tmp355"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:812  %tmp355_cast = zext i3 %tmp355 to i16

]]></Node>
<StgValue><ssdm name="tmp355_cast"/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:813  %accu_0_10_V = add i16 %tmp352, %tmp355_cast

]]></Node>
<StgValue><ssdm name="accu_0_10_V"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:814  %empty_4841 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2149_i)

]]></Node>
<StgValue><ssdm name="empty_4841"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:817  %tmp_2150_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2150_i"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:822  %tmp_42_11_i_cast = zext i1 %tmp_41_11_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_11_i_cast"/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:823  %empty_4842 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2150_i)

]]></Node>
<StgValue><ssdm name="empty_4842"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:824  %tmp_2151_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2151_i"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:829  %tmp_42_11_1_i_cast = zext i1 %tmp_41_11_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_11_1_i_cast"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:830  %empty_4843 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2151_i)

]]></Node>
<StgValue><ssdm name="empty_4843"/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:831  %tmp_2152_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2152_i"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:836  %tmp_42_11_2_i_cast = zext i1 %tmp_41_11_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_11_2_i_cast"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:837  %empty_4844 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2152_i)

]]></Node>
<StgValue><ssdm name="empty_4844"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:838  %tmp_2153_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2153_i"/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:843  %tmp_42_11_3_i_cast = zext i1 %tmp_41_11_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_11_3_i_cast"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:844  %empty_4845 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2153_i)

]]></Node>
<StgValue><ssdm name="empty_4845"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:845  %tmp_2154_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2154_i"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:850  %tmp_42_11_4_i_cast = zext i1 %tmp_41_11_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_11_4_i_cast"/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:851  %empty_4846 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2154_i)

]]></Node>
<StgValue><ssdm name="empty_4846"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:852  %tmp_2155_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2155_i"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:857  %tmp_42_11_5_i = zext i1 %tmp_41_11_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_11_5_i"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:858  %empty_4847 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2155_i)

]]></Node>
<StgValue><ssdm name="empty_4847"/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:859  %tmp_2156_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2156_i"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:864  %tmp_42_11_6_i_cast = zext i1 %tmp_41_11_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_11_6_i_cast"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:865  %empty_4848 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2156_i)

]]></Node>
<StgValue><ssdm name="empty_4848"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:866  %tmp_2157_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2157_i"/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:871  %tmp_42_11_7_i_cast = zext i1 %tmp_41_11_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_11_7_i_cast"/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:872  %tmp374 = add i16 %tmp_42_11_5_i, %p_accu_V_0_11_i

]]></Node>
<StgValue><ssdm name="tmp374"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:873  %tmp375 = add i2 %tmp_42_11_4_i_cast, %tmp_42_11_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp375"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:874  %tmp375_cast = zext i2 %tmp375 to i16

]]></Node>
<StgValue><ssdm name="tmp375_cast"/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:875  %tmp373 = add i16 %tmp374, %tmp375_cast

]]></Node>
<StgValue><ssdm name="tmp373"/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:876  %tmp377 = add i2 %tmp_42_11_i_cast, %tmp_42_11_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp377"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:877  %tmp377_cast = zext i2 %tmp377 to i3

]]></Node>
<StgValue><ssdm name="tmp377_cast"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:878  %tmp379 = add i2 %tmp_42_11_7_i_cast, %tmp_42_11_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp379"/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:879  %tmp378 = add i2 %tmp_42_11_2_i_cast, %tmp379

]]></Node>
<StgValue><ssdm name="tmp378"/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:880  %tmp378_cast = zext i2 %tmp378 to i3

]]></Node>
<StgValue><ssdm name="tmp378_cast"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:881  %tmp376 = add i3 %tmp377_cast, %tmp378_cast

]]></Node>
<StgValue><ssdm name="tmp376"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:882  %tmp376_cast = zext i3 %tmp376 to i16

]]></Node>
<StgValue><ssdm name="tmp376_cast"/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:883  %accu_0_11_V = add i16 %tmp373, %tmp376_cast

]]></Node>
<StgValue><ssdm name="accu_0_11_V"/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:884  %empty_4849 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2157_i)

]]></Node>
<StgValue><ssdm name="empty_4849"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:887  %tmp_2158_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2158_i"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:892  %tmp_42_12_i_cast = zext i1 %tmp_41_12_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_12_i_cast"/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:893  %empty_4850 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2158_i)

]]></Node>
<StgValue><ssdm name="empty_4850"/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:894  %tmp_2159_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2159_i"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:899  %tmp_42_12_1_i_cast = zext i1 %tmp_41_12_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_12_1_i_cast"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:900  %empty_4851 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2159_i)

]]></Node>
<StgValue><ssdm name="empty_4851"/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:901  %tmp_2160_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2160_i"/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:906  %tmp_42_12_2_i_cast = zext i1 %tmp_41_12_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_12_2_i_cast"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:907  %empty_4852 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2160_i)

]]></Node>
<StgValue><ssdm name="empty_4852"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:908  %tmp_2161_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2161_i"/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:913  %tmp_42_12_3_i_cast = zext i1 %tmp_41_12_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_12_3_i_cast"/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:914  %empty_4853 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2161_i)

]]></Node>
<StgValue><ssdm name="empty_4853"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:915  %tmp_2162_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2162_i"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:920  %tmp_42_12_4_i_cast = zext i1 %tmp_41_12_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_12_4_i_cast"/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:921  %empty_4854 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2162_i)

]]></Node>
<StgValue><ssdm name="empty_4854"/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:922  %tmp_2163_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2163_i"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:927  %tmp_42_12_5_i = zext i1 %tmp_41_12_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_12_5_i"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:928  %empty_4855 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2163_i)

]]></Node>
<StgValue><ssdm name="empty_4855"/></StgValue>
</operation>

<operation id="1671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:929  %tmp_2164_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2164_i"/></StgValue>
</operation>

<operation id="1672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:934  %tmp_42_12_6_i_cast = zext i1 %tmp_41_12_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_12_6_i_cast"/></StgValue>
</operation>

<operation id="1673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:935  %empty_4856 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2164_i)

]]></Node>
<StgValue><ssdm name="empty_4856"/></StgValue>
</operation>

<operation id="1674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:936  %tmp_2165_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2165_i"/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:941  %tmp_42_12_7_i_cast = zext i1 %tmp_41_12_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_12_7_i_cast"/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:942  %tmp395 = add i16 %tmp_42_12_5_i, %p_accu_V_0_12_i

]]></Node>
<StgValue><ssdm name="tmp395"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:943  %tmp396 = add i2 %tmp_42_12_4_i_cast, %tmp_42_12_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp396"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:944  %tmp396_cast = zext i2 %tmp396 to i16

]]></Node>
<StgValue><ssdm name="tmp396_cast"/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:945  %tmp394 = add i16 %tmp395, %tmp396_cast

]]></Node>
<StgValue><ssdm name="tmp394"/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:946  %tmp398 = add i2 %tmp_42_12_i_cast, %tmp_42_12_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp398"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:947  %tmp398_cast = zext i2 %tmp398 to i3

]]></Node>
<StgValue><ssdm name="tmp398_cast"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:948  %tmp400 = add i2 %tmp_42_12_7_i_cast, %tmp_42_12_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp400"/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:949  %tmp399 = add i2 %tmp_42_12_2_i_cast, %tmp400

]]></Node>
<StgValue><ssdm name="tmp399"/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:950  %tmp399_cast = zext i2 %tmp399 to i3

]]></Node>
<StgValue><ssdm name="tmp399_cast"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:951  %tmp397 = add i3 %tmp398_cast, %tmp399_cast

]]></Node>
<StgValue><ssdm name="tmp397"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:952  %tmp397_cast = zext i3 %tmp397 to i16

]]></Node>
<StgValue><ssdm name="tmp397_cast"/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:953  %accu_0_12_V = add i16 %tmp394, %tmp397_cast

]]></Node>
<StgValue><ssdm name="accu_0_12_V"/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:954  %empty_4857 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2165_i)

]]></Node>
<StgValue><ssdm name="empty_4857"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:957  %tmp_2166_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2166_i"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:962  %tmp_42_13_i_cast = zext i1 %tmp_41_13_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_13_i_cast"/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:963  %empty_4858 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2166_i)

]]></Node>
<StgValue><ssdm name="empty_4858"/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:964  %tmp_2167_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2167_i"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:969  %tmp_42_13_1_i_cast = zext i1 %tmp_41_13_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_13_1_i_cast"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:970  %empty_4859 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2167_i)

]]></Node>
<StgValue><ssdm name="empty_4859"/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:971  %tmp_2168_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2168_i"/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:976  %tmp_42_13_2_i_cast = zext i1 %tmp_41_13_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_13_2_i_cast"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:977  %empty_4860 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2168_i)

]]></Node>
<StgValue><ssdm name="empty_4860"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:978  %tmp_2169_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2169_i"/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:983  %tmp_42_13_3_i_cast = zext i1 %tmp_41_13_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_13_3_i_cast"/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:984  %empty_4861 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2169_i)

]]></Node>
<StgValue><ssdm name="empty_4861"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:985  %tmp_2170_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2170_i"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:990  %tmp_42_13_4_i_cast = zext i1 %tmp_41_13_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_13_4_i_cast"/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:991  %empty_4862 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2170_i)

]]></Node>
<StgValue><ssdm name="empty_4862"/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:992  %tmp_2171_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2171_i"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:997  %tmp_42_13_5_i = zext i1 %tmp_41_13_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_13_5_i"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:998  %empty_4863 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2171_i)

]]></Node>
<StgValue><ssdm name="empty_4863"/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:999  %tmp_2172_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2172_i"/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1004  %tmp_42_13_6_i_cast = zext i1 %tmp_41_13_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_13_6_i_cast"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1005  %empty_4864 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2172_i)

]]></Node>
<StgValue><ssdm name="empty_4864"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1006  %tmp_2173_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2173_i"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1011  %tmp_42_13_7_i_cast = zext i1 %tmp_41_13_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_13_7_i_cast"/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1012  %tmp416 = add i16 %tmp_42_13_5_i, %p_accu_V_0_13_i

]]></Node>
<StgValue><ssdm name="tmp416"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1013  %tmp417 = add i2 %tmp_42_13_4_i_cast, %tmp_42_13_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp417"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:1014  %tmp417_cast = zext i2 %tmp417 to i16

]]></Node>
<StgValue><ssdm name="tmp417_cast"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1015  %tmp415 = add i16 %tmp416, %tmp417_cast

]]></Node>
<StgValue><ssdm name="tmp415"/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1016  %tmp419 = add i2 %tmp_42_13_i_cast, %tmp_42_13_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp419"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:1017  %tmp419_cast = zext i2 %tmp419 to i3

]]></Node>
<StgValue><ssdm name="tmp419_cast"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1018  %tmp421 = add i2 %tmp_42_13_7_i_cast, %tmp_42_13_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp421"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1019  %tmp420 = add i2 %tmp_42_13_2_i_cast, %tmp421

]]></Node>
<StgValue><ssdm name="tmp420"/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:1020  %tmp420_cast = zext i2 %tmp420 to i3

]]></Node>
<StgValue><ssdm name="tmp420_cast"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:1021  %tmp418 = add i3 %tmp419_cast, %tmp420_cast

]]></Node>
<StgValue><ssdm name="tmp418"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:1022  %tmp418_cast = zext i3 %tmp418 to i16

]]></Node>
<StgValue><ssdm name="tmp418_cast"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1023  %accu_0_13_V = add i16 %tmp415, %tmp418_cast

]]></Node>
<StgValue><ssdm name="accu_0_13_V"/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1024  %empty_4865 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2173_i)

]]></Node>
<StgValue><ssdm name="empty_4865"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1027  %tmp_2174_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2174_i"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1032  %tmp_42_14_i_cast = zext i1 %tmp_41_14_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_14_i_cast"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1033  %empty_4866 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2174_i)

]]></Node>
<StgValue><ssdm name="empty_4866"/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1034  %tmp_2175_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2175_i"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1039  %tmp_42_14_1_i_cast = zext i1 %tmp_41_14_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_14_1_i_cast"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1040  %empty_4867 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2175_i)

]]></Node>
<StgValue><ssdm name="empty_4867"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1041  %tmp_2176_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2176_i"/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1046  %tmp_42_14_2_i_cast = zext i1 %tmp_41_14_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_14_2_i_cast"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1047  %empty_4868 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2176_i)

]]></Node>
<StgValue><ssdm name="empty_4868"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1048  %tmp_2177_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2177_i"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1053  %tmp_42_14_3_i_cast = zext i1 %tmp_41_14_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_14_3_i_cast"/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1054  %empty_4869 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2177_i)

]]></Node>
<StgValue><ssdm name="empty_4869"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1055  %tmp_2178_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2178_i"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1060  %tmp_42_14_4_i_cast = zext i1 %tmp_41_14_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_14_4_i_cast"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1061  %empty_4870 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2178_i)

]]></Node>
<StgValue><ssdm name="empty_4870"/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1062  %tmp_2179_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2179_i"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:1067  %tmp_42_14_5_i = zext i1 %tmp_41_14_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_14_5_i"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1068  %empty_4871 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2179_i)

]]></Node>
<StgValue><ssdm name="empty_4871"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1069  %tmp_2180_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2180_i"/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1074  %tmp_42_14_6_i_cast = zext i1 %tmp_41_14_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_14_6_i_cast"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1075  %empty_4872 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2180_i)

]]></Node>
<StgValue><ssdm name="empty_4872"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1076  %tmp_2181_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2181_i"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1081  %tmp_42_14_7_i_cast = zext i1 %tmp_41_14_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_14_7_i_cast"/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1082  %tmp437 = add i16 %tmp_42_14_5_i, %p_accu_V_0_14_i

]]></Node>
<StgValue><ssdm name="tmp437"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1083  %tmp438 = add i2 %tmp_42_14_4_i_cast, %tmp_42_14_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp438"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:1084  %tmp438_cast = zext i2 %tmp438 to i16

]]></Node>
<StgValue><ssdm name="tmp438_cast"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1085  %tmp436 = add i16 %tmp437, %tmp438_cast

]]></Node>
<StgValue><ssdm name="tmp436"/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1086  %tmp440 = add i2 %tmp_42_14_i_cast, %tmp_42_14_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp440"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:1087  %tmp440_cast = zext i2 %tmp440 to i3

]]></Node>
<StgValue><ssdm name="tmp440_cast"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1088  %tmp442 = add i2 %tmp_42_14_7_i_cast, %tmp_42_14_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp442"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1089  %tmp441 = add i2 %tmp_42_14_2_i_cast, %tmp442

]]></Node>
<StgValue><ssdm name="tmp441"/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:1090  %tmp441_cast = zext i2 %tmp441 to i3

]]></Node>
<StgValue><ssdm name="tmp441_cast"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:1091  %tmp439 = add i3 %tmp440_cast, %tmp441_cast

]]></Node>
<StgValue><ssdm name="tmp439"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:1092  %tmp439_cast = zext i3 %tmp439 to i16

]]></Node>
<StgValue><ssdm name="tmp439_cast"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1093  %accu_0_14_V = add i16 %tmp436, %tmp439_cast

]]></Node>
<StgValue><ssdm name="accu_0_14_V"/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1094  %empty_4873 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2181_i)

]]></Node>
<StgValue><ssdm name="empty_4873"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1097  %tmp_2182_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2182_i"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1102  %tmp_42_15_i_cast = zext i1 %tmp_41_15_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_15_i_cast"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1103  %empty_4874 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2182_i)

]]></Node>
<StgValue><ssdm name="empty_4874"/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1104  %tmp_2183_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2183_i"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1109  %tmp_42_15_1_i_cast = zext i1 %tmp_41_15_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_15_1_i_cast"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1110  %empty_4875 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2183_i)

]]></Node>
<StgValue><ssdm name="empty_4875"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1111  %tmp_2184_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2184_i"/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1116  %tmp_42_15_2_i_cast = zext i1 %tmp_41_15_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_15_2_i_cast"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1117  %empty_4876 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2184_i)

]]></Node>
<StgValue><ssdm name="empty_4876"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1118  %tmp_2185_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2185_i"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1123  %tmp_42_15_3_i_cast = zext i1 %tmp_41_15_3_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_15_3_i_cast"/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1124  %empty_4877 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2185_i)

]]></Node>
<StgValue><ssdm name="empty_4877"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1125  %tmp_2186_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2186_i"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1130  %tmp_42_15_4_i_cast = zext i1 %tmp_41_15_4_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_15_4_i_cast"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1131  %empty_4878 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2186_i)

]]></Node>
<StgValue><ssdm name="empty_4878"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1132  %tmp_2187_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2187_i"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i:1137  %tmp_42_15_5_i = zext i1 %tmp_41_15_5_i to i16

]]></Node>
<StgValue><ssdm name="tmp_42_15_5_i"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1138  %empty_4879 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2187_i)

]]></Node>
<StgValue><ssdm name="empty_4879"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1139  %tmp_2188_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2188_i"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1144  %tmp_42_15_6_i_cast = zext i1 %tmp_41_15_6_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_15_6_i_cast"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1145  %empty_4880 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2188_i)

]]></Node>
<StgValue><ssdm name="empty_4880"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i:1146  %tmp_2189_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_2189_i"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i:1151  %tmp_42_15_7_i_cast = zext i1 %tmp_41_15_7_i to i2

]]></Node>
<StgValue><ssdm name="tmp_42_15_7_i_cast"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1152  %tmp458 = add i16 %tmp_42_15_5_i, %p_accu_V_0_15_i

]]></Node>
<StgValue><ssdm name="tmp458"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1153  %tmp459 = add i2 %tmp_42_15_4_i_cast, %tmp_42_15_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp459"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i:1154  %tmp459_cast = zext i2 %tmp459 to i16

]]></Node>
<StgValue><ssdm name="tmp459_cast"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1155  %tmp457 = add i16 %tmp458, %tmp459_cast

]]></Node>
<StgValue><ssdm name="tmp457"/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1156  %tmp461 = add i2 %tmp_42_15_i_cast, %tmp_42_15_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp461"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:1157  %tmp461_cast = zext i2 %tmp461 to i3

]]></Node>
<StgValue><ssdm name="tmp461_cast"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1158  %tmp463 = add i2 %tmp_42_15_7_i_cast, %tmp_42_15_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp463"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i:1159  %tmp462 = add i2 %tmp_42_15_2_i_cast, %tmp463

]]></Node>
<StgValue><ssdm name="tmp462"/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i:1160  %tmp462_cast = zext i2 %tmp462 to i3

]]></Node>
<StgValue><ssdm name="tmp462_cast"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i:1161  %tmp460 = add i3 %tmp461_cast, %tmp462_cast

]]></Node>
<StgValue><ssdm name="tmp460"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i:1162  %tmp460_cast = zext i3 %tmp460 to i16

]]></Node>
<StgValue><ssdm name="tmp460_cast"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1163  %accu_0_15_V = add i16 %tmp457, %tmp460_cast

]]></Node>
<StgValue><ssdm name="accu_0_15_V"/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i:1164  %empty_4881 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_2189_i)

]]></Node>
<StgValue><ssdm name="empty_4881"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1168  store i16 %accu_0_15_V, i16* %accu_V_0_15_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1169  store i16 %accu_0_14_V, i16* %accu_V_0_14_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1170  store i16 %accu_0_13_V, i16* %accu_V_0_13_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1171  store i16 %accu_0_12_V, i16* %accu_V_0_12_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1172  store i16 %accu_0_11_V, i16* %accu_V_0_11_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1173  store i16 %accu_0_10_V, i16* %accu_V_0_10_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1174  store i16 %accu_0_9_V, i16* %accu_V_0_9_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1175  store i16 %accu_0_8_V, i16* %accu_V_0_8_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1176  store i16 %accu_0_7_V, i16* %accu_V_0_7_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1177  store i16 %accu_0_6_V, i16* %accu_V_0_6_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1178  store i16 %accu_0_5_V, i16* %accu_V_0_5_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1179  store i16 %accu_0_4_V, i16* %accu_V_0_4_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1180  store i16 %accu_0_3_V, i16* %accu_V_0_3_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1181  store i16 %accu_0_2_V, i16* %accu_V_0_2_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1182  store i16 %accu_0_1_V, i16* %accu_V_0_1_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i:1183  store i16 %accu_0_0_V, i16* %accu_V_0_0_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:3  %threshs3_m_threshold_1 = load i16* %threshs3_m_threshold, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_1"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:6  %threshs3_m_threshold_3 = load i16* %threshs3_m_threshold_2, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_3"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:9  %threshs3_m_threshold_5 = load i16* %threshs3_m_threshold_4, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_5"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:12  %threshs3_m_threshold_7 = load i16* %threshs3_m_threshold_6, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_7"/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:15  %threshs3_m_threshold_9 = load i16* %threshs3_m_threshold_8, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_9"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:18  %threshs3_m_threshold_11 = load i16* %threshs3_m_threshold_10, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_11"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:21  %threshs3_m_threshold_13 = load i16* %threshs3_m_threshold_12, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_13"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:24  %threshs3_m_threshold_15 = load i16* %threshs3_m_threshold_14, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_15"/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:27  %threshs3_m_threshold_17 = load i16* %threshs3_m_threshold_16, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_17"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:30  %threshs3_m_threshold_19 = load i16* %threshs3_m_threshold_18, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_19"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:33  %threshs3_m_threshold_21 = load i16* %threshs3_m_threshold_20, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_21"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:36  %threshs3_m_threshold_23 = load i16* %threshs3_m_threshold_22, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_23"/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:39  %threshs3_m_threshold_25 = load i16* %threshs3_m_threshold_24, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_25"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:42  %threshs3_m_threshold_27 = load i16* %threshs3_m_threshold_26, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_27"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:45  %threshs3_m_threshold_29 = load i16* %threshs3_m_threshold_28, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_29"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="2">
<![CDATA[
.preheader50.0.i:48  %threshs3_m_threshold_31 = load i16* %threshs3_m_threshold_30, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1829" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:4  %tmp_i_i = icmp slt i16 %threshs3_m_threshold_1, %accu_0_0_V

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="1830" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:7  %tmp_i1436_i = icmp slt i16 %threshs3_m_threshold_3, %accu_0_1_V

]]></Node>
<StgValue><ssdm name="tmp_i1436_i"/></StgValue>
</operation>

<operation id="1831" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:10  %tmp_i1437_i = icmp slt i16 %threshs3_m_threshold_5, %accu_0_2_V

]]></Node>
<StgValue><ssdm name="tmp_i1437_i"/></StgValue>
</operation>

<operation id="1832" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:13  %tmp_i1438_i = icmp slt i16 %threshs3_m_threshold_7, %accu_0_3_V

]]></Node>
<StgValue><ssdm name="tmp_i1438_i"/></StgValue>
</operation>

<operation id="1833" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:16  %tmp_i1439_i = icmp slt i16 %threshs3_m_threshold_9, %accu_0_4_V

]]></Node>
<StgValue><ssdm name="tmp_i1439_i"/></StgValue>
</operation>

<operation id="1834" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:19  %tmp_i1440_i = icmp slt i16 %threshs3_m_threshold_11, %accu_0_5_V

]]></Node>
<StgValue><ssdm name="tmp_i1440_i"/></StgValue>
</operation>

<operation id="1835" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:22  %tmp_i1441_i = icmp slt i16 %threshs3_m_threshold_13, %accu_0_6_V

]]></Node>
<StgValue><ssdm name="tmp_i1441_i"/></StgValue>
</operation>

<operation id="1836" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:25  %tmp_i1442_i = icmp slt i16 %threshs3_m_threshold_15, %accu_0_7_V

]]></Node>
<StgValue><ssdm name="tmp_i1442_i"/></StgValue>
</operation>

<operation id="1837" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:28  %tmp_i1443_i = icmp slt i16 %threshs3_m_threshold_17, %accu_0_8_V

]]></Node>
<StgValue><ssdm name="tmp_i1443_i"/></StgValue>
</operation>

<operation id="1838" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:31  %tmp_i1444_i = icmp slt i16 %threshs3_m_threshold_19, %accu_0_9_V

]]></Node>
<StgValue><ssdm name="tmp_i1444_i"/></StgValue>
</operation>

<operation id="1839" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:34  %tmp_i1445_i = icmp slt i16 %threshs3_m_threshold_21, %accu_0_10_V

]]></Node>
<StgValue><ssdm name="tmp_i1445_i"/></StgValue>
</operation>

<operation id="1840" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:37  %tmp_i1446_i = icmp slt i16 %threshs3_m_threshold_23, %accu_0_11_V

]]></Node>
<StgValue><ssdm name="tmp_i1446_i"/></StgValue>
</operation>

<operation id="1841" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:40  %tmp_i1447_i = icmp slt i16 %threshs3_m_threshold_25, %accu_0_12_V

]]></Node>
<StgValue><ssdm name="tmp_i1447_i"/></StgValue>
</operation>

<operation id="1842" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:43  %tmp_i1448_i = icmp slt i16 %threshs3_m_threshold_27, %accu_0_13_V

]]></Node>
<StgValue><ssdm name="tmp_i1448_i"/></StgValue>
</operation>

<operation id="1843" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:46  %tmp_i1449_i = icmp slt i16 %threshs3_m_threshold_29, %accu_0_14_V

]]></Node>
<StgValue><ssdm name="tmp_i1449_i"/></StgValue>
</operation>

<operation id="1844" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50.0.i:49  %tmp_i1450_i = icmp slt i16 %threshs3_m_threshold_31, %accu_0_15_V

]]></Node>
<StgValue><ssdm name="tmp_i1450_i"/></StgValue>
</operation>

<operation id="1845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
.preheader50.0.i:50  %tmp_V_182 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_i1450_i, i1 %tmp_i1449_i, i1 %tmp_i1448_i, i1 %tmp_i1447_i, i1 %tmp_i1446_i, i1 %tmp_i1445_i, i1 %tmp_i1444_i, i1 %tmp_i1443_i, i1 %tmp_i1442_i, i1 %tmp_i1441_i, i1 %tmp_i1440_i, i1 %tmp_i1439_i, i1 %tmp_i1438_i, i1 %tmp_i1437_i, i1 %tmp_i1436_i, i1 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="tmp_V_182"/></StgValue>
</operation>

<operation id="1846" st_id="6" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader50.0.i:51  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_182)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.0.i:59  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
