/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Mar  8 15:41:57 GMT 2022
 * 
 */

/* Generation options: */
#ifndef __mkFPU_h__
#define __mkFPU_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkFPU module */
class MOD_mkFPU : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_CReg<tUInt8> INST_crg_done;
  MOD_CReg<tUInt8> INST_crg_done_1;
  MOD_Fifo<tUWide> INST_fpu_div_fOperands_S0;
  MOD_Fifo<tUWide> INST_fpu_div_fResult_S5;
  MOD_Fifo<tUWide> INST_fpu_div_fState_S1;
  MOD_Fifo<tUWide> INST_fpu_div_fState_S2;
  MOD_Fifo<tUWide> INST_fpu_div_fState_S3;
  MOD_Fifo<tUWide> INST_fpu_div_fState_S4;
  MOD_Fifo<tUWide> INST_fpu_madd_fOperand_S0;
  MOD_Fifo<tUWide> INST_fpu_madd_fProd_S2;
  MOD_Fifo<tUWide> INST_fpu_madd_fProd_S3;
  MOD_Fifo<tUWide> INST_fpu_madd_fResult_S9;
  MOD_Fifo<tUWide> INST_fpu_madd_fState_S1;
  MOD_Fifo<tUWide> INST_fpu_madd_fState_S2;
  MOD_Fifo<tUWide> INST_fpu_madd_fState_S3;
  MOD_Fifo<tUWide> INST_fpu_madd_fState_S4;
  MOD_Fifo<tUWide> INST_fpu_madd_fState_S5;
  MOD_Fifo<tUWide> INST_fpu_madd_fState_S6;
  MOD_Fifo<tUWide> INST_fpu_madd_fState_S7;
  MOD_Fifo<tUWide> INST_fpu_madd_fState_S8;
  MOD_Fifo<tUWide> INST_fpu_sqr_fOperand_S0;
  MOD_Fifo<tUWide> INST_fpu_sqr_fResult_S5;
  MOD_Fifo<tUWide> INST_fpu_sqr_fState_S1;
  MOD_Fifo<tUWide> INST_fpu_sqr_fState_S2;
  MOD_Fifo<tUWide> INST_fpu_sqr_fState_S3;
  MOD_Fifo<tUWide> INST_fpu_sqr_fState_S4;
  MOD_Fifo<tUWide> INST_iFifo;
  MOD_Fifo<tUInt8> INST_isDoubleFifo;
  MOD_Fifo<tUInt8> INST_isNegateFifo;
  MOD_CReg<tUWide> INST_oFifo_rv;
  MOD_Wire<tUWide> INST_resWire;
  MOD_Fifo<tUInt8> INST_resetReqsF;
  MOD_Fifo<tUInt8> INST_resetRspsF;
  MOD_Reg<tUWide> INST_rg_b;
  MOD_Reg<tUInt8> INST_rg_busy;
  MOD_Reg<tUInt8> INST_rg_busy_1;
  MOD_Reg<tUInt64> INST_rg_d;
  MOD_Reg<tUInt8> INST_rg_index;
  MOD_Reg<tUInt8> INST_rg_index_1;
  MOD_Reg<tUInt64> INST_rg_q;
  MOD_Reg<tUWide> INST_rg_r;
  MOD_Reg<tUWide> INST_rg_r_1;
  MOD_Reg<tUWide> INST_rg_res;
  MOD_Reg<tUWide> INST_rg_s;
  MOD_Fifo<tUInt8> INST_rmdFifo;
 
 /* Constructor */
 public:
  MOD_mkFPU(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_server_core_request_put;
  tUWide PORT_server_core_response_get;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_getResFromPipe_2;
  tUInt8 DEF_WILL_FIRE_RL_getResFromPipe_1;
  tUInt8 DEF_WILL_FIRE_RL_getResFromPipe;
  tUWide DEF_oFifo_rv_port1__read____d6708;
  tUWide DEF_fpu_div_fState_S1_first____d450;
  tUWide DEF_iFifo_first____d3018;
  tUWide DEF_fpu_sqr_fState_S1_first____d1204;
  tUWide DEF_fpu_div_fState_S2_first____d466;
  tUWide DEF_fpu_sqr_fState_S2_first____d1339;
  tUWide DEF_oFifo_rv_port0__read____d5331;
  tUInt8 DEF_iFifo_first__018_BITS_3_TO_0___d3019;
  tUInt8 DEF_fpu_div_fState_S1_first__50_BIT_318___d451;
  tUInt8 DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205;
  tUInt8 DEF_fpu_div_fState_S2_first__66_BIT_147___d467;
  tUInt8 DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340;
  tUInt8 DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035;
 
 /* Local definitions */
 private:
  tUWide DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993;
  tUWide DEF_b__h46732;
  tUInt8 DEF_rg_res_84_BIT_116___d985;
  tUWide DEF_fpu_madd_fState_S1_first____d1927;
  tUWide DEF_fpu_madd_fState_S5_first____d2544;
  tUWide DEF_fpu_madd_fState_S4_first____d2495;
  tUWide DEF_fpu_madd_fState_S7_first____d2584;
  tUWide DEF_fpu_madd_fState_S6_first____d2574;
  tUWide DEF_fpu_madd_fOperand_S0_first____d1782;
  tUWide DEF_fpu_sqr_fState_S3_first____d1356;
  tUWide DEF_fpu_div_fState_S3_first____d506;
  tUWide DEF_fpu_madd_fState_S3_first____d1946;
  tUWide DEF_fpu_madd_fState_S2_first____d1940;
  tUWide DEF_fpu_madd_fState_S8_first____d2891;
  tUWide DEF_fpu_sqr_fState_S4_first____d1666;
  tUWide DEF_fpu_div_fState_S4_first____d862;
  tUWide DEF_fpu_div_fOperands_S0_first____d36;
  tUWide DEF_rg_res___d984;
  tUWide DEF_rg_r_1___d999;
  tUWide DEF_s__h46730;
  tUWide DEF_b__h636;
  tUWide DEF_v__h124169;
  tUWide DEF_v__h123766;
  tUWide DEF_fpu_madd_fResult_S9_first____d5323;
  tUWide DEF_fpu_sqr_fResult_S5_first____d5327;
  tUWide DEF_fpu_div_fResult_S5_first____d5325;
  tUWide DEF_resWire_wget____d5342;
  tUWide DEF_fpu_sqr_fOperand_S0_first____d1047;
  tUInt64 DEF_b__h740;
  tUInt64 DEF_value__h33922;
  tUWide DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931;
  tUWide DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461;
  tUWide DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336;
  tUWide DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473;
  tUWide DEF_x__h47186;
  tUWide DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032;
  tUWide DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008;
  tUWide DEF_rg_r_1_BITS_115_TO_1___h47185;
  tUWide DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27;
  tUWide DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22;
  tUWide DEF_rg_r_0_BITS_114_TO_0___d16;
  tUWide DEF_value__h33398;
  tUWide DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039;
  tUWide DEF_rg_b_BITS_115_TO_2___h47131;
  tUWide DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422;
  tUWide DEF_sfdBC__h124371;
  tUWide DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962;
  tUWide DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961;
  tUWide DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431;
  tUWide DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430;
  tUWide DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424;
  tUWide DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575;
  tUWide DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545;
  tUWide DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496;
  tUWide DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893;
  tUWide DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668;
  tUWide DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864;
  tUWide DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585;
  tUWide DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357;
  tUWide DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536;
  tUWide DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947;
  tUWide DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477;
  tUWide DEF_x__h93412;
  tUWide DEF_value__h33878;
  tUWide DEF_sfdin__h141985;
  tUInt8 DEF_rg_r_BIT_115___h33904;
  tUWide DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201;
  tUWide DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061;
  tUWide DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200;
  tUWide DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072;
  tUWide DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199;
  tUWide DEF__885371657944020549648_CONCAT_DONTCARE___d1073;
  tUWide DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198;
  tUWide DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019;
  tUWide DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018;
  tUWide DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017;
  tUWide DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015;
  tUWide DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016;
  tUWide DEF_x__h66123;
  tUWide DEF_b___1__h84675;
  tUWide DEF__theResult___snd_fst__h47121;
  tUWide DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024;
  tUWide DEF_s__h47251;
  tUWide DEF__theResult___snd_snd__h47243;
  tUWide DEF_r__h47290;
  tUWide DEF_r__h47252;
  tUWide DEF__theResult___snd_fst__h47031;
  tUWide DEF_s__h47177;
  tUWide DEF_x__h47298;
  tUWide DEF__theResult___fst__h46990;
  tUWide DEF_x__h47219;
  tUWide DEF__theResult___snd_fst__h46992;
  tUWide DEF_x__h47266;
  tUWide DEF__theResult___snd_snd_snd__h46995;
  tUWide DEF__theResult___fst__h47119;
  tUWide DEF__theResult___snd_snd_snd__h47124;
  tUWide DEF__theResult___snd_snd__h47168;
  tUWide DEF_r__h47182;
  tUWide DEF_r__h47178;
  tUWide DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014;
  tUWide DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013;
  tUWide DEF_b__h47240;
  tUWide DEF__theResult___snd_snd_snd__h47034;
  tUWide DEF__theResult___fst__h47029;
  tUWide DEF_b__h47127;
  tUWide DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011;
  tUWide DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012;
  tUWide DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010;
  tUWide DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32;
  tUWide DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31;
  tUWide DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29;
  tUWide DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30;
  tUWide DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474;
  tUWide DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21;
  tUWide DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19;
  tUWide DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20;
  tUWide DEF__theResult___snd__h142022;
  tUWide DEF__theResult___snd__h142024;
  tUWide DEF__theResult___snd__h142036;
  tUWide DEF__theResult___snd__h142042;
  tUWide DEF__theResult___snd__h142065;
  tUWide DEF__theResult___snd__h142060;
  tUWide DEF__theResult___snd__h142008;
  tUWide DEF__theResult___fst__h125536;
  tUWide DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013;
  tUWide DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012;
  tUWide DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974;
  tUWide DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973;
  tUWide DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778;
  tUWide DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777;
  tUWide DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537;
  tUWide DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535;
  tUWide DEF_x__h125605;
  tUWide DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440;
  tUWide DEF_sum__h47238;
  tUWide DEF_sum__h47125;
  tUWide DEF_sfdBC__h123258;
  tUWide DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28;
  tUWide DEF_b__h33920;
  tUWide DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17;
  tUWide DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447;
  tUWide DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446;
  tUWide DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921;
  tUWide DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898;
  tUWide DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920;
  tUWide DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445;
  tUWide DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540;
  tUWide DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539;
  tUWide DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491;
  tUWide DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490;
  tUWide DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580;
  tUWide DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570;
  tUWide DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548;
  tUWide DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352;
  tUWide DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319;
  tUWide DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318;
  tUWide DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197;
  tUWide DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502;
  tUWide DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919;
  tUWide DEF_x__h32766;
  tUWide DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463;
  tUWide DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887;
  tUWide DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886;
  tUWide DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538;
  tUWide DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858;
  tUWide DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857;
  tUWide DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662;
  tUWide DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661;
  tUWide DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320;
  tUWide DEF__0_CONCAT_DONTCARE___d1211;
  tUWide DEF_b__h33397;
  tUWide DEF_s__h65878;
  tUWide DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703;
  tUWide DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590;
  tUWide DEF__0_CONCAT_DONTCARE___d6707;
  tUWide DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321;
 
 /* Rules */
 public:
  void RL_work();
  void RL_fpu_div_s1_stage();
  void RL_fpu_div_s2_stage();
  void RL_fpu_div_s3_stage();
  void RL_fpu_div_s4_stage();
  void RL_fpu_div_s5_stage();
  void RL_work_1();
  void RL_fpu_sqr_s1_stage();
  void RL_fpu_sqr_s2_stage();
  void RL_fpu_sqr_s3_stage();
  void RL_fpu_sqr_s4_stage();
  void RL_fpu_sqr_s5_stage();
  void RL_fpu_madd_s1_stage();
  void RL_fpu_madd_s2_stage();
  void RL_fpu_madd_s3_stage();
  void RL_fpu_madd_s4_stage();
  void RL_fpu_madd_s5_stage();
  void RL_fpu_madd_s6_stage();
  void RL_fpu_madd_s7_stage();
  void RL_fpu_madd_s8_stage();
  void RL_fpu_madd_s9_stage();
  void RL_start_op();
  void RL_getResFromPipe();
  void RL_getResFromPipe_1();
  void RL_getResFromPipe_2();
  void RL_passResult();
  void RL_rl_reset();
  void __me_check_22();
 
 /* Methods */
 public:
  void METH_server_core_request_put(tUWide ARG_server_core_request_put);
  tUInt8 METH_RDY_server_core_request_put();
  tUWide METH_server_core_response_get();
  tUInt8 METH_RDY_server_core_response_get();
  void METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put);
  tUInt8 METH_RDY_server_reset_request_put();
  void METH_server_reset_response_get();
  tUInt8 METH_RDY_server_reset_response_get();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkFPU &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkFPU &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkFPU &backing);
};

#endif /* ifndef __mkFPU_h__ */
