m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/simulation/modelsim
Edut
Z1 w1632508641
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z4 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/DUT.vhdl
Z5 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/DUT.vhdl
l0
L4 1
Vj9aOVKXF96]jRn?U5_mi50
!s100 9=^ZC=4Al7IflHWVXMZLU2
Z6 OV;C;2020.1;71
31
Z7 !s110 1632508857
!i10b 1
Z8 !s108 1632508857.000000
Z9 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/DUT.vhdl|
Z10 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/DUT.vhdl|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 j9aOVKXF96]jRn?U5_mi50
!i122 1
l19
L11 22
VS3^A7[NAe:nC7b<:dLMd93
!s100 79^^BX3LN=[0oPAZ;[PT51
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Escrabble
Z13 w1632508638
R2
R3
!i122 0
R0
Z14 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/Scrabble.vhdl
Z15 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/Scrabble.vhdl
l0
L5 1
VBA4C]eNcY4iR1U`VKUT3i3
!s100 D1zlgAZ0ck07UOnfEIeF^1
R6
31
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/Scrabble.vhdl|
Z17 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/Scrabble.vhdl|
!i113 1
R11
R12
Abm
R2
R3
DEx4 work 8 scrabble 0 22 BA4C]eNcY4iR1U`VKUT3i3
!i122 0
l15
L14 19
VI5=P?fGe[0aMU>eTDgQ0Z2
!s100 Aa3DNI1lKi<4K`f2z:Z?E2
R6
31
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Etestbench
Z18 w1632508365
R3
R2
!i122 2
R0
Z19 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/testbench.vhdl
Z20 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/testbench.vhdl
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
R7
!i10b 1
R8
Z21 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/testbench.vhdl|
!s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/testbench.vhdl|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 2
l69
L9 132
VHjakjdd@O?^;_gj[Bgg4T1
!s100 E7kKGfgJ=[cD`15SIQ;hc0
R6
31
R7
!i10b 1
R8
R21
Z22 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/Scrabble/testbench.vhdl|
!i113 1
R11
R12
