# Reading E:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:53 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:54 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 02:18:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:55 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 02:18:55 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:55 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 02:18:56 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:56 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 02:18:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:56 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:18:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:56 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 02:18:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:56 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 02:18:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:56 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 02:18:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:56 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 02:18:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:56 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 02:18:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 02:18:56 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(316): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(462): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(717): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(698).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(716): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(700).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(715): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(699).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(714): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(697).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(712): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(497).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(711): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(334).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(710): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(323).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(709): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(331).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14703 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1022)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1022
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:42 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 02:30:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:42 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 02:30:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:42 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 02:30:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:42 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 02:30:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:42 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:30:43 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 02:30:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:30:48 on Apr 16,2025, Elapsed time: 0:11:52
# Errors: 0, Warnings: 13
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 02:30:48 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(316): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(462): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(717): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(698).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(716): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(700).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(715): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(699).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(714): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(697).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(712): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(497).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(711): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(334).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(710): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(323).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(709): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(331).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14703 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1022)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1022
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:24 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 02:39:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:24 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 02:39:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:24 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 02:39:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:24 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 02:39:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:24 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 02:39:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:24 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 02:39:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:24 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:39:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:24 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:25 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 02:39:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:39:29 on Apr 16,2025, Elapsed time: 0:08:41
# Errors: 0, Warnings: 13
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 02:39:29 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(316): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(462): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(717): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(698).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(716): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(700).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(715): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(699).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(714): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(697).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(712): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(497).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(711): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(334).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(710): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(323).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(709): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(331).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14703 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1022)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1022
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 02:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 02:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 02:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 02:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 02:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:40:25 on Apr 16,2025, Elapsed time: 0:00:56
# Errors: 0, Warnings: 13
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 02:40:25 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(316): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(462): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(717): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(698).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(716): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(700).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(715): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(699).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(714): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(697).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(712): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(497).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(711): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(334).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(710): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(323).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(709): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(331).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14703 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1022)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1022
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:37 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 02:44:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:37 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 02:44:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:37 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 02:44:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:37 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 02:44:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:37 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 02:44:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:37 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 02:44:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:37 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:38 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 02:44:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:44:39 on Apr 16,2025, Elapsed time: 0:04:14
# Errors: 0, Warnings: 13
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 02:44:39 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(317): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(329): [PCDPC] - Port size (64) does not match connection size (1) for port 'in'. The port definition is at: ./zero_checker.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/cbz_zero_checker File: ./zero_checker.sv
# ** Warning: (vsim-3015) ./cpu.sv(463): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(718): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(699).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(717): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(701).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(716): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(700).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(715): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(698).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(713): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(498).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(712): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(335).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(711): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(324).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(710): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(332).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Error: Assertion error.
#    Time: 11250 ns  Scope: cpu_testbench.dut.instruction_memory File: ./instructmem.sv Line: 132
# ** Error: Assertion error.
#    Time: 11750 ns  Scope: cpu_testbench.dut.instruction_memory File: ./instructmem.sv Line: 132
# ** Note: $stop    : ./cpu.sv(1023)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1023
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 02:46:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:13 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 02:46:14 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:14 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:46:14 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:14 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 02:46:14 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:14 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 02:46:14 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:14 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 02:46:14 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:14 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 02:46:14 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:14 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 02:46:14 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:46:18 on Apr 16,2025, Elapsed time: 0:01:39
# Errors: 2, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 02:46:18 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(317): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(463): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(718): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(699).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(717): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(701).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(716): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(700).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(715): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(698).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(713): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(498).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(712): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(335).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(711): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(324).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(710): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(332).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1023)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1023
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:50:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:39 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 02:50:40 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:40 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 02:50:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:40 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 02:50:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:40 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 02:50:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:40 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 02:50:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:50:51 on Apr 16,2025, Elapsed time: 0:04:33
# Errors: 0, Warnings: 13
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 02:50:51 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(316): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(461): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(716): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(697).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(715): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(699).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(714): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(698).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(713): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(696).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(711): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(496).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(710): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(341).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(709): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(323).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(708): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(338).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1021)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1021
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:00:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:56 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:57 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:00:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:01:04 on Apr 16,2025, Elapsed time: 0:10:13
# Errors: 0, Warnings: 13
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:01:04 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(340): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(485): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(740): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(721).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(739): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(723).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(738): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(722).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(737): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(720).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(735): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(520).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(734): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(365).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(733): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(347).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(732): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(362).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(988)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 988
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:05:45 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:45 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:05:46 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:46 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:05:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:46 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:05:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:46 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:05:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:46 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:05:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:05:46 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(303): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# -- Compiling module cpu_testbench
# End time: 03:05:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:22 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:06:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:22 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:06:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:22 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:06:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:22 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:06:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:22 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:23 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:06:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:06:30 on Apr 16,2025, Elapsed time: 0:05:26
# Errors: 4, Warnings: 15
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:06:30 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(343): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(488): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(743): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(724).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(742): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(726).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(741): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(725).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(740): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(723).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(738): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(523).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(737): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(368).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(736): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(350).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(735): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(365).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ./cpu.sv(995)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 995
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:38 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:08:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:39 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:08:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:39 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:08:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:39 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:08:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:39 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:08:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:08:47 on Apr 16,2025, Elapsed time: 0:02:17
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:08:47 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(343): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(488): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(743): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(724).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(742): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(726).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(741): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(725).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(740): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(723).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(738): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(523).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(737): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(368).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(736): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(350).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(735): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(365).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(995)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 995
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:26 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:09:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:26 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:09:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:26 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:09:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:26 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:09:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:26 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:09:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:26 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:09:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:26 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:27 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:27 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:27 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:27 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:27 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:27 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:27 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:27 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:27 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(805): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./cpu.sv(930): near "default": syntax error, unexpected default.
# ** Error: ./cpu.sv(825): 'OPCODE_ADDS' already exists; must not be redefined as a named block
# ** Error: ./cpu.sv(840): 'OPCODE_AND' already exists; must not be redefined as a named block
# ** Error: ./cpu.sv(855): 'OPCODE_EOR' already exists; must not be redefined as a named block
# ** Error: ./cpu.sv(870): 'OPCODE_LDUR' already exists; must not be redefined as a named block
# ** Error: ./cpu.sv(885): 'OPCODE_LSR' already exists; must not be redefined as a named block
# ** Error: ./cpu.sv(900): 'OPCODE_STUR' already exists; must not be redefined as a named block
# ** Error: ./cpu.sv(915): 'OPCODE_SUBS' already exists; must not be redefined as a named block
# ** Error: (vlog-13069) ./cpu.sv(951): near "endcase": syntax error, unexpected endcase.
# ** Error (suppressible): ./cpu.sv(966): (vlog-2388) 'reset' already declared in this scope (cpu).
# ** Error (suppressible): ./cpu.sv(978): (vlog-2388) 'i' already declared in this scope (cpu).
# End time: 03:09:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:10:41 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:10:41 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:10:41 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:10:41 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:10:41 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:10:41 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:10:41 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:10:41 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:41 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:42 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:10:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:14:06 on Apr 16,2025, Elapsed time: 0:05:19
# Errors: 13, Warnings: 15
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:14:06 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(343): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(488): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(743): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(724).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(742): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(726).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(741): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(725).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(740): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(723).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(738): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(523).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(737): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(368).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(736): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(350).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(735): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(365).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(995)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 995
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:18:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:18:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:18:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:18:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:18:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:18:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:18:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:18:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:18:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:57 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Warning: ./cpu.sv(805): (vlog-2697) MSB of part-select into 'OPCODE_NOOP' is out of bounds.
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:58 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:18:58 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:19:04 on Apr 16,2025, Elapsed time: 0:04:58
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:19:04 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(343): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(488): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(743): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(724).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(742): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(726).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(741): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(725).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(740): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(723).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(738): Variable '/cpu_testbench/dut/rf_instruction', driven via a port connection, is multiply driven. See ./cpu.sv(523).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(737): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(368).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(736): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(350).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(735): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(365).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(995)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 995
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:20:46 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:46 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Warning: ./cpu.sv(805): (vlog-2697) MSB of part-select into 'OPCODE_NOOP' is out of bounds.
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:20:47 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:47 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:20:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:47 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:20:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:47 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:20:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:47 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:20:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:47 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:20:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:47 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:20:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:47 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:20:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:21:13 on Apr 16,2025, Elapsed time: 0:02:09
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:21:14 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(343): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(488): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(995)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 995
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Warning: ./cpu.sv(806): (vlog-2697) MSB of part-select into 'OPCODE_NOOP' is out of bounds.
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:24:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:39 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:24:40 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:40 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:24:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:40 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:24:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:40 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:24:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:40 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:24:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:40 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:24:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:24:47 on Apr 16,2025, Elapsed time: 0:03:33
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:24:47 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(343): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(488): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(996)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 996
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Warning: ./cpu.sv(806): (vlog-2697) MSB of part-select into 'OPCODE_NOOP' is out of bounds.
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:25:42 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:42 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:25:43 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:43 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:25:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:43 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:25:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:43 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:25:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:43 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:25:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:43 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:25:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:43 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:25:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:25:51 on Apr 16,2025, Elapsed time: 0:01:04
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:25:51 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(488): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: Design size of 14706 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(996)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 996
do runlab.od
# Cannot open macro file: runlab.od
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:27:02 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:02 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:27:03 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:03 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:27:03 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:03 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:27:03 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:03 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:27:03 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:03 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(488): near "(": syntax error, unexpected '(', expecting ';' or ','.
# -- Compiling module cpu_testbench
# End time: 03:27:03 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:27:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:36 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Warning: ./cpu.sv(806): (vlog-2697) MSB of part-select into 'OPCODE_NOOP' is out of bounds.
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:37 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:27:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:27:43 on Apr 16,2025, Elapsed time: 0:01:52
# Errors: 5, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:27:43 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(498): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/ex_w_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(498): [PCDPC] - Port size (64) does not match connection size (5) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/ex_w_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(506): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem_w_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(506): [PCDPC] - Port size (64) does not match connection size (5) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem_w_reg File: ./register.sv
# ** Warning: Design size of 14588 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(996)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 996
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:43 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:28:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:43 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:28:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:43 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:28:43 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:28:44 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(488): near "(": syntax error, unexpected '(', expecting ';' or ','.
# ** Error: (vlog-13069) ./cpu.sv(498): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: (vlog-13069) ./cpu.sv(506): near "#": syntax error, unexpected '#', expecting ';'.
# -- Compiling module cpu_testbench
# End time: 03:28:44 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:25 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:29:25 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:26 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:29:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:26 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:29:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:26 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:29:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:26 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:29:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:26 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:29:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:26 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(488): near "#": syntax error, unexpected '#', expecting ';'.
# -- Compiling module cpu_testbench
# End time: 03:29:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:30:07 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:07 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:30:08 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:08 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(488): near "#": syntax error, unexpected '#', expecting ';'.
# -- Compiling module cpu_testbench
# End time: 03:30:08 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:31 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:30:31 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:31 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:30:31 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:31 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:30:31 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:31 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:30:31 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:31 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:30:31 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:31 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:30:31 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:31 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:30:31 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:31 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Warning: ./cpu.sv(806): (vlog-2697) MSB of part-select into 'OPCODE_NOOP' is out of bounds.
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:32 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:30:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:30:38 on Apr 16,2025, Elapsed time: 0:02:55
# Errors: 14, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:30:38 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14352 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(996)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 996
