// Seed: 1792428057
module module_0 #(
    parameter id_1 = 32'd21
);
  wire _id_1 = !-1;
  supply0 [-1 : id_1] id_2 = -1, id_3 = id_2, id_4 = 1, id_5 = -1;
  assign module_1.id_1 = 0;
  union packed {
    logic id_6;
    logic id_7;
    logic id_8;
  } id_9;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wire id_3,
    output supply0 id_4,
    input wor id_5
);
  genvar id_7;
  logic id_8;
  ;
  logic id_9;
  wor id_10, id_11;
  assign id_10 = 1;
  and primCall (id_0, id_1, id_10, id_11, id_12, id_13, id_5, id_7, id_8, id_9);
  tri0 id_12 = id_10 - 1;
  wire id_13;
  module_0 modCall_1 ();
  assign id_12 = 1'b0;
endmodule
