/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 15:18:00 2010
 *                 MD5 Checksum         bdf8d5080847df3bd92848d5b0a3a329
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_WFE_FS_H__
#define BCHP_DS_WFE_FS_H__

/***************************************************************************
 *DS_WFE_FS - WFE Sample Clock Domain Registers
 ***************************************************************************/
#define BCHP_DS_WFE_FS_DPM_ID                    0x00091000 /* DPM source channel bin ID */
#define BCHP_DS_WFE_FS_DPM                       0x00091004 /* DPM register for control signals */
#define BCHP_DS_WFE_FS_DPM_DCI                   0x00091008 /* DPM DC Canceller I Integrator Value */
#define BCHP_DS_WFE_FS_DPM_DCQ                   0x0009100c /* DPM DC Canceller Q Integrator Value */
#define BCHP_DS_WFE_FS_DPMK2                     0x00091010 /* DPM register for control signals */
#define BCHP_DS_WFE_FS_DPM_DCK2I                 0x00091014 /* DPM DC Canceller I Integrator Value */
#define BCHP_DS_WFE_FS_DPM_DCK2Q                 0x00091018 /* DPM DC Canceller Q Integrator Value */
#define BCHP_DS_WFE_FS_WFEBIST_LEN               0x0009101c /* WFE BIST Register */
#define BCHP_DS_WFE_FS_WFECRC                    0x00091020 /* WFE CRC Register */
#define BCHP_DS_WFE_FS_LFSR                      0x00091024 /* Spare register */
#define BCHP_DS_WFE_FS_PPF_CTRL                  0x0009102c /* PPF control register */

/***************************************************************************
 *DPM_ID - DPM source channel bin ID
 ***************************************************************************/
/* DS_WFE_FS :: DPM_ID :: reserved0 [31:04] */
#define BCHP_DS_WFE_FS_DPM_ID_reserved0_MASK                       0xfffffff0
#define BCHP_DS_WFE_FS_DPM_ID_reserved0_SHIFT                      4

/* DS_WFE_FS :: DPM_ID :: DPM_CHAN_SEL [03:00] */
#define BCHP_DS_WFE_FS_DPM_ID_DPM_CHAN_SEL_MASK                    0x0000000f
#define BCHP_DS_WFE_FS_DPM_ID_DPM_CHAN_SEL_SHIFT                   0

/***************************************************************************
 *DPM - DPM register for control signals
 ***************************************************************************/
/* DS_WFE_FS :: DPM :: DPMDC_FRZ [31:31] */
#define BCHP_DS_WFE_FS_DPM_DPMDC_FRZ_MASK                          0x80000000
#define BCHP_DS_WFE_FS_DPM_DPMDC_FRZ_SHIFT                         31

/* DS_WFE_FS :: DPM :: reserved0 [30:30] */
#define BCHP_DS_WFE_FS_DPM_reserved0_MASK                          0x40000000
#define BCHP_DS_WFE_FS_DPM_reserved0_SHIFT                         30

/* DS_WFE_FS :: DPM :: DPMDCBYP [29:29] */
#define BCHP_DS_WFE_FS_DPM_DPMDCBYP_MASK                           0x20000000
#define BCHP_DS_WFE_FS_DPM_DPMDCBYP_SHIFT                          29

/* DS_WFE_FS :: DPM :: DPMCMULTBYP [28:28] */
#define BCHP_DS_WFE_FS_DPM_DPMCMULTBYP_MASK                        0x10000000
#define BCHP_DS_WFE_FS_DPM_DPMCMULTBYP_SHIFT                       28

/* DS_WFE_FS :: DPM :: DPMFCW [27:04] */
#define BCHP_DS_WFE_FS_DPM_DPMFCW_MASK                             0x0ffffff0
#define BCHP_DS_WFE_FS_DPM_DPMFCW_SHIFT                            4

/* DS_WFE_FS :: DPM :: DPMDCRST [03:03] */
#define BCHP_DS_WFE_FS_DPM_DPMDCRST_MASK                           0x00000008
#define BCHP_DS_WFE_FS_DPM_DPMDCRST_SHIFT                          3

/* DS_WFE_FS :: DPM :: DPMNOTCHBWC [02:00] */
#define BCHP_DS_WFE_FS_DPM_DPMNOTCHBWC_MASK                        0x00000007
#define BCHP_DS_WFE_FS_DPM_DPMNOTCHBWC_SHIFT                       0

/***************************************************************************
 *DPM_DCI - DPM DC Canceller I Integrator Value
 ***************************************************************************/
/* DS_WFE_FS :: DPM_DCI :: DCIVAL [31:00] */
#define BCHP_DS_WFE_FS_DPM_DCI_DCIVAL_MASK                         0xffffffff
#define BCHP_DS_WFE_FS_DPM_DCI_DCIVAL_SHIFT                        0

/***************************************************************************
 *DPM_DCQ - DPM DC Canceller Q Integrator Value
 ***************************************************************************/
/* DS_WFE_FS :: DPM_DCQ :: DCQVAL [31:00] */
#define BCHP_DS_WFE_FS_DPM_DCQ_DCQVAL_MASK                         0xffffffff
#define BCHP_DS_WFE_FS_DPM_DCQ_DCQVAL_SHIFT                        0

/***************************************************************************
 *DPMK2 - DPM register for control signals
 ***************************************************************************/
/* DS_WFE_FS :: DPMK2 :: reserved0 [31:04] */
#define BCHP_DS_WFE_FS_DPMK2_reserved0_MASK                        0xfffffff0
#define BCHP_DS_WFE_FS_DPMK2_reserved0_SHIFT                       4

/* DS_WFE_FS :: DPMK2 :: DPMK2DCFRZ [03:03] */
#define BCHP_DS_WFE_FS_DPMK2_DPMK2DCFRZ_MASK                       0x00000008
#define BCHP_DS_WFE_FS_DPMK2_DPMK2DCFRZ_SHIFT                      3

/* DS_WFE_FS :: DPMK2 :: DPMK2DCRST [02:02] */
#define BCHP_DS_WFE_FS_DPMK2_DPMK2DCRST_MASK                       0x00000004
#define BCHP_DS_WFE_FS_DPMK2_DPMK2DCRST_SHIFT                      2

/* DS_WFE_FS :: DPMK2 :: DPMK2NOTCHBWC [01:00] */
#define BCHP_DS_WFE_FS_DPMK2_DPMK2NOTCHBWC_MASK                    0x00000003
#define BCHP_DS_WFE_FS_DPMK2_DPMK2NOTCHBWC_SHIFT                   0

/***************************************************************************
 *DPM_DCK2I - DPM DC Canceller I Integrator Value
 ***************************************************************************/
/* DS_WFE_FS :: DPM_DCK2I :: DCIVAL [31:00] */
#define BCHP_DS_WFE_FS_DPM_DCK2I_DCIVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_FS_DPM_DCK2I_DCIVAL_SHIFT                      0

/***************************************************************************
 *DPM_DCK2Q - DPM DC Canceller Q Integrator Value
 ***************************************************************************/
/* DS_WFE_FS :: DPM_DCK2Q :: DCQVAL [31:00] */
#define BCHP_DS_WFE_FS_DPM_DCK2Q_DCQVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_FS_DPM_DCK2Q_DCQVAL_SHIFT                      0

/***************************************************************************
 *WFEBIST_LEN - WFE BIST Register
 ***************************************************************************/
/* DS_WFE_FS :: WFEBIST_LEN :: reserved0 [31:20] */
#define BCHP_DS_WFE_FS_WFEBIST_LEN_reserved0_MASK                  0xfff00000
#define BCHP_DS_WFE_FS_WFEBIST_LEN_reserved0_SHIFT                 20

/* DS_WFE_FS :: WFEBIST_LEN :: DURATION [19:00] */
#define BCHP_DS_WFE_FS_WFEBIST_LEN_DURATION_MASK                   0x000fffff
#define BCHP_DS_WFE_FS_WFEBIST_LEN_DURATION_SHIFT                  0

/***************************************************************************
 *WFECRC - WFE CRC Register
 ***************************************************************************/
/* DS_WFE_FS :: WFECRC :: BIST_CRC [31:00] */
#define BCHP_DS_WFE_FS_WFECRC_BIST_CRC_MASK                        0xffffffff
#define BCHP_DS_WFE_FS_WFECRC_BIST_CRC_SHIFT                       0

/***************************************************************************
 *LFSR - Spare register
 ***************************************************************************/
/* DS_WFE_FS :: LFSR :: reserved_for_eco0 [31:02] */
#define BCHP_DS_WFE_FS_LFSR_reserved_for_eco0_MASK                 0xfffffffc
#define BCHP_DS_WFE_FS_LFSR_reserved_for_eco0_SHIFT                2

/* DS_WFE_FS :: LFSR :: LFSR_EN [01:01] */
#define BCHP_DS_WFE_FS_LFSR_LFSR_EN_MASK                           0x00000002
#define BCHP_DS_WFE_FS_LFSR_LFSR_EN_SHIFT                          1

/* DS_WFE_FS :: LFSR :: LFSR_SEL [00:00] */
#define BCHP_DS_WFE_FS_LFSR_LFSR_SEL_MASK                          0x00000001
#define BCHP_DS_WFE_FS_LFSR_LFSR_SEL_SHIFT                         0

/***************************************************************************
 *PPF_CTRL - PPF control register
 ***************************************************************************/
/* DS_WFE_FS :: PPF_CTRL :: reserved_for_eco0 [31:01] */
#define BCHP_DS_WFE_FS_PPF_CTRL_reserved_for_eco0_MASK             0xfffffffe
#define BCHP_DS_WFE_FS_PPF_CTRL_reserved_for_eco0_SHIFT            1

/* DS_WFE_FS :: PPF_CTRL :: RESET_PPF [00:00] */
#define BCHP_DS_WFE_FS_PPF_CTRL_RESET_PPF_MASK                     0x00000001
#define BCHP_DS_WFE_FS_PPF_CTRL_RESET_PPF_SHIFT                    0

#endif /* #ifndef BCHP_DS_WFE_FS_H__ */

/* End of File */
