#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 16 16:37:46 2022
# Process ID: 7556
# Current directory: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5228 C:\Users\smn90\Desktop\Ultrasonic\v1.1\Vivado\Ultrasonicv2.0\Ultrasonicv2.0.xpr
# Log file: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/vivado.log
# Journal file: C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: top_ultrasonic
INFO: [Device 21-403] Loading part xc7z020clg400-3
WARNING: [Synth 8-2292] literal value truncated to fit in 18 bits [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1182.180 ; gain = 165.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_ultrasonic' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
	Parameter AB bound to: 18'b001001001111100000 
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
ERROR: [Synth 8-448] named port connection 'sys_clk50m' does not exist for instance 'display_sys1' of module 'display' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-7556-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-7556-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'top_ultrasonic' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.414 ; gain = 205.820
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: top_ultrasonic
WARNING: [Synth 8-2292] literal value truncated to fit in 18 bits [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_ultrasonic' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/measurement.v:1]
ERROR: [Synth 8-448] named port connection 'sys_clk50' does not exist for instance 'measurement_sys1' of module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:16]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
	Parameter AB bound to: 18'b001001001111100000 
ERROR: [Synth 8-6156] failed synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/display.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'top_ultrasonic' [C:/Users/smn90/Desktop/Ultrasonic/v1.1/RTL/top_wave.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1243.375 ; gain = 20.961
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 16:40:48 2022...
