// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition"

// DATE "06/14/2019 10:36:00"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module RegisterFile (
	Dado1,
	Dado2,
	RegEsc,
	Fonte1,
	Fonte2,
	Esc,
	Clk,
	Dado);
output 	[31:0] Dado1;
output 	[31:0] Dado2;
input 	[1:0] RegEsc;
input 	[1:0] Fonte1;
input 	[1:0] Fonte2;
input 	Esc;
input 	Clk;
input 	[31:0] Dado;

// Design Ports Information
// Dado1[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[2]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[3]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[6]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[8]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[9]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[10]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[11]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[12]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[13]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[14]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[15]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[16]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[17]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[18]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[19]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[20]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[21]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[22]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[23]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[24]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[25]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[26]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[27]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[28]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[29]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[30]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado1[31]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[0]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[2]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[3]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[5]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[7]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[8]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[9]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[10]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[11]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[12]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[13]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[14]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[15]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[16]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[17]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[18]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[19]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[20]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[21]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[22]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[23]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[24]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[25]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[26]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[27]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[28]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[29]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[30]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dado2[31]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Fonte1[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Fonte1[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Esc	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Fonte2[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Fonte2[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[0]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RegEsc[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RegEsc[1]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[1]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[2]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[3]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[4]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[5]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[6]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[7]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[8]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[9]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[10]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[11]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[12]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[13]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[14]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[15]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[16]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[17]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[18]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[19]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[20]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[21]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[22]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[23]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[24]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[25]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[26]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[27]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[28]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[29]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[30]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Dado[31]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TP2_v.sdo");
// synopsys translate_on

wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \RegB[0]~feeder_combout ;
wire \Esc~combout ;
wire \RegB[0]~0_combout ;
wire \RegA[0]~feeder_combout ;
wire \RegA[0]~0_combout ;
wire \Dado1[0]~0_combout ;
wire \Acc[0]~0_combout ;
wire \Dado1[0]~32_combout ;
wire \Dado1[0]~reg0_regout ;
wire \RegB[1]~feeder_combout ;
wire \Dado1[1]~1_combout ;
wire \Dado1[1]~reg0_regout ;
wire \RegB[2]~feeder_combout ;
wire \Dado1[2]~2_combout ;
wire \Acc[2]~feeder_combout ;
wire \Dado1[2]~reg0_regout ;
wire \Dado1[3]~3_combout ;
wire \Dado1[3]~reg0_regout ;
wire \RegB[4]~feeder_combout ;
wire \Dado1[4]~4_combout ;
wire \Dado1[4]~reg0_regout ;
wire \RegA[5]~feeder_combout ;
wire \Dado1[5]~5_combout ;
wire \Acc[5]~feeder_combout ;
wire \Dado1[5]~reg0_regout ;
wire \RegB[6]~feeder_combout ;
wire \RegA[6]~feeder_combout ;
wire \Dado1[6]~6_combout ;
wire \Acc[6]~feeder_combout ;
wire \Dado1[6]~reg0_regout ;
wire \RegB[7]~feeder_combout ;
wire \RegA[7]~feeder_combout ;
wire \Dado1[7]~7_combout ;
wire \Dado1[7]~reg0_regout ;
wire \RegA[8]~feeder_combout ;
wire \RegB[8]~feeder_combout ;
wire \Dado1[8]~8_combout ;
wire \Dado1[8]~reg0_regout ;
wire \RegA[9]~feeder_combout ;
wire \RegB[9]~feeder_combout ;
wire \Dado1[9]~9_combout ;
wire \Acc[9]~feeder_combout ;
wire \Dado1[9]~reg0_regout ;
wire \RegB[10]~feeder_combout ;
wire \RegA[10]~feeder_combout ;
wire \Dado1[10]~10_combout ;
wire \Acc[10]~feeder_combout ;
wire \Dado1[10]~reg0_regout ;
wire \RegA[11]~feeder_combout ;
wire \Dado1[11]~11_combout ;
wire \Dado1[11]~reg0_regout ;
wire \RegA[12]~feeder_combout ;
wire \RegB[12]~feeder_combout ;
wire \Dado1[12]~12_combout ;
wire \Acc[12]~feeder_combout ;
wire \Dado1[12]~reg0_regout ;
wire \RegA[13]~feeder_combout ;
wire \RegB[13]~feeder_combout ;
wire \Dado1[13]~13_combout ;
wire \Acc[13]~feeder_combout ;
wire \Dado1[13]~reg0_regout ;
wire \RegA[14]~feeder_combout ;
wire \RegB[14]~feeder_combout ;
wire \Dado1[14]~14_combout ;
wire \Acc[14]~feeder_combout ;
wire \Dado1[14]~reg0_regout ;
wire \RegA[15]~feeder_combout ;
wire \RegB[15]~feeder_combout ;
wire \Dado1[15]~15_combout ;
wire \Acc[15]~feeder_combout ;
wire \Dado1[15]~reg0_regout ;
wire \RegA[16]~feeder_combout ;
wire \Dado1[16]~16_combout ;
wire \Acc[16]~feeder_combout ;
wire \Dado1[16]~reg0_regout ;
wire \RegB[17]~feeder_combout ;
wire \RegA[17]~feeder_combout ;
wire \Dado1[17]~17_combout ;
wire \Dado1[17]~reg0_regout ;
wire \RegA[18]~feeder_combout ;
wire \RegB[18]~feeder_combout ;
wire \Dado1[18]~18_combout ;
wire \Acc[18]~feeder_combout ;
wire \Dado1[18]~reg0_regout ;
wire \RegB[19]~feeder_combout ;
wire \Dado1[19]~19_combout ;
wire \Acc[19]~feeder_combout ;
wire \Dado1[19]~reg0_regout ;
wire \RegA[20]~feeder_combout ;
wire \RegB[20]~feeder_combout ;
wire \Dado1[20]~20_combout ;
wire \Acc[20]~feeder_combout ;
wire \Dado1[20]~reg0_regout ;
wire \RegA[21]~feeder_combout ;
wire \RegB[21]~feeder_combout ;
wire \Dado1[21]~21_combout ;
wire \Acc[21]~feeder_combout ;
wire \Dado1[21]~reg0_regout ;
wire \RegA[22]~feeder_combout ;
wire \Dado1[22]~22_combout ;
wire \Acc[22]~feeder_combout ;
wire \Dado1[22]~reg0_regout ;
wire \RegB[23]~feeder_combout ;
wire \Dado1[23]~23_combout ;
wire \Acc[23]~feeder_combout ;
wire \Dado1[23]~reg0_regout ;
wire \RegA[24]~feeder_combout ;
wire \RegB[24]~feeder_combout ;
wire \Dado1[24]~24_combout ;
wire \Acc[24]~feeder_combout ;
wire \Dado1[24]~reg0_regout ;
wire \RegB[25]~feeder_combout ;
wire \Dado1[25]~25_combout ;
wire \Dado1[25]~reg0_regout ;
wire \RegA[26]~feeder_combout ;
wire \RegB[26]~feeder_combout ;
wire \Dado1[26]~26_combout ;
wire \Acc[26]~feeder_combout ;
wire \Dado1[26]~reg0_regout ;
wire \RegB[27]~feeder_combout ;
wire \Dado1[27]~27_combout ;
wire \Acc[27]~feeder_combout ;
wire \Dado1[27]~reg0_regout ;
wire \RegB[28]~feeder_combout ;
wire \Dado1[28]~28_combout ;
wire \Dado1[28]~reg0_regout ;
wire \RegB[29]~feeder_combout ;
wire \RegA[29]~feeder_combout ;
wire \Dado1[29]~29_combout ;
wire \Acc[29]~feeder_combout ;
wire \Dado1[29]~reg0_regout ;
wire \RegB[30]~feeder_combout ;
wire \RegA[30]~feeder_combout ;
wire \Dado1[30]~30_combout ;
wire \Acc[30]~feeder_combout ;
wire \Dado1[30]~reg0_regout ;
wire \RegA[31]~feeder_combout ;
wire \RegB[31]~feeder_combout ;
wire \Dado1[31]~31_combout ;
wire \Acc[31]~feeder_combout ;
wire \Dado1[31]~reg0_regout ;
wire \Dado2[0]~0_combout ;
wire \Dado2[0]~32_combout ;
wire \Dado2[0]~reg0_regout ;
wire \Dado2[1]~1_combout ;
wire \Dado2[1]~reg0_regout ;
wire \RegA[2]~feeder_combout ;
wire \Dado2[2]~2_combout ;
wire \Dado2[2]~reg0_regout ;
wire \RegB[3]~feeder_combout ;
wire \Dado2[3]~3_combout ;
wire \Dado2[3]~reg0_regout ;
wire \Dado2[4]~4_combout ;
wire \Dado2[4]~reg0_regout ;
wire \RegB[5]~feeder_combout ;
wire \Dado2[5]~5_combout ;
wire \Dado2[5]~reg0_regout ;
wire \Dado2[6]~6_combout ;
wire \Dado2[6]~reg0_regout ;
wire \Dado2[7]~7_combout ;
wire \Dado2[7]~reg0_regout ;
wire \Dado2[8]~8_combout ;
wire \Dado2[8]~reg0_regout ;
wire \Dado2[9]~9_combout ;
wire \Dado2[9]~reg0_regout ;
wire \Dado2[10]~10_combout ;
wire \Dado2[10]~reg0_regout ;
wire \Dado2[11]~11_combout ;
wire \Dado2[11]~reg0_regout ;
wire \Dado2[12]~12_combout ;
wire \Dado2[12]~reg0_regout ;
wire \Dado2[13]~13_combout ;
wire \Dado2[13]~reg0_regout ;
wire \Dado2[14]~14_combout ;
wire \Dado2[14]~reg0_regout ;
wire \Dado2[15]~15_combout ;
wire \Dado2[15]~reg0_regout ;
wire \RegB[16]~feeder_combout ;
wire \Dado2[16]~16_combout ;
wire \Dado2[16]~reg0_regout ;
wire \Dado2[17]~17_combout ;
wire \Dado2[17]~reg0_regout ;
wire \Dado2[18]~18_combout ;
wire \Dado2[18]~reg0_regout ;
wire \RegA[19]~feeder_combout ;
wire \Dado2[19]~19_combout ;
wire \Dado2[19]~reg0_regout ;
wire \Dado2[20]~20_combout ;
wire \Dado2[20]~reg0_regout ;
wire \Dado2[21]~21_combout ;
wire \Dado2[21]~reg0_regout ;
wire \RegB[22]~feeder_combout ;
wire \Dado2[22]~22_combout ;
wire \Dado2[22]~reg0_regout ;
wire \RegA[23]~feeder_combout ;
wire \Dado2[23]~23_combout ;
wire \Dado2[23]~reg0_regout ;
wire \Dado2[24]~24_combout ;
wire \Dado2[24]~reg0_regout ;
wire \RegA[25]~feeder_combout ;
wire \Dado2[25]~25_combout ;
wire \Dado2[25]~reg0_regout ;
wire \Dado2[26]~26_combout ;
wire \Dado2[26]~reg0_regout ;
wire \RegA[27]~feeder_combout ;
wire \Dado2[27]~27_combout ;
wire \Dado2[27]~reg0_regout ;
wire \RegA[28]~feeder_combout ;
wire \Dado2[28]~28_combout ;
wire \Dado2[28]~reg0_regout ;
wire \Dado2[29]~29_combout ;
wire \Dado2[29]~reg0_regout ;
wire \Dado2[30]~30_combout ;
wire \Dado2[30]~reg0_regout ;
wire \Dado2[31]~31_combout ;
wire \Dado2[31]~reg0_regout ;
wire [31:0] Acc;
wire [31:0] RegA;
wire [31:0] RegB;
wire [31:0] \Dado~combout ;
wire [1:0] \Fonte1~combout ;
wire [1:0] \Fonte2~combout ;
wire [1:0] \RegEsc~combout ;


// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RegEsc[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RegEsc~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegEsc[0]));
// synopsys translate_off
defparam \RegEsc[0]~I .input_async_reset = "none";
defparam \RegEsc[0]~I .input_power_up = "low";
defparam \RegEsc[0]~I .input_register_mode = "none";
defparam \RegEsc[0]~I .input_sync_reset = "none";
defparam \RegEsc[0]~I .oe_async_reset = "none";
defparam \RegEsc[0]~I .oe_power_up = "low";
defparam \RegEsc[0]~I .oe_register_mode = "none";
defparam \RegEsc[0]~I .oe_sync_reset = "none";
defparam \RegEsc[0]~I .operation_mode = "input";
defparam \RegEsc[0]~I .output_async_reset = "none";
defparam \RegEsc[0]~I .output_power_up = "low";
defparam \RegEsc[0]~I .output_register_mode = "none";
defparam \RegEsc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[0]));
// synopsys translate_off
defparam \Dado[0]~I .input_async_reset = "none";
defparam \Dado[0]~I .input_power_up = "low";
defparam \Dado[0]~I .input_register_mode = "none";
defparam \Dado[0]~I .input_sync_reset = "none";
defparam \Dado[0]~I .oe_async_reset = "none";
defparam \Dado[0]~I .oe_power_up = "low";
defparam \Dado[0]~I .oe_register_mode = "none";
defparam \Dado[0]~I .oe_sync_reset = "none";
defparam \Dado[0]~I .operation_mode = "input";
defparam \Dado[0]~I .output_async_reset = "none";
defparam \Dado[0]~I .output_power_up = "low";
defparam \Dado[0]~I .output_register_mode = "none";
defparam \Dado[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneii_lcell_comb \RegB[0]~feeder (
// Equation(s):
// \RegB[0]~feeder_combout  = \Dado~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [0]),
	.cin(gnd),
	.combout(\RegB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[0]~feeder .lut_mask = 16'hFF00;
defparam \RegB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RegEsc[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RegEsc~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegEsc[1]));
// synopsys translate_off
defparam \RegEsc[1]~I .input_async_reset = "none";
defparam \RegEsc[1]~I .input_power_up = "low";
defparam \RegEsc[1]~I .input_register_mode = "none";
defparam \RegEsc[1]~I .input_sync_reset = "none";
defparam \RegEsc[1]~I .oe_async_reset = "none";
defparam \RegEsc[1]~I .oe_power_up = "low";
defparam \RegEsc[1]~I .oe_register_mode = "none";
defparam \RegEsc[1]~I .oe_sync_reset = "none";
defparam \RegEsc[1]~I .operation_mode = "input";
defparam \RegEsc[1]~I .output_async_reset = "none";
defparam \RegEsc[1]~I .output_power_up = "low";
defparam \RegEsc[1]~I .output_register_mode = "none";
defparam \RegEsc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Esc~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Esc~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Esc));
// synopsys translate_off
defparam \Esc~I .input_async_reset = "none";
defparam \Esc~I .input_power_up = "low";
defparam \Esc~I .input_register_mode = "none";
defparam \Esc~I .input_sync_reset = "none";
defparam \Esc~I .oe_async_reset = "none";
defparam \Esc~I .oe_power_up = "low";
defparam \Esc~I .oe_register_mode = "none";
defparam \Esc~I .oe_sync_reset = "none";
defparam \Esc~I .operation_mode = "input";
defparam \Esc~I .output_async_reset = "none";
defparam \Esc~I .output_power_up = "low";
defparam \Esc~I .output_register_mode = "none";
defparam \Esc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneii_lcell_comb \RegB[0]~0 (
// Equation(s):
// \RegB[0]~0_combout  = (\RegEsc~combout [0] & (!\RegEsc~combout [1] & \Esc~combout ))

	.dataa(\RegEsc~combout [0]),
	.datab(\RegEsc~combout [1]),
	.datac(vcc),
	.datad(\Esc~combout ),
	.cin(gnd),
	.combout(\RegB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[0]~0 .lut_mask = 16'h2200;
defparam \RegB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N9
cycloneii_lcell_ff \RegB[0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[0]));

// Location: LCCOMB_X48_Y34_N24
cycloneii_lcell_comb \RegA[0]~feeder (
// Equation(s):
// \RegA[0]~feeder_combout  = \Dado~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[0]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
cycloneii_lcell_comb \RegA[0]~0 (
// Equation(s):
// \RegA[0]~0_combout  = (!\RegEsc~combout [0] & (!\RegEsc~combout [1] & \Esc~combout ))

	.dataa(\RegEsc~combout [0]),
	.datab(\RegEsc~combout [1]),
	.datac(vcc),
	.datad(\Esc~combout ),
	.cin(gnd),
	.combout(\RegA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[0]~0 .lut_mask = 16'h1100;
defparam \RegA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N25
cycloneii_lcell_ff \RegA[0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[0]));

// Location: LCCOMB_X45_Y34_N16
cycloneii_lcell_comb \Dado1[0]~0 (
// Equation(s):
// \Dado1[0]~0_combout  = (\Fonte1~combout [0] & (RegB[0])) # (!\Fonte1~combout [0] & ((RegA[0])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[0]),
	.datac(vcc),
	.datad(RegA[0]),
	.cin(gnd),
	.combout(\Dado1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[0]~0 .lut_mask = 16'hDD88;
defparam \Dado1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
cycloneii_lcell_comb \Acc[0]~0 (
// Equation(s):
// \Acc[0]~0_combout  = (\RegEsc~combout [1] & \Esc~combout )

	.dataa(vcc),
	.datab(\RegEsc~combout [1]),
	.datac(vcc),
	.datad(\Esc~combout ),
	.cin(gnd),
	.combout(\Acc[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[0]~0 .lut_mask = 16'hCC00;
defparam \Acc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N17
cycloneii_lcell_ff \Acc[0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[0]));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Fonte1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Fonte1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Fonte1[1]));
// synopsys translate_off
defparam \Fonte1[1]~I .input_async_reset = "none";
defparam \Fonte1[1]~I .input_power_up = "low";
defparam \Fonte1[1]~I .input_register_mode = "none";
defparam \Fonte1[1]~I .input_sync_reset = "none";
defparam \Fonte1[1]~I .oe_async_reset = "none";
defparam \Fonte1[1]~I .oe_power_up = "low";
defparam \Fonte1[1]~I .oe_register_mode = "none";
defparam \Fonte1[1]~I .oe_sync_reset = "none";
defparam \Fonte1[1]~I .operation_mode = "input";
defparam \Fonte1[1]~I .output_async_reset = "none";
defparam \Fonte1[1]~I .output_power_up = "low";
defparam \Fonte1[1]~I .output_register_mode = "none";
defparam \Fonte1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneii_lcell_comb \Dado1[0]~32 (
// Equation(s):
// \Dado1[0]~32_combout  = (\Fonte1~combout [0] & \Fonte1~combout [1])

	.dataa(\Fonte1~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fonte1~combout [1]),
	.cin(gnd),
	.combout(\Dado1[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[0]~32 .lut_mask = 16'hAA00;
defparam \Dado1[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N17
cycloneii_lcell_ff \Dado1[0]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[0]~0_combout ),
	.sdata(Acc[0]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[0]~reg0_regout ));

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[1]));
// synopsys translate_off
defparam \Dado[1]~I .input_async_reset = "none";
defparam \Dado[1]~I .input_power_up = "low";
defparam \Dado[1]~I .input_register_mode = "none";
defparam \Dado[1]~I .input_sync_reset = "none";
defparam \Dado[1]~I .oe_async_reset = "none";
defparam \Dado[1]~I .oe_power_up = "low";
defparam \Dado[1]~I .oe_register_mode = "none";
defparam \Dado[1]~I .oe_sync_reset = "none";
defparam \Dado[1]~I .operation_mode = "input";
defparam \Dado[1]~I .output_async_reset = "none";
defparam \Dado[1]~I .output_power_up = "low";
defparam \Dado[1]~I .output_register_mode = "none";
defparam \Dado[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneii_lcell_comb \RegB[1]~feeder (
// Equation(s):
// \RegB[1]~feeder_combout  = \Dado~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[1]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N29
cycloneii_lcell_ff \RegB[1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[1]));

// Location: LCFF_X44_Y34_N27
cycloneii_lcell_ff \RegA[1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[1]));

// Location: LCCOMB_X45_Y34_N2
cycloneii_lcell_comb \Dado1[1]~1 (
// Equation(s):
// \Dado1[1]~1_combout  = (\Fonte1~combout [0] & (RegB[1])) # (!\Fonte1~combout [0] & ((RegA[1])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[1]),
	.datac(vcc),
	.datad(RegA[1]),
	.cin(gnd),
	.combout(\Dado1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[1]~1 .lut_mask = 16'hDD88;
defparam \Dado1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N5
cycloneii_lcell_ff \Acc[1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[1]));

// Location: LCFF_X45_Y34_N3
cycloneii_lcell_ff \Dado1[1]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[1]~1_combout ),
	.sdata(Acc[1]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[1]~reg0_regout ));

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[2]));
// synopsys translate_off
defparam \Dado[2]~I .input_async_reset = "none";
defparam \Dado[2]~I .input_power_up = "low";
defparam \Dado[2]~I .input_register_mode = "none";
defparam \Dado[2]~I .input_sync_reset = "none";
defparam \Dado[2]~I .oe_async_reset = "none";
defparam \Dado[2]~I .oe_power_up = "low";
defparam \Dado[2]~I .oe_register_mode = "none";
defparam \Dado[2]~I .oe_sync_reset = "none";
defparam \Dado[2]~I .operation_mode = "input";
defparam \Dado[2]~I .output_async_reset = "none";
defparam \Dado[2]~I .output_power_up = "low";
defparam \Dado[2]~I .output_register_mode = "none";
defparam \Dado[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneii_lcell_comb \RegB[2]~feeder (
// Equation(s):
// \RegB[2]~feeder_combout  = \Dado~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[2]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N23
cycloneii_lcell_ff \RegB[2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[2]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Fonte1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Fonte1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Fonte1[0]));
// synopsys translate_off
defparam \Fonte1[0]~I .input_async_reset = "none";
defparam \Fonte1[0]~I .input_power_up = "low";
defparam \Fonte1[0]~I .input_register_mode = "none";
defparam \Fonte1[0]~I .input_sync_reset = "none";
defparam \Fonte1[0]~I .oe_async_reset = "none";
defparam \Fonte1[0]~I .oe_power_up = "low";
defparam \Fonte1[0]~I .oe_register_mode = "none";
defparam \Fonte1[0]~I .oe_sync_reset = "none";
defparam \Fonte1[0]~I .operation_mode = "input";
defparam \Fonte1[0]~I .output_async_reset = "none";
defparam \Fonte1[0]~I .output_power_up = "low";
defparam \Fonte1[0]~I .output_register_mode = "none";
defparam \Fonte1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneii_lcell_comb \Dado1[2]~2 (
// Equation(s):
// \Dado1[2]~2_combout  = (\Fonte1~combout [0] & ((RegB[2]))) # (!\Fonte1~combout [0] & (RegA[2]))

	.dataa(RegA[2]),
	.datab(RegB[2]),
	.datac(vcc),
	.datad(\Fonte1~combout [0]),
	.cin(gnd),
	.combout(\Dado1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[2]~2 .lut_mask = 16'hCCAA;
defparam \Dado1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
cycloneii_lcell_comb \Acc[2]~feeder (
// Equation(s):
// \Acc[2]~feeder_combout  = \Dado~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [2]),
	.cin(gnd),
	.combout(\Acc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[2]~feeder .lut_mask = 16'hFF00;
defparam \Acc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N25
cycloneii_lcell_ff \Acc[2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[2]));

// Location: LCFF_X45_Y34_N21
cycloneii_lcell_ff \Dado1[2]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[2]~2_combout ),
	.sdata(Acc[2]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[2]~reg0_regout ));

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[3]));
// synopsys translate_off
defparam \Dado[3]~I .input_async_reset = "none";
defparam \Dado[3]~I .input_power_up = "low";
defparam \Dado[3]~I .input_register_mode = "none";
defparam \Dado[3]~I .input_sync_reset = "none";
defparam \Dado[3]~I .oe_async_reset = "none";
defparam \Dado[3]~I .oe_power_up = "low";
defparam \Dado[3]~I .oe_register_mode = "none";
defparam \Dado[3]~I .oe_sync_reset = "none";
defparam \Dado[3]~I .operation_mode = "input";
defparam \Dado[3]~I .output_async_reset = "none";
defparam \Dado[3]~I .output_power_up = "low";
defparam \Dado[3]~I .output_register_mode = "none";
defparam \Dado[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y34_N3
cycloneii_lcell_ff \RegA[3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[3]));

// Location: LCCOMB_X45_Y34_N14
cycloneii_lcell_comb \Dado1[3]~3 (
// Equation(s):
// \Dado1[3]~3_combout  = (\Fonte1~combout [0] & (RegB[3])) # (!\Fonte1~combout [0] & ((RegA[3])))

	.dataa(RegB[3]),
	.datab(\Fonte1~combout [0]),
	.datac(vcc),
	.datad(RegA[3]),
	.cin(gnd),
	.combout(\Dado1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[3]~3 .lut_mask = 16'hBB88;
defparam \Dado1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N13
cycloneii_lcell_ff \Acc[3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[3]));

// Location: LCFF_X45_Y34_N15
cycloneii_lcell_ff \Dado1[3]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[3]~3_combout ),
	.sdata(Acc[3]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[3]~reg0_regout ));

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[4]));
// synopsys translate_off
defparam \Dado[4]~I .input_async_reset = "none";
defparam \Dado[4]~I .input_power_up = "low";
defparam \Dado[4]~I .input_register_mode = "none";
defparam \Dado[4]~I .input_sync_reset = "none";
defparam \Dado[4]~I .oe_async_reset = "none";
defparam \Dado[4]~I .oe_power_up = "low";
defparam \Dado[4]~I .oe_register_mode = "none";
defparam \Dado[4]~I .oe_sync_reset = "none";
defparam \Dado[4]~I .operation_mode = "input";
defparam \Dado[4]~I .output_async_reset = "none";
defparam \Dado[4]~I .output_power_up = "low";
defparam \Dado[4]~I .output_register_mode = "none";
defparam \Dado[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneii_lcell_comb \RegB[4]~feeder (
// Equation(s):
// \RegB[4]~feeder_combout  = \Dado~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[4]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N19
cycloneii_lcell_ff \RegB[4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[4]));

// Location: LCFF_X44_Y34_N23
cycloneii_lcell_ff \RegA[4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[4]));

// Location: LCCOMB_X45_Y34_N0
cycloneii_lcell_comb \Dado1[4]~4 (
// Equation(s):
// \Dado1[4]~4_combout  = (\Fonte1~combout [0] & (RegB[4])) # (!\Fonte1~combout [0] & ((RegA[4])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[4]),
	.datac(vcc),
	.datad(RegA[4]),
	.cin(gnd),
	.combout(\Dado1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[4]~4 .lut_mask = 16'hDD88;
defparam \Dado1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N9
cycloneii_lcell_ff \Acc[4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[4]));

// Location: LCFF_X45_Y34_N1
cycloneii_lcell_ff \Dado1[4]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[4]~4_combout ),
	.sdata(Acc[4]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[4]~reg0_regout ));

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[5]));
// synopsys translate_off
defparam \Dado[5]~I .input_async_reset = "none";
defparam \Dado[5]~I .input_power_up = "low";
defparam \Dado[5]~I .input_register_mode = "none";
defparam \Dado[5]~I .input_sync_reset = "none";
defparam \Dado[5]~I .oe_async_reset = "none";
defparam \Dado[5]~I .oe_power_up = "low";
defparam \Dado[5]~I .oe_register_mode = "none";
defparam \Dado[5]~I .oe_sync_reset = "none";
defparam \Dado[5]~I .operation_mode = "input";
defparam \Dado[5]~I .output_async_reset = "none";
defparam \Dado[5]~I .output_power_up = "low";
defparam \Dado[5]~I .output_register_mode = "none";
defparam \Dado[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
cycloneii_lcell_comb \RegA[5]~feeder (
// Equation(s):
// \RegA[5]~feeder_combout  = \Dado~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [5]),
	.cin(gnd),
	.combout(\RegA[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[5]~feeder .lut_mask = 16'hFF00;
defparam \RegA[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N11
cycloneii_lcell_ff \RegA[5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[5]));

// Location: LCCOMB_X45_Y34_N10
cycloneii_lcell_comb \Dado1[5]~5 (
// Equation(s):
// \Dado1[5]~5_combout  = (\Fonte1~combout [0] & (RegB[5])) # (!\Fonte1~combout [0] & ((RegA[5])))

	.dataa(RegB[5]),
	.datab(\Fonte1~combout [0]),
	.datac(vcc),
	.datad(RegA[5]),
	.cin(gnd),
	.combout(\Dado1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[5]~5 .lut_mask = 16'hBB88;
defparam \Dado1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
cycloneii_lcell_comb \Acc[5]~feeder (
// Equation(s):
// \Acc[5]~feeder_combout  = \Dado~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [5]),
	.cin(gnd),
	.combout(\Acc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[5]~feeder .lut_mask = 16'hFF00;
defparam \Acc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N21
cycloneii_lcell_ff \Acc[5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[5]));

// Location: LCFF_X45_Y34_N11
cycloneii_lcell_ff \Dado1[5]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[5]~5_combout ),
	.sdata(Acc[5]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[5]~reg0_regout ));

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[6]));
// synopsys translate_off
defparam \Dado[6]~I .input_async_reset = "none";
defparam \Dado[6]~I .input_power_up = "low";
defparam \Dado[6]~I .input_register_mode = "none";
defparam \Dado[6]~I .input_sync_reset = "none";
defparam \Dado[6]~I .oe_async_reset = "none";
defparam \Dado[6]~I .oe_power_up = "low";
defparam \Dado[6]~I .oe_register_mode = "none";
defparam \Dado[6]~I .oe_sync_reset = "none";
defparam \Dado[6]~I .operation_mode = "input";
defparam \Dado[6]~I .output_async_reset = "none";
defparam \Dado[6]~I .output_power_up = "low";
defparam \Dado[6]~I .output_register_mode = "none";
defparam \Dado[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneii_lcell_comb \RegB[6]~feeder (
// Equation(s):
// \RegB[6]~feeder_combout  = \Dado~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[6]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N31
cycloneii_lcell_ff \RegB[6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[6]));

// Location: LCCOMB_X44_Y34_N14
cycloneii_lcell_comb \RegA[6]~feeder (
// Equation(s):
// \RegA[6]~feeder_combout  = \Dado~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [6]),
	.cin(gnd),
	.combout(\RegA[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[6]~feeder .lut_mask = 16'hFF00;
defparam \RegA[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N15
cycloneii_lcell_ff \RegA[6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[6]));

// Location: LCCOMB_X45_Y34_N4
cycloneii_lcell_comb \Dado1[6]~6 (
// Equation(s):
// \Dado1[6]~6_combout  = (\Fonte1~combout [0] & (RegB[6])) # (!\Fonte1~combout [0] & ((RegA[6])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[6]),
	.datac(vcc),
	.datad(RegA[6]),
	.cin(gnd),
	.combout(\Dado1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[6]~6 .lut_mask = 16'hDD88;
defparam \Dado1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
cycloneii_lcell_comb \Acc[6]~feeder (
// Equation(s):
// \Acc[6]~feeder_combout  = \Dado~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [6]),
	.cin(gnd),
	.combout(\Acc[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[6]~feeder .lut_mask = 16'hFF00;
defparam \Acc[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N1
cycloneii_lcell_ff \Acc[6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[6]));

// Location: LCFF_X45_Y34_N5
cycloneii_lcell_ff \Dado1[6]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[6]~6_combout ),
	.sdata(Acc[6]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[6]~reg0_regout ));

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[7]));
// synopsys translate_off
defparam \Dado[7]~I .input_async_reset = "none";
defparam \Dado[7]~I .input_power_up = "low";
defparam \Dado[7]~I .input_register_mode = "none";
defparam \Dado[7]~I .input_sync_reset = "none";
defparam \Dado[7]~I .oe_async_reset = "none";
defparam \Dado[7]~I .oe_power_up = "low";
defparam \Dado[7]~I .oe_register_mode = "none";
defparam \Dado[7]~I .oe_sync_reset = "none";
defparam \Dado[7]~I .operation_mode = "input";
defparam \Dado[7]~I .output_async_reset = "none";
defparam \Dado[7]~I .output_power_up = "low";
defparam \Dado[7]~I .output_register_mode = "none";
defparam \Dado[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneii_lcell_comb \RegB[7]~feeder (
// Equation(s):
// \RegB[7]~feeder_combout  = \Dado~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [7]),
	.cin(gnd),
	.combout(\RegB[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[7]~feeder .lut_mask = 16'hFF00;
defparam \RegB[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N25
cycloneii_lcell_ff \RegB[7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[7]));

// Location: LCCOMB_X48_Y34_N18
cycloneii_lcell_comb \RegA[7]~feeder (
// Equation(s):
// \RegA[7]~feeder_combout  = \Dado~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[7]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N19
cycloneii_lcell_ff \RegA[7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[7]));

// Location: LCCOMB_X45_Y34_N6
cycloneii_lcell_comb \Dado1[7]~7 (
// Equation(s):
// \Dado1[7]~7_combout  = (\Fonte1~combout [0] & (RegB[7])) # (!\Fonte1~combout [0] & ((RegA[7])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[7]),
	.datac(vcc),
	.datad(RegA[7]),
	.cin(gnd),
	.combout(\Dado1[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[7]~7 .lut_mask = 16'hDD88;
defparam \Dado1[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N19
cycloneii_lcell_ff \Acc[7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[7]));

// Location: LCFF_X45_Y34_N7
cycloneii_lcell_ff \Dado1[7]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[7]~7_combout ),
	.sdata(Acc[7]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[7]~reg0_regout ));

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[8]));
// synopsys translate_off
defparam \Dado[8]~I .input_async_reset = "none";
defparam \Dado[8]~I .input_power_up = "low";
defparam \Dado[8]~I .input_register_mode = "none";
defparam \Dado[8]~I .input_sync_reset = "none";
defparam \Dado[8]~I .oe_async_reset = "none";
defparam \Dado[8]~I .oe_power_up = "low";
defparam \Dado[8]~I .oe_register_mode = "none";
defparam \Dado[8]~I .oe_sync_reset = "none";
defparam \Dado[8]~I .operation_mode = "input";
defparam \Dado[8]~I .output_async_reset = "none";
defparam \Dado[8]~I .output_power_up = "low";
defparam \Dado[8]~I .output_register_mode = "none";
defparam \Dado[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneii_lcell_comb \RegA[8]~feeder (
// Equation(s):
// \RegA[8]~feeder_combout  = \Dado~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[8]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N25
cycloneii_lcell_ff \RegA[8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[8]));

// Location: LCCOMB_X47_Y34_N26
cycloneii_lcell_comb \RegB[8]~feeder (
// Equation(s):
// \RegB[8]~feeder_combout  = \Dado~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [8]),
	.cin(gnd),
	.combout(\RegB[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[8]~feeder .lut_mask = 16'hFF00;
defparam \RegB[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N27
cycloneii_lcell_ff \RegB[8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[8]));

// Location: LCCOMB_X49_Y34_N8
cycloneii_lcell_comb \Dado1[8]~8 (
// Equation(s):
// \Dado1[8]~8_combout  = (\Fonte1~combout [0] & ((RegB[8]))) # (!\Fonte1~combout [0] & (RegA[8]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[8]),
	.datac(vcc),
	.datad(RegB[8]),
	.cin(gnd),
	.combout(\Dado1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[8]~8 .lut_mask = 16'hEE44;
defparam \Dado1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N29
cycloneii_lcell_ff \Acc[8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[8]));

// Location: LCFF_X49_Y34_N9
cycloneii_lcell_ff \Dado1[8]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[8]~8_combout ),
	.sdata(Acc[8]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[8]~reg0_regout ));

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[9]));
// synopsys translate_off
defparam \Dado[9]~I .input_async_reset = "none";
defparam \Dado[9]~I .input_power_up = "low";
defparam \Dado[9]~I .input_register_mode = "none";
defparam \Dado[9]~I .input_sync_reset = "none";
defparam \Dado[9]~I .oe_async_reset = "none";
defparam \Dado[9]~I .oe_power_up = "low";
defparam \Dado[9]~I .oe_register_mode = "none";
defparam \Dado[9]~I .oe_sync_reset = "none";
defparam \Dado[9]~I .operation_mode = "input";
defparam \Dado[9]~I .output_async_reset = "none";
defparam \Dado[9]~I .output_power_up = "low";
defparam \Dado[9]~I .output_register_mode = "none";
defparam \Dado[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneii_lcell_comb \RegA[9]~feeder (
// Equation(s):
// \RegA[9]~feeder_combout  = \Dado~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[9]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N27
cycloneii_lcell_ff \RegA[9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[9]));

// Location: LCCOMB_X47_Y34_N28
cycloneii_lcell_comb \RegB[9]~feeder (
// Equation(s):
// \RegB[9]~feeder_combout  = \Dado~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [9]),
	.cin(gnd),
	.combout(\RegB[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[9]~feeder .lut_mask = 16'hFF00;
defparam \RegB[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N29
cycloneii_lcell_ff \RegB[9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[9]));

// Location: LCCOMB_X49_Y34_N2
cycloneii_lcell_comb \Dado1[9]~9 (
// Equation(s):
// \Dado1[9]~9_combout  = (\Fonte1~combout [0] & ((RegB[9]))) # (!\Fonte1~combout [0] & (RegA[9]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[9]),
	.datac(vcc),
	.datad(RegB[9]),
	.cin(gnd),
	.combout(\Dado1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[9]~9 .lut_mask = 16'hEE44;
defparam \Dado1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N6
cycloneii_lcell_comb \Acc[9]~feeder (
// Equation(s):
// \Acc[9]~feeder_combout  = \Dado~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [9]),
	.cin(gnd),
	.combout(\Acc[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[9]~feeder .lut_mask = 16'hFF00;
defparam \Acc[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N7
cycloneii_lcell_ff \Acc[9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[9]));

// Location: LCFF_X49_Y34_N3
cycloneii_lcell_ff \Dado1[9]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[9]~9_combout ),
	.sdata(Acc[9]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[9]~reg0_regout ));

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[10]));
// synopsys translate_off
defparam \Dado[10]~I .input_async_reset = "none";
defparam \Dado[10]~I .input_power_up = "low";
defparam \Dado[10]~I .input_register_mode = "none";
defparam \Dado[10]~I .input_sync_reset = "none";
defparam \Dado[10]~I .oe_async_reset = "none";
defparam \Dado[10]~I .oe_power_up = "low";
defparam \Dado[10]~I .oe_register_mode = "none";
defparam \Dado[10]~I .oe_sync_reset = "none";
defparam \Dado[10]~I .operation_mode = "input";
defparam \Dado[10]~I .output_async_reset = "none";
defparam \Dado[10]~I .output_power_up = "low";
defparam \Dado[10]~I .output_register_mode = "none";
defparam \Dado[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneii_lcell_comb \RegB[10]~feeder (
// Equation(s):
// \RegB[10]~feeder_combout  = \Dado~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [10]),
	.cin(gnd),
	.combout(\RegB[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[10]~feeder .lut_mask = 16'hFF00;
defparam \RegB[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N1
cycloneii_lcell_ff \RegB[10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[10]));

// Location: LCCOMB_X49_Y34_N4
cycloneii_lcell_comb \RegA[10]~feeder (
// Equation(s):
// \RegA[10]~feeder_combout  = \Dado~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [10]),
	.cin(gnd),
	.combout(\RegA[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[10]~feeder .lut_mask = 16'hFF00;
defparam \RegA[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N5
cycloneii_lcell_ff \RegA[10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[10]));

// Location: LCCOMB_X49_Y34_N12
cycloneii_lcell_comb \Dado1[10]~10 (
// Equation(s):
// \Dado1[10]~10_combout  = (\Fonte1~combout [0] & (RegB[10])) # (!\Fonte1~combout [0] & ((RegA[10])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[10]),
	.datac(vcc),
	.datad(RegA[10]),
	.cin(gnd),
	.combout(\Dado1[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[10]~10 .lut_mask = 16'hDD88;
defparam \Dado1[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneii_lcell_comb \Acc[10]~feeder (
// Equation(s):
// \Acc[10]~feeder_combout  = \Dado~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [10]),
	.cin(gnd),
	.combout(\Acc[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[10]~feeder .lut_mask = 16'hFF00;
defparam \Acc[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N27
cycloneii_lcell_ff \Acc[10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[10]));

// Location: LCFF_X49_Y34_N13
cycloneii_lcell_ff \Dado1[10]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[10]~10_combout ),
	.sdata(Acc[10]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[10]~reg0_regout ));

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[11]));
// synopsys translate_off
defparam \Dado[11]~I .input_async_reset = "none";
defparam \Dado[11]~I .input_power_up = "low";
defparam \Dado[11]~I .input_register_mode = "none";
defparam \Dado[11]~I .input_sync_reset = "none";
defparam \Dado[11]~I .oe_async_reset = "none";
defparam \Dado[11]~I .oe_power_up = "low";
defparam \Dado[11]~I .oe_register_mode = "none";
defparam \Dado[11]~I .oe_sync_reset = "none";
defparam \Dado[11]~I .operation_mode = "input";
defparam \Dado[11]~I .output_async_reset = "none";
defparam \Dado[11]~I .output_power_up = "low";
defparam \Dado[11]~I .output_register_mode = "none";
defparam \Dado[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y33_N29
cycloneii_lcell_ff \RegB[11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[11]));

// Location: LCCOMB_X49_Y34_N30
cycloneii_lcell_comb \RegA[11]~feeder (
// Equation(s):
// \RegA[11]~feeder_combout  = \Dado~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [11]),
	.cin(gnd),
	.combout(\RegA[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[11]~feeder .lut_mask = 16'hFF00;
defparam \RegA[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N31
cycloneii_lcell_ff \RegA[11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[11]));

// Location: LCCOMB_X49_Y34_N22
cycloneii_lcell_comb \Dado1[11]~11 (
// Equation(s):
// \Dado1[11]~11_combout  = (\Fonte1~combout [0] & (RegB[11])) # (!\Fonte1~combout [0] & ((RegA[11])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[11]),
	.datac(vcc),
	.datad(RegA[11]),
	.cin(gnd),
	.combout(\Dado1[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[11]~11 .lut_mask = 16'hDD88;
defparam \Dado1[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N31
cycloneii_lcell_ff \Acc[11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[11]));

// Location: LCFF_X49_Y34_N23
cycloneii_lcell_ff \Dado1[11]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[11]~11_combout ),
	.sdata(Acc[11]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[11]~reg0_regout ));

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[12]));
// synopsys translate_off
defparam \Dado[12]~I .input_async_reset = "none";
defparam \Dado[12]~I .input_power_up = "low";
defparam \Dado[12]~I .input_register_mode = "none";
defparam \Dado[12]~I .input_sync_reset = "none";
defparam \Dado[12]~I .oe_async_reset = "none";
defparam \Dado[12]~I .oe_power_up = "low";
defparam \Dado[12]~I .oe_register_mode = "none";
defparam \Dado[12]~I .oe_sync_reset = "none";
defparam \Dado[12]~I .operation_mode = "input";
defparam \Dado[12]~I .output_async_reset = "none";
defparam \Dado[12]~I .output_power_up = "low";
defparam \Dado[12]~I .output_register_mode = "none";
defparam \Dado[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneii_lcell_comb \RegA[12]~feeder (
// Equation(s):
// \RegA[12]~feeder_combout  = \Dado~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [12]),
	.cin(gnd),
	.combout(\RegA[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[12]~feeder .lut_mask = 16'hFF00;
defparam \RegA[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N1
cycloneii_lcell_ff \RegA[12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[12]));

// Location: LCCOMB_X49_Y33_N24
cycloneii_lcell_comb \RegB[12]~feeder (
// Equation(s):
// \RegB[12]~feeder_combout  = \Dado~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [12]),
	.cin(gnd),
	.combout(\RegB[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[12]~feeder .lut_mask = 16'hFF00;
defparam \RegB[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N25
cycloneii_lcell_ff \RegB[12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[12]));

// Location: LCCOMB_X49_Y34_N16
cycloneii_lcell_comb \Dado1[12]~12 (
// Equation(s):
// \Dado1[12]~12_combout  = (\Fonte1~combout [0] & ((RegB[12]))) # (!\Fonte1~combout [0] & (RegA[12]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[12]),
	.datac(vcc),
	.datad(RegB[12]),
	.cin(gnd),
	.combout(\Dado1[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[12]~12 .lut_mask = 16'hEE44;
defparam \Dado1[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneii_lcell_comb \Acc[12]~feeder (
// Equation(s):
// \Acc[12]~feeder_combout  = \Dado~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [12]),
	.cin(gnd),
	.combout(\Acc[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[12]~feeder .lut_mask = 16'hFF00;
defparam \Acc[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N19
cycloneii_lcell_ff \Acc[12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[12]));

// Location: LCFF_X49_Y34_N17
cycloneii_lcell_ff \Dado1[12]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[12]~12_combout ),
	.sdata(Acc[12]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[12]~reg0_regout ));

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[13]));
// synopsys translate_off
defparam \Dado[13]~I .input_async_reset = "none";
defparam \Dado[13]~I .input_power_up = "low";
defparam \Dado[13]~I .input_register_mode = "none";
defparam \Dado[13]~I .input_sync_reset = "none";
defparam \Dado[13]~I .oe_async_reset = "none";
defparam \Dado[13]~I .oe_power_up = "low";
defparam \Dado[13]~I .oe_register_mode = "none";
defparam \Dado[13]~I .oe_sync_reset = "none";
defparam \Dado[13]~I .operation_mode = "input";
defparam \Dado[13]~I .output_async_reset = "none";
defparam \Dado[13]~I .output_power_up = "low";
defparam \Dado[13]~I .output_register_mode = "none";
defparam \Dado[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneii_lcell_comb \RegA[13]~feeder (
// Equation(s):
// \RegA[13]~feeder_combout  = \Dado~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [13]),
	.cin(gnd),
	.combout(\RegA[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[13]~feeder .lut_mask = 16'hFF00;
defparam \RegA[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N19
cycloneii_lcell_ff \RegA[13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[13]));

// Location: LCCOMB_X49_Y33_N12
cycloneii_lcell_comb \RegB[13]~feeder (
// Equation(s):
// \RegB[13]~feeder_combout  = \Dado~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [13]),
	.cin(gnd),
	.combout(\RegB[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[13]~feeder .lut_mask = 16'hFF00;
defparam \RegB[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N13
cycloneii_lcell_ff \RegB[13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[13]));

// Location: LCCOMB_X49_Y34_N10
cycloneii_lcell_comb \Dado1[13]~13 (
// Equation(s):
// \Dado1[13]~13_combout  = (\Fonte1~combout [0] & ((RegB[13]))) # (!\Fonte1~combout [0] & (RegA[13]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[13]),
	.datac(vcc),
	.datad(RegB[13]),
	.cin(gnd),
	.combout(\Dado1[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[13]~13 .lut_mask = 16'hEE44;
defparam \Dado1[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneii_lcell_comb \Acc[13]~feeder (
// Equation(s):
// \Acc[13]~feeder_combout  = \Dado~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [13]),
	.cin(gnd),
	.combout(\Acc[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[13]~feeder .lut_mask = 16'hFF00;
defparam \Acc[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N15
cycloneii_lcell_ff \Acc[13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[13]));

// Location: LCFF_X49_Y34_N11
cycloneii_lcell_ff \Dado1[13]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[13]~13_combout ),
	.sdata(Acc[13]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[13]~reg0_regout ));

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[14]));
// synopsys translate_off
defparam \Dado[14]~I .input_async_reset = "none";
defparam \Dado[14]~I .input_power_up = "low";
defparam \Dado[14]~I .input_register_mode = "none";
defparam \Dado[14]~I .input_sync_reset = "none";
defparam \Dado[14]~I .oe_async_reset = "none";
defparam \Dado[14]~I .oe_power_up = "low";
defparam \Dado[14]~I .oe_register_mode = "none";
defparam \Dado[14]~I .oe_sync_reset = "none";
defparam \Dado[14]~I .operation_mode = "input";
defparam \Dado[14]~I .output_async_reset = "none";
defparam \Dado[14]~I .output_power_up = "low";
defparam \Dado[14]~I .output_register_mode = "none";
defparam \Dado[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneii_lcell_comb \RegA[14]~feeder (
// Equation(s):
// \RegA[14]~feeder_combout  = \Dado~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [14]),
	.cin(gnd),
	.combout(\RegA[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[14]~feeder .lut_mask = 16'hFF00;
defparam \RegA[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N29
cycloneii_lcell_ff \RegA[14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[14]));

// Location: LCCOMB_X49_Y33_N8
cycloneii_lcell_comb \RegB[14]~feeder (
// Equation(s):
// \RegB[14]~feeder_combout  = \Dado~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [14]),
	.cin(gnd),
	.combout(\RegB[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[14]~feeder .lut_mask = 16'hFF00;
defparam \RegB[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N9
cycloneii_lcell_ff \RegB[14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[14]));

// Location: LCCOMB_X49_Y34_N20
cycloneii_lcell_comb \Dado1[14]~14 (
// Equation(s):
// \Dado1[14]~14_combout  = (\Fonte1~combout [0] & ((RegB[14]))) # (!\Fonte1~combout [0] & (RegA[14]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[14]),
	.datac(vcc),
	.datad(RegB[14]),
	.cin(gnd),
	.combout(\Dado1[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[14]~14 .lut_mask = 16'hEE44;
defparam \Dado1[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneii_lcell_comb \Acc[14]~feeder (
// Equation(s):
// \Acc[14]~feeder_combout  = \Dado~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [14]),
	.cin(gnd),
	.combout(\Acc[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[14]~feeder .lut_mask = 16'hFF00;
defparam \Acc[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N11
cycloneii_lcell_ff \Acc[14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[14]));

// Location: LCFF_X49_Y34_N21
cycloneii_lcell_ff \Dado1[14]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[14]~14_combout ),
	.sdata(Acc[14]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[14]~reg0_regout ));

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[15]));
// synopsys translate_off
defparam \Dado[15]~I .input_async_reset = "none";
defparam \Dado[15]~I .input_power_up = "low";
defparam \Dado[15]~I .input_register_mode = "none";
defparam \Dado[15]~I .input_sync_reset = "none";
defparam \Dado[15]~I .oe_async_reset = "none";
defparam \Dado[15]~I .oe_power_up = "low";
defparam \Dado[15]~I .oe_register_mode = "none";
defparam \Dado[15]~I .oe_sync_reset = "none";
defparam \Dado[15]~I .operation_mode = "input";
defparam \Dado[15]~I .output_async_reset = "none";
defparam \Dado[15]~I .output_power_up = "low";
defparam \Dado[15]~I .output_register_mode = "none";
defparam \Dado[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneii_lcell_comb \RegA[15]~feeder (
// Equation(s):
// \RegA[15]~feeder_combout  = \Dado~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [15]),
	.cin(gnd),
	.combout(\RegA[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[15]~feeder .lut_mask = 16'hFF00;
defparam \RegA[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N15
cycloneii_lcell_ff \RegA[15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[15]));

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \RegB[15]~feeder (
// Equation(s):
// \RegB[15]~feeder_combout  = \Dado~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [15]),
	.cin(gnd),
	.combout(\RegB[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[15]~feeder .lut_mask = 16'hFF00;
defparam \RegB[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N17
cycloneii_lcell_ff \RegB[15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[15]));

// Location: LCCOMB_X49_Y34_N6
cycloneii_lcell_comb \Dado1[15]~15 (
// Equation(s):
// \Dado1[15]~15_combout  = (\Fonte1~combout [0] & ((RegB[15]))) # (!\Fonte1~combout [0] & (RegA[15]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[15]),
	.datac(vcc),
	.datad(RegB[15]),
	.cin(gnd),
	.combout(\Dado1[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[15]~15 .lut_mask = 16'hEE44;
defparam \Dado1[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneii_lcell_comb \Acc[15]~feeder (
// Equation(s):
// \Acc[15]~feeder_combout  = \Dado~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [15]),
	.cin(gnd),
	.combout(\Acc[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[15]~feeder .lut_mask = 16'hFF00;
defparam \Acc[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N5
cycloneii_lcell_ff \Acc[15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[15]));

// Location: LCFF_X49_Y34_N7
cycloneii_lcell_ff \Dado1[15]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[15]~15_combout ),
	.sdata(Acc[15]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[15]~reg0_regout ));

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[16]));
// synopsys translate_off
defparam \Dado[16]~I .input_async_reset = "none";
defparam \Dado[16]~I .input_power_up = "low";
defparam \Dado[16]~I .input_register_mode = "none";
defparam \Dado[16]~I .input_sync_reset = "none";
defparam \Dado[16]~I .oe_async_reset = "none";
defparam \Dado[16]~I .oe_power_up = "low";
defparam \Dado[16]~I .oe_register_mode = "none";
defparam \Dado[16]~I .oe_sync_reset = "none";
defparam \Dado[16]~I .operation_mode = "input";
defparam \Dado[16]~I .output_async_reset = "none";
defparam \Dado[16]~I .output_power_up = "low";
defparam \Dado[16]~I .output_register_mode = "none";
defparam \Dado[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \RegA[16]~feeder (
// Equation(s):
// \RegA[16]~feeder_combout  = \Dado~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[16]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N1
cycloneii_lcell_ff \RegA[16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[16]));

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \Dado1[16]~16 (
// Equation(s):
// \Dado1[16]~16_combout  = (\Fonte1~combout [0] & (RegB[16])) # (!\Fonte1~combout [0] & ((RegA[16])))

	.dataa(RegB[16]),
	.datab(\Fonte1~combout [0]),
	.datac(vcc),
	.datad(RegA[16]),
	.cin(gnd),
	.combout(\Dado1[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[16]~16 .lut_mask = 16'hBB88;
defparam \Dado1[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneii_lcell_comb \Acc[16]~feeder (
// Equation(s):
// \Acc[16]~feeder_combout  = \Dado~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [16]),
	.cin(gnd),
	.combout(\Acc[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[16]~feeder .lut_mask = 16'hFF00;
defparam \Acc[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N7
cycloneii_lcell_ff \Acc[16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[16]));

// Location: LCFF_X47_Y33_N17
cycloneii_lcell_ff \Dado1[16]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[16]~16_combout ),
	.sdata(Acc[16]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[16]~reg0_regout ));

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[17]));
// synopsys translate_off
defparam \Dado[17]~I .input_async_reset = "none";
defparam \Dado[17]~I .input_power_up = "low";
defparam \Dado[17]~I .input_register_mode = "none";
defparam \Dado[17]~I .input_sync_reset = "none";
defparam \Dado[17]~I .oe_async_reset = "none";
defparam \Dado[17]~I .oe_power_up = "low";
defparam \Dado[17]~I .oe_register_mode = "none";
defparam \Dado[17]~I .oe_sync_reset = "none";
defparam \Dado[17]~I .operation_mode = "input";
defparam \Dado[17]~I .output_async_reset = "none";
defparam \Dado[17]~I .output_power_up = "low";
defparam \Dado[17]~I .output_register_mode = "none";
defparam \Dado[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneii_lcell_comb \RegB[17]~feeder (
// Equation(s):
// \RegB[17]~feeder_combout  = \Dado~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [17]),
	.cin(gnd),
	.combout(\RegB[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[17]~feeder .lut_mask = 16'hFF00;
defparam \RegB[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N13
cycloneii_lcell_ff \RegB[17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[17]));

// Location: LCCOMB_X47_Y33_N2
cycloneii_lcell_comb \RegA[17]~feeder (
// Equation(s):
// \RegA[17]~feeder_combout  = \Dado~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [17]),
	.cin(gnd),
	.combout(\RegA[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[17]~feeder .lut_mask = 16'hFF00;
defparam \RegA[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N3
cycloneii_lcell_ff \RegA[17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[17]));

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \Dado1[17]~17 (
// Equation(s):
// \Dado1[17]~17_combout  = (\Fonte1~combout [0] & (RegB[17])) # (!\Fonte1~combout [0] & ((RegA[17])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[17]),
	.datac(vcc),
	.datad(RegA[17]),
	.cin(gnd),
	.combout(\Dado1[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[17]~17 .lut_mask = 16'hDD88;
defparam \Dado1[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N17
cycloneii_lcell_ff \Acc[17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[17]));

// Location: LCFF_X47_Y33_N19
cycloneii_lcell_ff \Dado1[17]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[17]~17_combout ),
	.sdata(Acc[17]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[17]~reg0_regout ));

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[18]));
// synopsys translate_off
defparam \Dado[18]~I .input_async_reset = "none";
defparam \Dado[18]~I .input_power_up = "low";
defparam \Dado[18]~I .input_register_mode = "none";
defparam \Dado[18]~I .input_sync_reset = "none";
defparam \Dado[18]~I .oe_async_reset = "none";
defparam \Dado[18]~I .oe_power_up = "low";
defparam \Dado[18]~I .oe_register_mode = "none";
defparam \Dado[18]~I .oe_sync_reset = "none";
defparam \Dado[18]~I .operation_mode = "input";
defparam \Dado[18]~I .output_async_reset = "none";
defparam \Dado[18]~I .output_power_up = "low";
defparam \Dado[18]~I .output_register_mode = "none";
defparam \Dado[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneii_lcell_comb \RegA[18]~feeder (
// Equation(s):
// \RegA[18]~feeder_combout  = \Dado~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [18]),
	.cin(gnd),
	.combout(\RegA[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[18]~feeder .lut_mask = 16'hFF00;
defparam \RegA[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N5
cycloneii_lcell_ff \RegA[18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[18]));

// Location: LCCOMB_X48_Y33_N30
cycloneii_lcell_comb \RegB[18]~feeder (
// Equation(s):
// \RegB[18]~feeder_combout  = \Dado~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [18]),
	.cin(gnd),
	.combout(\RegB[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[18]~feeder .lut_mask = 16'hFF00;
defparam \RegB[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N31
cycloneii_lcell_ff \RegB[18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[18]));

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \Dado1[18]~18 (
// Equation(s):
// \Dado1[18]~18_combout  = (\Fonte1~combout [0] & ((RegB[18]))) # (!\Fonte1~combout [0] & (RegA[18]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[18]),
	.datac(vcc),
	.datad(RegB[18]),
	.cin(gnd),
	.combout(\Dado1[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[18]~18 .lut_mask = 16'hEE44;
defparam \Dado1[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneii_lcell_comb \Acc[18]~feeder (
// Equation(s):
// \Acc[18]~feeder_combout  = \Dado~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [18]),
	.cin(gnd),
	.combout(\Acc[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[18]~feeder .lut_mask = 16'hFF00;
defparam \Acc[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N3
cycloneii_lcell_ff \Acc[18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[18]));

// Location: LCFF_X47_Y33_N13
cycloneii_lcell_ff \Dado1[18]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[18]~18_combout ),
	.sdata(Acc[18]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[18]~reg0_regout ));

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[19]));
// synopsys translate_off
defparam \Dado[19]~I .input_async_reset = "none";
defparam \Dado[19]~I .input_power_up = "low";
defparam \Dado[19]~I .input_register_mode = "none";
defparam \Dado[19]~I .input_sync_reset = "none";
defparam \Dado[19]~I .oe_async_reset = "none";
defparam \Dado[19]~I .oe_power_up = "low";
defparam \Dado[19]~I .oe_register_mode = "none";
defparam \Dado[19]~I .oe_sync_reset = "none";
defparam \Dado[19]~I .operation_mode = "input";
defparam \Dado[19]~I .output_async_reset = "none";
defparam \Dado[19]~I .output_power_up = "low";
defparam \Dado[19]~I .output_register_mode = "none";
defparam \Dado[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \RegB[19]~feeder (
// Equation(s):
// \RegB[19]~feeder_combout  = \Dado~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [19]),
	.cin(gnd),
	.combout(\RegB[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[19]~feeder .lut_mask = 16'hFF00;
defparam \RegB[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N9
cycloneii_lcell_ff \RegB[19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[19]));

// Location: LCCOMB_X47_Y33_N30
cycloneii_lcell_comb \Dado1[19]~19 (
// Equation(s):
// \Dado1[19]~19_combout  = (\Fonte1~combout [0] & ((RegB[19]))) # (!\Fonte1~combout [0] & (RegA[19]))

	.dataa(RegA[19]),
	.datab(RegB[19]),
	.datac(vcc),
	.datad(\Fonte1~combout [0]),
	.cin(gnd),
	.combout(\Dado1[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[19]~19 .lut_mask = 16'hCCAA;
defparam \Dado1[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneii_lcell_comb \Acc[19]~feeder (
// Equation(s):
// \Acc[19]~feeder_combout  = \Dado~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [19]),
	.cin(gnd),
	.combout(\Acc[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[19]~feeder .lut_mask = 16'hFF00;
defparam \Acc[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N21
cycloneii_lcell_ff \Acc[19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[19]));

// Location: LCFF_X47_Y33_N31
cycloneii_lcell_ff \Dado1[19]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[19]~19_combout ),
	.sdata(Acc[19]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[19]~reg0_regout ));

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[20]));
// synopsys translate_off
defparam \Dado[20]~I .input_async_reset = "none";
defparam \Dado[20]~I .input_power_up = "low";
defparam \Dado[20]~I .input_register_mode = "none";
defparam \Dado[20]~I .input_sync_reset = "none";
defparam \Dado[20]~I .oe_async_reset = "none";
defparam \Dado[20]~I .oe_power_up = "low";
defparam \Dado[20]~I .oe_register_mode = "none";
defparam \Dado[20]~I .oe_sync_reset = "none";
defparam \Dado[20]~I .operation_mode = "input";
defparam \Dado[20]~I .output_async_reset = "none";
defparam \Dado[20]~I .output_power_up = "low";
defparam \Dado[20]~I .output_register_mode = "none";
defparam \Dado[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \RegA[20]~feeder (
// Equation(s):
// \RegA[20]~feeder_combout  = \Dado~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [20]),
	.cin(gnd),
	.combout(\RegA[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[20]~feeder .lut_mask = 16'hFF00;
defparam \RegA[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N9
cycloneii_lcell_ff \RegA[20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[20]));

// Location: LCCOMB_X48_Y33_N2
cycloneii_lcell_comb \RegB[20]~feeder (
// Equation(s):
// \RegB[20]~feeder_combout  = \Dado~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[20]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N3
cycloneii_lcell_ff \RegB[20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[20]));

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \Dado1[20]~20 (
// Equation(s):
// \Dado1[20]~20_combout  = (\Fonte1~combout [0] & ((RegB[20]))) # (!\Fonte1~combout [0] & (RegA[20]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[20]),
	.datac(vcc),
	.datad(RegB[20]),
	.cin(gnd),
	.combout(\Dado1[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[20]~20 .lut_mask = 16'hEE44;
defparam \Dado1[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
cycloneii_lcell_comb \Acc[20]~feeder (
// Equation(s):
// \Acc[20]~feeder_combout  = \Dado~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [20]),
	.cin(gnd),
	.combout(\Acc[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[20]~feeder .lut_mask = 16'hFF00;
defparam \Acc[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N25
cycloneii_lcell_ff \Acc[20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[20]));

// Location: LCFF_X47_Y33_N25
cycloneii_lcell_ff \Dado1[20]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[20]~20_combout ),
	.sdata(Acc[20]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[20]~reg0_regout ));

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[21]));
// synopsys translate_off
defparam \Dado[21]~I .input_async_reset = "none";
defparam \Dado[21]~I .input_power_up = "low";
defparam \Dado[21]~I .input_register_mode = "none";
defparam \Dado[21]~I .input_sync_reset = "none";
defparam \Dado[21]~I .oe_async_reset = "none";
defparam \Dado[21]~I .oe_power_up = "low";
defparam \Dado[21]~I .oe_register_mode = "none";
defparam \Dado[21]~I .oe_sync_reset = "none";
defparam \Dado[21]~I .operation_mode = "input";
defparam \Dado[21]~I .output_async_reset = "none";
defparam \Dado[21]~I .output_power_up = "low";
defparam \Dado[21]~I .output_register_mode = "none";
defparam \Dado[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneii_lcell_comb \RegA[21]~feeder (
// Equation(s):
// \RegA[21]~feeder_combout  = \Dado~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[21]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N27
cycloneii_lcell_ff \RegA[21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[21]));

// Location: LCCOMB_X48_Y33_N20
cycloneii_lcell_comb \RegB[21]~feeder (
// Equation(s):
// \RegB[21]~feeder_combout  = \Dado~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [21]),
	.cin(gnd),
	.combout(\RegB[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[21]~feeder .lut_mask = 16'hFF00;
defparam \RegB[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N21
cycloneii_lcell_ff \RegB[21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[21]));

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \Dado1[21]~21 (
// Equation(s):
// \Dado1[21]~21_combout  = (\Fonte1~combout [0] & ((RegB[21]))) # (!\Fonte1~combout [0] & (RegA[21]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[21]),
	.datac(vcc),
	.datad(RegB[21]),
	.cin(gnd),
	.combout(\Dado1[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[21]~21 .lut_mask = 16'hEE44;
defparam \Dado1[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
cycloneii_lcell_comb \Acc[21]~feeder (
// Equation(s):
// \Acc[21]~feeder_combout  = \Dado~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [21]),
	.cin(gnd),
	.combout(\Acc[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[21]~feeder .lut_mask = 16'hFF00;
defparam \Acc[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N11
cycloneii_lcell_ff \Acc[21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[21]));

// Location: LCFF_X47_Y33_N11
cycloneii_lcell_ff \Dado1[21]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[21]~21_combout ),
	.sdata(Acc[21]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[21]~reg0_regout ));

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[22]));
// synopsys translate_off
defparam \Dado[22]~I .input_async_reset = "none";
defparam \Dado[22]~I .input_power_up = "low";
defparam \Dado[22]~I .input_register_mode = "none";
defparam \Dado[22]~I .input_sync_reset = "none";
defparam \Dado[22]~I .oe_async_reset = "none";
defparam \Dado[22]~I .oe_power_up = "low";
defparam \Dado[22]~I .oe_register_mode = "none";
defparam \Dado[22]~I .oe_sync_reset = "none";
defparam \Dado[22]~I .operation_mode = "input";
defparam \Dado[22]~I .output_async_reset = "none";
defparam \Dado[22]~I .output_power_up = "low";
defparam \Dado[22]~I .output_register_mode = "none";
defparam \Dado[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \RegA[22]~feeder (
// Equation(s):
// \RegA[22]~feeder_combout  = \Dado~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[22]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N29
cycloneii_lcell_ff \RegA[22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[22]));

// Location: LCCOMB_X47_Y33_N20
cycloneii_lcell_comb \Dado1[22]~22 (
// Equation(s):
// \Dado1[22]~22_combout  = (\Fonte1~combout [0] & (RegB[22])) # (!\Fonte1~combout [0] & ((RegA[22])))

	.dataa(RegB[22]),
	.datab(RegA[22]),
	.datac(vcc),
	.datad(\Fonte1~combout [0]),
	.cin(gnd),
	.combout(\Dado1[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[22]~22 .lut_mask = 16'hAACC;
defparam \Dado1[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneii_lcell_comb \Acc[22]~feeder (
// Equation(s):
// \Acc[22]~feeder_combout  = \Dado~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [22]),
	.cin(gnd),
	.combout(\Acc[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[22]~feeder .lut_mask = 16'hFF00;
defparam \Acc[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N21
cycloneii_lcell_ff \Acc[22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[22]));

// Location: LCFF_X47_Y33_N21
cycloneii_lcell_ff \Dado1[22]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[22]~22_combout ),
	.sdata(Acc[22]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[22]~reg0_regout ));

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[23]));
// synopsys translate_off
defparam \Dado[23]~I .input_async_reset = "none";
defparam \Dado[23]~I .input_power_up = "low";
defparam \Dado[23]~I .input_register_mode = "none";
defparam \Dado[23]~I .input_sync_reset = "none";
defparam \Dado[23]~I .oe_async_reset = "none";
defparam \Dado[23]~I .oe_power_up = "low";
defparam \Dado[23]~I .oe_register_mode = "none";
defparam \Dado[23]~I .oe_sync_reset = "none";
defparam \Dado[23]~I .operation_mode = "input";
defparam \Dado[23]~I .output_async_reset = "none";
defparam \Dado[23]~I .output_power_up = "low";
defparam \Dado[23]~I .output_register_mode = "none";
defparam \Dado[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneii_lcell_comb \RegB[23]~feeder (
// Equation(s):
// \RegB[23]~feeder_combout  = \Dado~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [23]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[23]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N9
cycloneii_lcell_ff \RegB[23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[23]));

// Location: LCCOMB_X45_Y33_N0
cycloneii_lcell_comb \Dado1[23]~23 (
// Equation(s):
// \Dado1[23]~23_combout  = (\Fonte1~combout [0] & ((RegB[23]))) # (!\Fonte1~combout [0] & (RegA[23]))

	.dataa(RegA[23]),
	.datab(RegB[23]),
	.datac(vcc),
	.datad(\Fonte1~combout [0]),
	.cin(gnd),
	.combout(\Dado1[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[23]~23 .lut_mask = 16'hCCAA;
defparam \Dado1[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
cycloneii_lcell_comb \Acc[23]~feeder (
// Equation(s):
// \Acc[23]~feeder_combout  = \Dado~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [23]),
	.cin(gnd),
	.combout(\Acc[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[23]~feeder .lut_mask = 16'hFF00;
defparam \Acc[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N31
cycloneii_lcell_ff \Acc[23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[23]));

// Location: LCFF_X45_Y33_N1
cycloneii_lcell_ff \Dado1[23]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[23]~23_combout ),
	.sdata(Acc[23]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[23]~reg0_regout ));

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[24]));
// synopsys translate_off
defparam \Dado[24]~I .input_async_reset = "none";
defparam \Dado[24]~I .input_power_up = "low";
defparam \Dado[24]~I .input_register_mode = "none";
defparam \Dado[24]~I .input_sync_reset = "none";
defparam \Dado[24]~I .oe_async_reset = "none";
defparam \Dado[24]~I .oe_power_up = "low";
defparam \Dado[24]~I .oe_register_mode = "none";
defparam \Dado[24]~I .oe_sync_reset = "none";
defparam \Dado[24]~I .operation_mode = "input";
defparam \Dado[24]~I .output_async_reset = "none";
defparam \Dado[24]~I .output_power_up = "low";
defparam \Dado[24]~I .output_register_mode = "none";
defparam \Dado[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneii_lcell_comb \RegA[24]~feeder (
// Equation(s):
// \RegA[24]~feeder_combout  = \Dado~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [24]),
	.cin(gnd),
	.combout(\RegA[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[24]~feeder .lut_mask = 16'hFF00;
defparam \RegA[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N3
cycloneii_lcell_ff \RegA[24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[24]));

// Location: LCCOMB_X46_Y33_N18
cycloneii_lcell_comb \RegB[24]~feeder (
// Equation(s):
// \RegB[24]~feeder_combout  = \Dado~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[24]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N19
cycloneii_lcell_ff \RegB[24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[24]));

// Location: LCCOMB_X45_Y33_N26
cycloneii_lcell_comb \Dado1[24]~24 (
// Equation(s):
// \Dado1[24]~24_combout  = (\Fonte1~combout [0] & ((RegB[24]))) # (!\Fonte1~combout [0] & (RegA[24]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[24]),
	.datac(vcc),
	.datad(RegB[24]),
	.cin(gnd),
	.combout(\Dado1[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[24]~24 .lut_mask = 16'hEE44;
defparam \Dado1[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
cycloneii_lcell_comb \Acc[24]~feeder (
// Equation(s):
// \Acc[24]~feeder_combout  = \Dado~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [24]),
	.cin(gnd),
	.combout(\Acc[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[24]~feeder .lut_mask = 16'hFF00;
defparam \Acc[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N9
cycloneii_lcell_ff \Acc[24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[24]));

// Location: LCFF_X45_Y33_N27
cycloneii_lcell_ff \Dado1[24]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[24]~24_combout ),
	.sdata(Acc[24]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[24]~reg0_regout ));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[25]));
// synopsys translate_off
defparam \Dado[25]~I .input_async_reset = "none";
defparam \Dado[25]~I .input_power_up = "low";
defparam \Dado[25]~I .input_register_mode = "none";
defparam \Dado[25]~I .input_sync_reset = "none";
defparam \Dado[25]~I .oe_async_reset = "none";
defparam \Dado[25]~I .oe_power_up = "low";
defparam \Dado[25]~I .oe_register_mode = "none";
defparam \Dado[25]~I .oe_sync_reset = "none";
defparam \Dado[25]~I .operation_mode = "input";
defparam \Dado[25]~I .output_async_reset = "none";
defparam \Dado[25]~I .output_power_up = "low";
defparam \Dado[25]~I .output_register_mode = "none";
defparam \Dado[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneii_lcell_comb \RegB[25]~feeder (
// Equation(s):
// \RegB[25]~feeder_combout  = \Dado~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [25]),
	.cin(gnd),
	.combout(\RegB[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[25]~feeder .lut_mask = 16'hFF00;
defparam \RegB[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N5
cycloneii_lcell_ff \RegB[25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[25]));

// Location: LCCOMB_X45_Y33_N20
cycloneii_lcell_comb \Dado1[25]~25 (
// Equation(s):
// \Dado1[25]~25_combout  = (\Fonte1~combout [0] & ((RegB[25]))) # (!\Fonte1~combout [0] & (RegA[25]))

	.dataa(RegA[25]),
	.datab(\Fonte1~combout [0]),
	.datac(vcc),
	.datad(RegB[25]),
	.cin(gnd),
	.combout(\Dado1[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[25]~25 .lut_mask = 16'hEE22;
defparam \Dado1[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N23
cycloneii_lcell_ff \Acc[25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[25]));

// Location: LCFF_X45_Y33_N21
cycloneii_lcell_ff \Dado1[25]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[25]~25_combout ),
	.sdata(Acc[25]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[25]~reg0_regout ));

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[26]));
// synopsys translate_off
defparam \Dado[26]~I .input_async_reset = "none";
defparam \Dado[26]~I .input_power_up = "low";
defparam \Dado[26]~I .input_register_mode = "none";
defparam \Dado[26]~I .input_sync_reset = "none";
defparam \Dado[26]~I .oe_async_reset = "none";
defparam \Dado[26]~I .oe_power_up = "low";
defparam \Dado[26]~I .oe_register_mode = "none";
defparam \Dado[26]~I .oe_sync_reset = "none";
defparam \Dado[26]~I .operation_mode = "input";
defparam \Dado[26]~I .output_async_reset = "none";
defparam \Dado[26]~I .output_power_up = "low";
defparam \Dado[26]~I .output_register_mode = "none";
defparam \Dado[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneii_lcell_comb \RegA[26]~feeder (
// Equation(s):
// \RegA[26]~feeder_combout  = \Dado~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [26]),
	.cin(gnd),
	.combout(\RegA[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[26]~feeder .lut_mask = 16'hFF00;
defparam \RegA[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N15
cycloneii_lcell_ff \RegA[26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[26]));

// Location: LCCOMB_X46_Y33_N30
cycloneii_lcell_comb \RegB[26]~feeder (
// Equation(s):
// \RegB[26]~feeder_combout  = \Dado~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [26]),
	.cin(gnd),
	.combout(\RegB[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[26]~feeder .lut_mask = 16'hFF00;
defparam \RegB[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N31
cycloneii_lcell_ff \RegB[26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[26]));

// Location: LCCOMB_X45_Y33_N6
cycloneii_lcell_comb \Dado1[26]~26 (
// Equation(s):
// \Dado1[26]~26_combout  = (\Fonte1~combout [0] & ((RegB[26]))) # (!\Fonte1~combout [0] & (RegA[26]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[26]),
	.datac(vcc),
	.datad(RegB[26]),
	.cin(gnd),
	.combout(\Dado1[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[26]~26 .lut_mask = 16'hEE44;
defparam \Dado1[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \Acc[26]~feeder (
// Equation(s):
// \Acc[26]~feeder_combout  = \Dado~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [26]),
	.cin(gnd),
	.combout(\Acc[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[26]~feeder .lut_mask = 16'hFF00;
defparam \Acc[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N19
cycloneii_lcell_ff \Acc[26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[26]));

// Location: LCFF_X45_Y33_N7
cycloneii_lcell_ff \Dado1[26]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[26]~26_combout ),
	.sdata(Acc[26]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[26]~reg0_regout ));

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[27]));
// synopsys translate_off
defparam \Dado[27]~I .input_async_reset = "none";
defparam \Dado[27]~I .input_power_up = "low";
defparam \Dado[27]~I .input_register_mode = "none";
defparam \Dado[27]~I .input_sync_reset = "none";
defparam \Dado[27]~I .oe_async_reset = "none";
defparam \Dado[27]~I .oe_power_up = "low";
defparam \Dado[27]~I .oe_register_mode = "none";
defparam \Dado[27]~I .oe_sync_reset = "none";
defparam \Dado[27]~I .operation_mode = "input";
defparam \Dado[27]~I .output_async_reset = "none";
defparam \Dado[27]~I .output_power_up = "low";
defparam \Dado[27]~I .output_register_mode = "none";
defparam \Dado[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneii_lcell_comb \RegB[27]~feeder (
// Equation(s):
// \RegB[27]~feeder_combout  = \Dado~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [27]),
	.cin(gnd),
	.combout(\RegB[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[27]~feeder .lut_mask = 16'hFF00;
defparam \RegB[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N25
cycloneii_lcell_ff \RegB[27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[27]));

// Location: LCCOMB_X45_Y33_N24
cycloneii_lcell_comb \Dado1[27]~27 (
// Equation(s):
// \Dado1[27]~27_combout  = (\Fonte1~combout [0] & ((RegB[27]))) # (!\Fonte1~combout [0] & (RegA[27]))

	.dataa(RegA[27]),
	.datab(\Fonte1~combout [0]),
	.datac(vcc),
	.datad(RegB[27]),
	.cin(gnd),
	.combout(\Dado1[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[27]~27 .lut_mask = 16'hEE22;
defparam \Dado1[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \Acc[27]~feeder (
// Equation(s):
// \Acc[27]~feeder_combout  = \Dado~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [27]),
	.cin(gnd),
	.combout(\Acc[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[27]~feeder .lut_mask = 16'hFF00;
defparam \Acc[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N5
cycloneii_lcell_ff \Acc[27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[27]));

// Location: LCFF_X45_Y33_N25
cycloneii_lcell_ff \Dado1[27]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[27]~27_combout ),
	.sdata(Acc[27]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[27]~reg0_regout ));

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[28]));
// synopsys translate_off
defparam \Dado[28]~I .input_async_reset = "none";
defparam \Dado[28]~I .input_power_up = "low";
defparam \Dado[28]~I .input_register_mode = "none";
defparam \Dado[28]~I .input_sync_reset = "none";
defparam \Dado[28]~I .oe_async_reset = "none";
defparam \Dado[28]~I .oe_power_up = "low";
defparam \Dado[28]~I .oe_register_mode = "none";
defparam \Dado[28]~I .oe_sync_reset = "none";
defparam \Dado[28]~I .operation_mode = "input";
defparam \Dado[28]~I .output_async_reset = "none";
defparam \Dado[28]~I .output_power_up = "low";
defparam \Dado[28]~I .output_register_mode = "none";
defparam \Dado[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
cycloneii_lcell_comb \RegB[28]~feeder (
// Equation(s):
// \RegB[28]~feeder_combout  = \Dado~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[28]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N3
cycloneii_lcell_ff \RegB[28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[28]));

// Location: LCCOMB_X45_Y33_N18
cycloneii_lcell_comb \Dado1[28]~28 (
// Equation(s):
// \Dado1[28]~28_combout  = (\Fonte1~combout [0] & ((RegB[28]))) # (!\Fonte1~combout [0] & (RegA[28]))

	.dataa(RegA[28]),
	.datab(\Fonte1~combout [0]),
	.datac(vcc),
	.datad(RegB[28]),
	.cin(gnd),
	.combout(\Dado1[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[28]~28 .lut_mask = 16'hEE22;
defparam \Dado1[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N7
cycloneii_lcell_ff \Acc[28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dado~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[28]));

// Location: LCFF_X45_Y33_N19
cycloneii_lcell_ff \Dado1[28]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[28]~28_combout ),
	.sdata(Acc[28]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[28]~reg0_regout ));

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[29]));
// synopsys translate_off
defparam \Dado[29]~I .input_async_reset = "none";
defparam \Dado[29]~I .input_power_up = "low";
defparam \Dado[29]~I .input_register_mode = "none";
defparam \Dado[29]~I .input_sync_reset = "none";
defparam \Dado[29]~I .oe_async_reset = "none";
defparam \Dado[29]~I .oe_power_up = "low";
defparam \Dado[29]~I .oe_register_mode = "none";
defparam \Dado[29]~I .oe_sync_reset = "none";
defparam \Dado[29]~I .operation_mode = "input";
defparam \Dado[29]~I .output_async_reset = "none";
defparam \Dado[29]~I .output_power_up = "low";
defparam \Dado[29]~I .output_register_mode = "none";
defparam \Dado[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneii_lcell_comb \RegB[29]~feeder (
// Equation(s):
// \RegB[29]~feeder_combout  = \Dado~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [29]),
	.cin(gnd),
	.combout(\RegB[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[29]~feeder .lut_mask = 16'hFF00;
defparam \RegB[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N13
cycloneii_lcell_ff \RegB[29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[29]));

// Location: LCCOMB_X45_Y33_N28
cycloneii_lcell_comb \RegA[29]~feeder (
// Equation(s):
// \RegA[29]~feeder_combout  = \Dado~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [29]),
	.cin(gnd),
	.combout(\RegA[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[29]~feeder .lut_mask = 16'hFF00;
defparam \RegA[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N29
cycloneii_lcell_ff \RegA[29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[29]));

// Location: LCCOMB_X45_Y33_N4
cycloneii_lcell_comb \Dado1[29]~29 (
// Equation(s):
// \Dado1[29]~29_combout  = (\Fonte1~combout [0] & (RegB[29])) # (!\Fonte1~combout [0] & ((RegA[29])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[29]),
	.datac(vcc),
	.datad(RegA[29]),
	.cin(gnd),
	.combout(\Dado1[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[29]~29 .lut_mask = 16'hDD88;
defparam \Dado1[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \Acc[29]~feeder (
// Equation(s):
// \Acc[29]~feeder_combout  = \Dado~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [29]),
	.cin(gnd),
	.combout(\Acc[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[29]~feeder .lut_mask = 16'hFF00;
defparam \Acc[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N1
cycloneii_lcell_ff \Acc[29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[29]));

// Location: LCFF_X45_Y33_N5
cycloneii_lcell_ff \Dado1[29]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[29]~29_combout ),
	.sdata(Acc[29]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[29]~reg0_regout ));

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[30]));
// synopsys translate_off
defparam \Dado[30]~I .input_async_reset = "none";
defparam \Dado[30]~I .input_power_up = "low";
defparam \Dado[30]~I .input_register_mode = "none";
defparam \Dado[30]~I .input_sync_reset = "none";
defparam \Dado[30]~I .oe_async_reset = "none";
defparam \Dado[30]~I .oe_power_up = "low";
defparam \Dado[30]~I .oe_register_mode = "none";
defparam \Dado[30]~I .oe_sync_reset = "none";
defparam \Dado[30]~I .operation_mode = "input";
defparam \Dado[30]~I .output_async_reset = "none";
defparam \Dado[30]~I .output_power_up = "low";
defparam \Dado[30]~I .output_register_mode = "none";
defparam \Dado[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneii_lcell_comb \RegB[30]~feeder (
// Equation(s):
// \RegB[30]~feeder_combout  = \Dado~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[30]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N15
cycloneii_lcell_ff \RegB[30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[30]));

// Location: LCCOMB_X45_Y33_N30
cycloneii_lcell_comb \RegA[30]~feeder (
// Equation(s):
// \RegA[30]~feeder_combout  = \Dado~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[30]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N31
cycloneii_lcell_ff \RegA[30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[30]));

// Location: LCCOMB_X45_Y33_N22
cycloneii_lcell_comb \Dado1[30]~30 (
// Equation(s):
// \Dado1[30]~30_combout  = (\Fonte1~combout [0] & (RegB[30])) # (!\Fonte1~combout [0] & ((RegA[30])))

	.dataa(\Fonte1~combout [0]),
	.datab(RegB[30]),
	.datac(vcc),
	.datad(RegA[30]),
	.cin(gnd),
	.combout(\Dado1[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[30]~30 .lut_mask = 16'hDD88;
defparam \Dado1[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N2
cycloneii_lcell_comb \Acc[30]~feeder (
// Equation(s):
// \Acc[30]~feeder_combout  = \Dado~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [30]),
	.cin(gnd),
	.combout(\Acc[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[30]~feeder .lut_mask = 16'hFF00;
defparam \Acc[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N3
cycloneii_lcell_ff \Acc[30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[30]));

// Location: LCFF_X45_Y33_N23
cycloneii_lcell_ff \Dado1[30]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[30]~30_combout ),
	.sdata(Acc[30]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[30]~reg0_regout ));

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Dado[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Dado~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado[31]));
// synopsys translate_off
defparam \Dado[31]~I .input_async_reset = "none";
defparam \Dado[31]~I .input_power_up = "low";
defparam \Dado[31]~I .input_register_mode = "none";
defparam \Dado[31]~I .input_sync_reset = "none";
defparam \Dado[31]~I .oe_async_reset = "none";
defparam \Dado[31]~I .oe_power_up = "low";
defparam \Dado[31]~I .oe_register_mode = "none";
defparam \Dado[31]~I .oe_sync_reset = "none";
defparam \Dado[31]~I .operation_mode = "input";
defparam \Dado[31]~I .output_async_reset = "none";
defparam \Dado[31]~I .output_power_up = "low";
defparam \Dado[31]~I .output_register_mode = "none";
defparam \Dado[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneii_lcell_comb \RegA[31]~feeder (
// Equation(s):
// \RegA[31]~feeder_combout  = \Dado~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [31]),
	.cin(gnd),
	.combout(\RegA[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[31]~feeder .lut_mask = 16'hFF00;
defparam \RegA[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N23
cycloneii_lcell_ff \RegA[31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[31]));

// Location: LCCOMB_X43_Y34_N24
cycloneii_lcell_comb \RegB[31]~feeder (
// Equation(s):
// \RegB[31]~feeder_combout  = \Dado~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[31]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N25
cycloneii_lcell_ff \RegB[31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[31]));

// Location: LCCOMB_X47_Y33_N14
cycloneii_lcell_comb \Dado1[31]~31 (
// Equation(s):
// \Dado1[31]~31_combout  = (\Fonte1~combout [0] & ((RegB[31]))) # (!\Fonte1~combout [0] & (RegA[31]))

	.dataa(\Fonte1~combout [0]),
	.datab(RegA[31]),
	.datac(vcc),
	.datad(RegB[31]),
	.cin(gnd),
	.combout(\Dado1[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Dado1[31]~31 .lut_mask = 16'hEE44;
defparam \Dado1[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
cycloneii_lcell_comb \Acc[31]~feeder (
// Equation(s):
// \Acc[31]~feeder_combout  = \Dado~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [31]),
	.cin(gnd),
	.combout(\Acc[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc[31]~feeder .lut_mask = 16'hFF00;
defparam \Acc[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N13
cycloneii_lcell_ff \Acc[31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\Acc[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Acc[31]));

// Location: LCFF_X47_Y33_N15
cycloneii_lcell_ff \Dado1[31]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado1[31]~31_combout ),
	.sdata(Acc[31]),
	.aclr(gnd),
	.sclr(\Dado1[0]~32_combout ),
	.sload(\Fonte1~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado1[31]~reg0_regout ));

// Location: LCCOMB_X43_Y34_N8
cycloneii_lcell_comb \Dado2[0]~0 (
// Equation(s):
// \Dado2[0]~0_combout  = (\Fonte2~combout [0] & (RegB[0])) # (!\Fonte2~combout [0] & ((RegA[0])))

	.dataa(\Fonte2~combout [0]),
	.datab(RegB[0]),
	.datac(vcc),
	.datad(RegA[0]),
	.cin(gnd),
	.combout(\Dado2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[0]~0 .lut_mask = 16'hDD88;
defparam \Dado2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Fonte2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Fonte2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Fonte2[0]));
// synopsys translate_off
defparam \Fonte2[0]~I .input_async_reset = "none";
defparam \Fonte2[0]~I .input_power_up = "low";
defparam \Fonte2[0]~I .input_register_mode = "none";
defparam \Fonte2[0]~I .input_sync_reset = "none";
defparam \Fonte2[0]~I .oe_async_reset = "none";
defparam \Fonte2[0]~I .oe_power_up = "low";
defparam \Fonte2[0]~I .oe_register_mode = "none";
defparam \Fonte2[0]~I .oe_sync_reset = "none";
defparam \Fonte2[0]~I .operation_mode = "input";
defparam \Fonte2[0]~I .output_async_reset = "none";
defparam \Fonte2[0]~I .output_power_up = "low";
defparam \Fonte2[0]~I .output_register_mode = "none";
defparam \Fonte2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
cycloneii_lcell_comb \Dado2[0]~32 (
// Equation(s):
// \Dado2[0]~32_combout  = (\Fonte2~combout [1] & \Fonte2~combout [0])

	.dataa(\Fonte2~combout [1]),
	.datab(vcc),
	.datac(\Fonte2~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Dado2[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[0]~32 .lut_mask = 16'hA0A0;
defparam \Dado2[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Fonte2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Fonte2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Fonte2[1]));
// synopsys translate_off
defparam \Fonte2[1]~I .input_async_reset = "none";
defparam \Fonte2[1]~I .input_power_up = "low";
defparam \Fonte2[1]~I .input_register_mode = "none";
defparam \Fonte2[1]~I .input_sync_reset = "none";
defparam \Fonte2[1]~I .oe_async_reset = "none";
defparam \Fonte2[1]~I .oe_power_up = "low";
defparam \Fonte2[1]~I .oe_register_mode = "none";
defparam \Fonte2[1]~I .oe_sync_reset = "none";
defparam \Fonte2[1]~I .operation_mode = "input";
defparam \Fonte2[1]~I .output_async_reset = "none";
defparam \Fonte2[1]~I .output_power_up = "low";
defparam \Fonte2[1]~I .output_register_mode = "none";
defparam \Fonte2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y34_N9
cycloneii_lcell_ff \Dado2[0]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[0]~0_combout ),
	.sdata(Acc[0]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[0]~reg0_regout ));

// Location: LCCOMB_X43_Y34_N10
cycloneii_lcell_comb \Dado2[1]~1 (
// Equation(s):
// \Dado2[1]~1_combout  = (\Fonte2~combout [0] & ((RegB[1]))) # (!\Fonte2~combout [0] & (RegA[1]))

	.dataa(RegA[1]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegB[1]),
	.cin(gnd),
	.combout(\Dado2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[1]~1 .lut_mask = 16'hEE22;
defparam \Dado2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N11
cycloneii_lcell_ff \Dado2[1]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[1]~1_combout ),
	.sdata(Acc[1]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[1]~reg0_regout ));

// Location: LCCOMB_X44_Y34_N30
cycloneii_lcell_comb \RegA[2]~feeder (
// Equation(s):
// \RegA[2]~feeder_combout  = \Dado~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [2]),
	.cin(gnd),
	.combout(\RegA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[2]~feeder .lut_mask = 16'hFF00;
defparam \RegA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N31
cycloneii_lcell_ff \RegA[2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[2]));

// Location: LCCOMB_X43_Y34_N20
cycloneii_lcell_comb \Dado2[2]~2 (
// Equation(s):
// \Dado2[2]~2_combout  = (\Fonte2~combout [0] & ((RegB[2]))) # (!\Fonte2~combout [0] & (RegA[2]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[2]),
	.datac(vcc),
	.datad(RegB[2]),
	.cin(gnd),
	.combout(\Dado2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[2]~2 .lut_mask = 16'hEE44;
defparam \Dado2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N21
cycloneii_lcell_ff \Dado2[2]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[2]~2_combout ),
	.sdata(Acc[2]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[2]~reg0_regout ));

// Location: LCCOMB_X45_Y34_N24
cycloneii_lcell_comb \RegB[3]~feeder (
// Equation(s):
// \RegB[3]~feeder_combout  = \Dado~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [3]),
	.cin(gnd),
	.combout(\RegB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[3]~feeder .lut_mask = 16'hFF00;
defparam \RegB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N25
cycloneii_lcell_ff \RegB[3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[3]));

// Location: LCCOMB_X43_Y34_N30
cycloneii_lcell_comb \Dado2[3]~3 (
// Equation(s):
// \Dado2[3]~3_combout  = (\Fonte2~combout [0] & ((RegB[3]))) # (!\Fonte2~combout [0] & (RegA[3]))

	.dataa(RegA[3]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegB[3]),
	.cin(gnd),
	.combout(\Dado2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[3]~3 .lut_mask = 16'hEE22;
defparam \Dado2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N31
cycloneii_lcell_ff \Dado2[3]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[3]~3_combout ),
	.sdata(Acc[3]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[3]~reg0_regout ));

// Location: LCCOMB_X43_Y34_N16
cycloneii_lcell_comb \Dado2[4]~4 (
// Equation(s):
// \Dado2[4]~4_combout  = (\Fonte2~combout [0] & ((RegB[4]))) # (!\Fonte2~combout [0] & (RegA[4]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[4]),
	.datac(vcc),
	.datad(RegB[4]),
	.cin(gnd),
	.combout(\Dado2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[4]~4 .lut_mask = 16'hEE44;
defparam \Dado2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N17
cycloneii_lcell_ff \Dado2[4]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[4]~4_combout ),
	.sdata(Acc[4]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[4]~reg0_regout ));

// Location: LCCOMB_X45_Y34_N12
cycloneii_lcell_comb \RegB[5]~feeder (
// Equation(s):
// \RegB[5]~feeder_combout  = \Dado~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [5]),
	.cin(gnd),
	.combout(\RegB[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[5]~feeder .lut_mask = 16'hFF00;
defparam \RegB[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N13
cycloneii_lcell_ff \RegB[5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[5]));

// Location: LCCOMB_X43_Y34_N18
cycloneii_lcell_comb \Dado2[5]~5 (
// Equation(s):
// \Dado2[5]~5_combout  = (\Fonte2~combout [0] & ((RegB[5]))) # (!\Fonte2~combout [0] & (RegA[5]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[5]),
	.datac(vcc),
	.datad(RegB[5]),
	.cin(gnd),
	.combout(\Dado2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[5]~5 .lut_mask = 16'hEE44;
defparam \Dado2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N19
cycloneii_lcell_ff \Dado2[5]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[5]~5_combout ),
	.sdata(Acc[5]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[5]~reg0_regout ));

// Location: LCCOMB_X43_Y34_N4
cycloneii_lcell_comb \Dado2[6]~6 (
// Equation(s):
// \Dado2[6]~6_combout  = (\Fonte2~combout [0] & ((RegB[6]))) # (!\Fonte2~combout [0] & (RegA[6]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[6]),
	.datac(vcc),
	.datad(RegB[6]),
	.cin(gnd),
	.combout(\Dado2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[6]~6 .lut_mask = 16'hEE44;
defparam \Dado2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N5
cycloneii_lcell_ff \Dado2[6]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[6]~6_combout ),
	.sdata(Acc[6]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[6]~reg0_regout ));

// Location: LCCOMB_X48_Y34_N16
cycloneii_lcell_comb \Dado2[7]~7 (
// Equation(s):
// \Dado2[7]~7_combout  = (\Fonte2~combout [0] & ((RegB[7]))) # (!\Fonte2~combout [0] & (RegA[7]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[7]),
	.datac(vcc),
	.datad(RegB[7]),
	.cin(gnd),
	.combout(\Dado2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[7]~7 .lut_mask = 16'hEE44;
defparam \Dado2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N17
cycloneii_lcell_ff \Dado2[7]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[7]~7_combout ),
	.sdata(Acc[7]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[7]~reg0_regout ));

// Location: LCCOMB_X48_Y34_N10
cycloneii_lcell_comb \Dado2[8]~8 (
// Equation(s):
// \Dado2[8]~8_combout  = (\Fonte2~combout [0] & (RegB[8])) # (!\Fonte2~combout [0] & ((RegA[8])))

	.dataa(\Fonte2~combout [0]),
	.datab(RegB[8]),
	.datac(vcc),
	.datad(RegA[8]),
	.cin(gnd),
	.combout(\Dado2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[8]~8 .lut_mask = 16'hDD88;
defparam \Dado2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N11
cycloneii_lcell_ff \Dado2[8]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[8]~8_combout ),
	.sdata(Acc[8]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[8]~reg0_regout ));

// Location: LCCOMB_X48_Y34_N12
cycloneii_lcell_comb \Dado2[9]~9 (
// Equation(s):
// \Dado2[9]~9_combout  = (\Fonte2~combout [0] & ((RegB[9]))) # (!\Fonte2~combout [0] & (RegA[9]))

	.dataa(RegA[9]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegB[9]),
	.cin(gnd),
	.combout(\Dado2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[9]~9 .lut_mask = 16'hEE22;
defparam \Dado2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N13
cycloneii_lcell_ff \Dado2[9]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[9]~9_combout ),
	.sdata(Acc[9]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[9]~reg0_regout ));

// Location: LCCOMB_X48_Y34_N30
cycloneii_lcell_comb \Dado2[10]~10 (
// Equation(s):
// \Dado2[10]~10_combout  = (\Fonte2~combout [0] & ((RegB[10]))) # (!\Fonte2~combout [0] & (RegA[10]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[10]),
	.datac(vcc),
	.datad(RegB[10]),
	.cin(gnd),
	.combout(\Dado2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[10]~10 .lut_mask = 16'hEE44;
defparam \Dado2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N31
cycloneii_lcell_ff \Dado2[10]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[10]~10_combout ),
	.sdata(Acc[10]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[10]~reg0_regout ));

// Location: LCCOMB_X48_Y34_N8
cycloneii_lcell_comb \Dado2[11]~11 (
// Equation(s):
// \Dado2[11]~11_combout  = (\Fonte2~combout [0] & ((RegB[11]))) # (!\Fonte2~combout [0] & (RegA[11]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[11]),
	.datac(vcc),
	.datad(RegB[11]),
	.cin(gnd),
	.combout(\Dado2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[11]~11 .lut_mask = 16'hEE44;
defparam \Dado2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N9
cycloneii_lcell_ff \Dado2[11]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[11]~11_combout ),
	.sdata(Acc[11]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[11]~reg0_regout ));

// Location: LCCOMB_X48_Y34_N2
cycloneii_lcell_comb \Dado2[12]~12 (
// Equation(s):
// \Dado2[12]~12_combout  = (\Fonte2~combout [0] & ((RegB[12]))) # (!\Fonte2~combout [0] & (RegA[12]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[12]),
	.datac(vcc),
	.datad(RegB[12]),
	.cin(gnd),
	.combout(\Dado2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[12]~12 .lut_mask = 16'hEE44;
defparam \Dado2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N3
cycloneii_lcell_ff \Dado2[12]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[12]~12_combout ),
	.sdata(Acc[12]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[12]~reg0_regout ));

// Location: LCCOMB_X48_Y34_N4
cycloneii_lcell_comb \Dado2[13]~13 (
// Equation(s):
// \Dado2[13]~13_combout  = (\Fonte2~combout [0] & ((RegB[13]))) # (!\Fonte2~combout [0] & (RegA[13]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[13]),
	.datac(vcc),
	.datad(RegB[13]),
	.cin(gnd),
	.combout(\Dado2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[13]~13 .lut_mask = 16'hEE44;
defparam \Dado2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N5
cycloneii_lcell_ff \Dado2[13]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[13]~13_combout ),
	.sdata(Acc[13]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[13]~reg0_regout ));

// Location: LCCOMB_X48_Y34_N22
cycloneii_lcell_comb \Dado2[14]~14 (
// Equation(s):
// \Dado2[14]~14_combout  = (\Fonte2~combout [0] & ((RegB[14]))) # (!\Fonte2~combout [0] & (RegA[14]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[14]),
	.datac(vcc),
	.datad(RegB[14]),
	.cin(gnd),
	.combout(\Dado2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[14]~14 .lut_mask = 16'hEE44;
defparam \Dado2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N23
cycloneii_lcell_ff \Dado2[14]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[14]~14_combout ),
	.sdata(Acc[14]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[14]~reg0_regout ));

// Location: LCCOMB_X48_Y33_N24
cycloneii_lcell_comb \Dado2[15]~15 (
// Equation(s):
// \Dado2[15]~15_combout  = (\Fonte2~combout [0] & (RegB[15])) # (!\Fonte2~combout [0] & ((RegA[15])))

	.dataa(RegB[15]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegA[15]),
	.cin(gnd),
	.combout(\Dado2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[15]~15 .lut_mask = 16'hBB88;
defparam \Dado2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N25
cycloneii_lcell_ff \Dado2[15]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[15]~15_combout ),
	.sdata(Acc[15]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[15]~reg0_regout ));

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \RegB[16]~feeder (
// Equation(s):
// \RegB[16]~feeder_combout  = \Dado~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegB[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[16]~feeder .lut_mask = 16'hF0F0;
defparam \RegB[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N27
cycloneii_lcell_ff \RegB[16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[16]));

// Location: LCCOMB_X48_Y33_N10
cycloneii_lcell_comb \Dado2[16]~16 (
// Equation(s):
// \Dado2[16]~16_combout  = (\Fonte2~combout [0] & ((RegB[16]))) # (!\Fonte2~combout [0] & (RegA[16]))

	.dataa(RegA[16]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegB[16]),
	.cin(gnd),
	.combout(\Dado2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[16]~16 .lut_mask = 16'hEE22;
defparam \Dado2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N11
cycloneii_lcell_ff \Dado2[16]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[16]~16_combout ),
	.sdata(Acc[16]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[16]~reg0_regout ));

// Location: LCCOMB_X48_Y33_N28
cycloneii_lcell_comb \Dado2[17]~17 (
// Equation(s):
// \Dado2[17]~17_combout  = (\Fonte2~combout [0] & (RegB[17])) # (!\Fonte2~combout [0] & ((RegA[17])))

	.dataa(RegB[17]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegA[17]),
	.cin(gnd),
	.combout(\Dado2[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[17]~17 .lut_mask = 16'hBB88;
defparam \Dado2[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N29
cycloneii_lcell_ff \Dado2[17]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[17]~17_combout ),
	.sdata(Acc[17]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[17]~reg0_regout ));

// Location: LCCOMB_X48_Y33_N22
cycloneii_lcell_comb \Dado2[18]~18 (
// Equation(s):
// \Dado2[18]~18_combout  = (\Fonte2~combout [0] & ((RegB[18]))) # (!\Fonte2~combout [0] & (RegA[18]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[18]),
	.datac(vcc),
	.datad(RegB[18]),
	.cin(gnd),
	.combout(\Dado2[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[18]~18 .lut_mask = 16'hEE44;
defparam \Dado2[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N23
cycloneii_lcell_ff \Dado2[18]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[18]~18_combout ),
	.sdata(Acc[18]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[18]~reg0_regout ));

// Location: LCCOMB_X47_Y33_N6
cycloneii_lcell_comb \RegA[19]~feeder (
// Equation(s):
// \RegA[19]~feeder_combout  = \Dado~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [19]),
	.cin(gnd),
	.combout(\RegA[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[19]~feeder .lut_mask = 16'hFF00;
defparam \RegA[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N7
cycloneii_lcell_ff \RegA[19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[19]));

// Location: LCCOMB_X48_Y33_N0
cycloneii_lcell_comb \Dado2[19]~19 (
// Equation(s):
// \Dado2[19]~19_combout  = (\Fonte2~combout [0] & ((RegB[19]))) # (!\Fonte2~combout [0] & (RegA[19]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[19]),
	.datac(vcc),
	.datad(RegB[19]),
	.cin(gnd),
	.combout(\Dado2[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[19]~19 .lut_mask = 16'hEE44;
defparam \Dado2[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N1
cycloneii_lcell_ff \Dado2[19]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[19]~19_combout ),
	.sdata(Acc[19]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[19]~reg0_regout ));

// Location: LCCOMB_X48_Y33_N18
cycloneii_lcell_comb \Dado2[20]~20 (
// Equation(s):
// \Dado2[20]~20_combout  = (\Fonte2~combout [0] & ((RegB[20]))) # (!\Fonte2~combout [0] & (RegA[20]))

	.dataa(RegA[20]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegB[20]),
	.cin(gnd),
	.combout(\Dado2[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[20]~20 .lut_mask = 16'hEE22;
defparam \Dado2[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N19
cycloneii_lcell_ff \Dado2[20]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[20]~20_combout ),
	.sdata(Acc[20]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[20]~reg0_regout ));

// Location: LCCOMB_X48_Y33_N4
cycloneii_lcell_comb \Dado2[21]~21 (
// Equation(s):
// \Dado2[21]~21_combout  = (\Fonte2~combout [0] & (RegB[21])) # (!\Fonte2~combout [0] & ((RegA[21])))

	.dataa(RegB[21]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegA[21]),
	.cin(gnd),
	.combout(\Dado2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[21]~21 .lut_mask = 16'hBB88;
defparam \Dado2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N5
cycloneii_lcell_ff \Dado2[21]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[21]~21_combout ),
	.sdata(Acc[21]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[21]~reg0_regout ));

// Location: LCCOMB_X48_Y33_N6
cycloneii_lcell_comb \RegB[22]~feeder (
// Equation(s):
// \RegB[22]~feeder_combout  = \Dado~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [22]),
	.cin(gnd),
	.combout(\RegB[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB[22]~feeder .lut_mask = 16'hFF00;
defparam \RegB[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N7
cycloneii_lcell_ff \RegB[22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegB[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[22]));

// Location: LCCOMB_X48_Y33_N14
cycloneii_lcell_comb \Dado2[22]~22 (
// Equation(s):
// \Dado2[22]~22_combout  = (\Fonte2~combout [0] & ((RegB[22]))) # (!\Fonte2~combout [0] & (RegA[22]))

	.dataa(RegA[22]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegB[22]),
	.cin(gnd),
	.combout(\Dado2[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[22]~22 .lut_mask = 16'hEE22;
defparam \Dado2[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N15
cycloneii_lcell_ff \Dado2[22]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[22]~22_combout ),
	.sdata(Acc[22]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[22]~reg0_regout ));

// Location: LCCOMB_X45_Y33_N8
cycloneii_lcell_comb \RegA[23]~feeder (
// Equation(s):
// \RegA[23]~feeder_combout  = \Dado~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [23]),
	.cin(gnd),
	.combout(\RegA[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[23]~feeder .lut_mask = 16'hFF00;
defparam \RegA[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N9
cycloneii_lcell_ff \RegA[23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[23]));

// Location: LCCOMB_X46_Y33_N0
cycloneii_lcell_comb \Dado2[23]~23 (
// Equation(s):
// \Dado2[23]~23_combout  = (\Fonte2~combout [0] & (RegB[23])) # (!\Fonte2~combout [0] & ((RegA[23])))

	.dataa(\Fonte2~combout [0]),
	.datab(RegB[23]),
	.datac(vcc),
	.datad(RegA[23]),
	.cin(gnd),
	.combout(\Dado2[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[23]~23 .lut_mask = 16'hDD88;
defparam \Dado2[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N1
cycloneii_lcell_ff \Dado2[23]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[23]~23_combout ),
	.sdata(Acc[23]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[23]~reg0_regout ));

// Location: LCCOMB_X46_Y33_N10
cycloneii_lcell_comb \Dado2[24]~24 (
// Equation(s):
// \Dado2[24]~24_combout  = (\Fonte2~combout [0] & (RegB[24])) # (!\Fonte2~combout [0] & ((RegA[24])))

	.dataa(\Fonte2~combout [0]),
	.datab(RegB[24]),
	.datac(vcc),
	.datad(RegA[24]),
	.cin(gnd),
	.combout(\Dado2[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[24]~24 .lut_mask = 16'hDD88;
defparam \Dado2[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N11
cycloneii_lcell_ff \Dado2[24]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[24]~24_combout ),
	.sdata(Acc[24]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[24]~reg0_regout ));

// Location: LCCOMB_X45_Y33_N12
cycloneii_lcell_comb \RegA[25]~feeder (
// Equation(s):
// \RegA[25]~feeder_combout  = \Dado~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[25]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N13
cycloneii_lcell_ff \RegA[25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[25]));

// Location: LCCOMB_X46_Y33_N20
cycloneii_lcell_comb \Dado2[25]~25 (
// Equation(s):
// \Dado2[25]~25_combout  = (\Fonte2~combout [0] & (RegB[25])) # (!\Fonte2~combout [0] & ((RegA[25])))

	.dataa(\Fonte2~combout [0]),
	.datab(RegB[25]),
	.datac(vcc),
	.datad(RegA[25]),
	.cin(gnd),
	.combout(\Dado2[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[25]~25 .lut_mask = 16'hDD88;
defparam \Dado2[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N21
cycloneii_lcell_ff \Dado2[25]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[25]~25_combout ),
	.sdata(Acc[25]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[25]~reg0_regout ));

// Location: LCCOMB_X46_Y33_N22
cycloneii_lcell_comb \Dado2[26]~26 (
// Equation(s):
// \Dado2[26]~26_combout  = (\Fonte2~combout [0] & (RegB[26])) # (!\Fonte2~combout [0] & ((RegA[26])))

	.dataa(\Fonte2~combout [0]),
	.datab(RegB[26]),
	.datac(vcc),
	.datad(RegA[26]),
	.cin(gnd),
	.combout(\Dado2[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[26]~26 .lut_mask = 16'hDD88;
defparam \Dado2[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N23
cycloneii_lcell_ff \Dado2[26]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[26]~26_combout ),
	.sdata(Acc[26]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[26]~reg0_regout ));

// Location: LCCOMB_X45_Y33_N16
cycloneii_lcell_comb \RegA[27]~feeder (
// Equation(s):
// \RegA[27]~feeder_combout  = \Dado~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dado~combout [27]),
	.cin(gnd),
	.combout(\RegA[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[27]~feeder .lut_mask = 16'hFF00;
defparam \RegA[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N17
cycloneii_lcell_ff \RegA[27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[27]));

// Location: LCCOMB_X46_Y33_N16
cycloneii_lcell_comb \Dado2[27]~27 (
// Equation(s):
// \Dado2[27]~27_combout  = (\Fonte2~combout [0] & (RegB[27])) # (!\Fonte2~combout [0] & ((RegA[27])))

	.dataa(RegB[27]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegA[27]),
	.cin(gnd),
	.combout(\Dado2[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[27]~27 .lut_mask = 16'hBB88;
defparam \Dado2[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N17
cycloneii_lcell_ff \Dado2[27]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[27]~27_combout ),
	.sdata(Acc[27]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[27]~reg0_regout ));

// Location: LCCOMB_X45_Y33_N10
cycloneii_lcell_comb \RegA[28]~feeder (
// Equation(s):
// \RegA[28]~feeder_combout  = \Dado~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Dado~combout [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegA[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegA[28]~feeder .lut_mask = 16'hF0F0;
defparam \RegA[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N11
cycloneii_lcell_ff \RegA[28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\RegA[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[28]));

// Location: LCCOMB_X46_Y33_N26
cycloneii_lcell_comb \Dado2[28]~28 (
// Equation(s):
// \Dado2[28]~28_combout  = (\Fonte2~combout [0] & (RegB[28])) # (!\Fonte2~combout [0] & ((RegA[28])))

	.dataa(\Fonte2~combout [0]),
	.datab(RegB[28]),
	.datac(vcc),
	.datad(RegA[28]),
	.cin(gnd),
	.combout(\Dado2[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[28]~28 .lut_mask = 16'hDD88;
defparam \Dado2[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N27
cycloneii_lcell_ff \Dado2[28]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[28]~28_combout ),
	.sdata(Acc[28]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[28]~reg0_regout ));

// Location: LCCOMB_X46_Y33_N28
cycloneii_lcell_comb \Dado2[29]~29 (
// Equation(s):
// \Dado2[29]~29_combout  = (\Fonte2~combout [0] & ((RegB[29]))) # (!\Fonte2~combout [0] & (RegA[29]))

	.dataa(\Fonte2~combout [0]),
	.datab(RegA[29]),
	.datac(vcc),
	.datad(RegB[29]),
	.cin(gnd),
	.combout(\Dado2[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[29]~29 .lut_mask = 16'hEE44;
defparam \Dado2[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N29
cycloneii_lcell_ff \Dado2[29]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[29]~29_combout ),
	.sdata(Acc[29]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[29]~reg0_regout ));

// Location: LCCOMB_X46_Y33_N6
cycloneii_lcell_comb \Dado2[30]~30 (
// Equation(s):
// \Dado2[30]~30_combout  = (\Fonte2~combout [0] & ((RegB[30]))) # (!\Fonte2~combout [0] & (RegA[30]))

	.dataa(RegA[30]),
	.datab(\Fonte2~combout [0]),
	.datac(vcc),
	.datad(RegB[30]),
	.cin(gnd),
	.combout(\Dado2[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[30]~30 .lut_mask = 16'hEE22;
defparam \Dado2[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N7
cycloneii_lcell_ff \Dado2[30]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[30]~30_combout ),
	.sdata(Acc[30]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[30]~reg0_regout ));

// Location: LCCOMB_X43_Y34_N6
cycloneii_lcell_comb \Dado2[31]~31 (
// Equation(s):
// \Dado2[31]~31_combout  = (\Fonte2~combout [0] & (RegB[31])) # (!\Fonte2~combout [0] & ((RegA[31])))

	.dataa(\Fonte2~combout [0]),
	.datab(RegB[31]),
	.datac(vcc),
	.datad(RegA[31]),
	.cin(gnd),
	.combout(\Dado2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Dado2[31]~31 .lut_mask = 16'hDD88;
defparam \Dado2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N7
cycloneii_lcell_ff \Dado2[31]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Dado2[31]~31_combout ),
	.sdata(Acc[31]),
	.aclr(gnd),
	.sclr(\Dado2[0]~32_combout ),
	.sload(\Fonte2~combout [1]),
	.ena(!\Esc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dado2[31]~reg0_regout ));

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[0]~I (
	.datain(\Dado1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[0]));
// synopsys translate_off
defparam \Dado1[0]~I .input_async_reset = "none";
defparam \Dado1[0]~I .input_power_up = "low";
defparam \Dado1[0]~I .input_register_mode = "none";
defparam \Dado1[0]~I .input_sync_reset = "none";
defparam \Dado1[0]~I .oe_async_reset = "none";
defparam \Dado1[0]~I .oe_power_up = "low";
defparam \Dado1[0]~I .oe_register_mode = "none";
defparam \Dado1[0]~I .oe_sync_reset = "none";
defparam \Dado1[0]~I .operation_mode = "output";
defparam \Dado1[0]~I .output_async_reset = "none";
defparam \Dado1[0]~I .output_power_up = "low";
defparam \Dado1[0]~I .output_register_mode = "none";
defparam \Dado1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[1]~I (
	.datain(\Dado1[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[1]));
// synopsys translate_off
defparam \Dado1[1]~I .input_async_reset = "none";
defparam \Dado1[1]~I .input_power_up = "low";
defparam \Dado1[1]~I .input_register_mode = "none";
defparam \Dado1[1]~I .input_sync_reset = "none";
defparam \Dado1[1]~I .oe_async_reset = "none";
defparam \Dado1[1]~I .oe_power_up = "low";
defparam \Dado1[1]~I .oe_register_mode = "none";
defparam \Dado1[1]~I .oe_sync_reset = "none";
defparam \Dado1[1]~I .operation_mode = "output";
defparam \Dado1[1]~I .output_async_reset = "none";
defparam \Dado1[1]~I .output_power_up = "low";
defparam \Dado1[1]~I .output_register_mode = "none";
defparam \Dado1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[2]~I (
	.datain(\Dado1[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[2]));
// synopsys translate_off
defparam \Dado1[2]~I .input_async_reset = "none";
defparam \Dado1[2]~I .input_power_up = "low";
defparam \Dado1[2]~I .input_register_mode = "none";
defparam \Dado1[2]~I .input_sync_reset = "none";
defparam \Dado1[2]~I .oe_async_reset = "none";
defparam \Dado1[2]~I .oe_power_up = "low";
defparam \Dado1[2]~I .oe_register_mode = "none";
defparam \Dado1[2]~I .oe_sync_reset = "none";
defparam \Dado1[2]~I .operation_mode = "output";
defparam \Dado1[2]~I .output_async_reset = "none";
defparam \Dado1[2]~I .output_power_up = "low";
defparam \Dado1[2]~I .output_register_mode = "none";
defparam \Dado1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[3]~I (
	.datain(\Dado1[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[3]));
// synopsys translate_off
defparam \Dado1[3]~I .input_async_reset = "none";
defparam \Dado1[3]~I .input_power_up = "low";
defparam \Dado1[3]~I .input_register_mode = "none";
defparam \Dado1[3]~I .input_sync_reset = "none";
defparam \Dado1[3]~I .oe_async_reset = "none";
defparam \Dado1[3]~I .oe_power_up = "low";
defparam \Dado1[3]~I .oe_register_mode = "none";
defparam \Dado1[3]~I .oe_sync_reset = "none";
defparam \Dado1[3]~I .operation_mode = "output";
defparam \Dado1[3]~I .output_async_reset = "none";
defparam \Dado1[3]~I .output_power_up = "low";
defparam \Dado1[3]~I .output_register_mode = "none";
defparam \Dado1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[4]~I (
	.datain(\Dado1[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[4]));
// synopsys translate_off
defparam \Dado1[4]~I .input_async_reset = "none";
defparam \Dado1[4]~I .input_power_up = "low";
defparam \Dado1[4]~I .input_register_mode = "none";
defparam \Dado1[4]~I .input_sync_reset = "none";
defparam \Dado1[4]~I .oe_async_reset = "none";
defparam \Dado1[4]~I .oe_power_up = "low";
defparam \Dado1[4]~I .oe_register_mode = "none";
defparam \Dado1[4]~I .oe_sync_reset = "none";
defparam \Dado1[4]~I .operation_mode = "output";
defparam \Dado1[4]~I .output_async_reset = "none";
defparam \Dado1[4]~I .output_power_up = "low";
defparam \Dado1[4]~I .output_register_mode = "none";
defparam \Dado1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[5]~I (
	.datain(\Dado1[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[5]));
// synopsys translate_off
defparam \Dado1[5]~I .input_async_reset = "none";
defparam \Dado1[5]~I .input_power_up = "low";
defparam \Dado1[5]~I .input_register_mode = "none";
defparam \Dado1[5]~I .input_sync_reset = "none";
defparam \Dado1[5]~I .oe_async_reset = "none";
defparam \Dado1[5]~I .oe_power_up = "low";
defparam \Dado1[5]~I .oe_register_mode = "none";
defparam \Dado1[5]~I .oe_sync_reset = "none";
defparam \Dado1[5]~I .operation_mode = "output";
defparam \Dado1[5]~I .output_async_reset = "none";
defparam \Dado1[5]~I .output_power_up = "low";
defparam \Dado1[5]~I .output_register_mode = "none";
defparam \Dado1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[6]~I (
	.datain(\Dado1[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[6]));
// synopsys translate_off
defparam \Dado1[6]~I .input_async_reset = "none";
defparam \Dado1[6]~I .input_power_up = "low";
defparam \Dado1[6]~I .input_register_mode = "none";
defparam \Dado1[6]~I .input_sync_reset = "none";
defparam \Dado1[6]~I .oe_async_reset = "none";
defparam \Dado1[6]~I .oe_power_up = "low";
defparam \Dado1[6]~I .oe_register_mode = "none";
defparam \Dado1[6]~I .oe_sync_reset = "none";
defparam \Dado1[6]~I .operation_mode = "output";
defparam \Dado1[6]~I .output_async_reset = "none";
defparam \Dado1[6]~I .output_power_up = "low";
defparam \Dado1[6]~I .output_register_mode = "none";
defparam \Dado1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[7]~I (
	.datain(\Dado1[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[7]));
// synopsys translate_off
defparam \Dado1[7]~I .input_async_reset = "none";
defparam \Dado1[7]~I .input_power_up = "low";
defparam \Dado1[7]~I .input_register_mode = "none";
defparam \Dado1[7]~I .input_sync_reset = "none";
defparam \Dado1[7]~I .oe_async_reset = "none";
defparam \Dado1[7]~I .oe_power_up = "low";
defparam \Dado1[7]~I .oe_register_mode = "none";
defparam \Dado1[7]~I .oe_sync_reset = "none";
defparam \Dado1[7]~I .operation_mode = "output";
defparam \Dado1[7]~I .output_async_reset = "none";
defparam \Dado1[7]~I .output_power_up = "low";
defparam \Dado1[7]~I .output_register_mode = "none";
defparam \Dado1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[8]~I (
	.datain(\Dado1[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[8]));
// synopsys translate_off
defparam \Dado1[8]~I .input_async_reset = "none";
defparam \Dado1[8]~I .input_power_up = "low";
defparam \Dado1[8]~I .input_register_mode = "none";
defparam \Dado1[8]~I .input_sync_reset = "none";
defparam \Dado1[8]~I .oe_async_reset = "none";
defparam \Dado1[8]~I .oe_power_up = "low";
defparam \Dado1[8]~I .oe_register_mode = "none";
defparam \Dado1[8]~I .oe_sync_reset = "none";
defparam \Dado1[8]~I .operation_mode = "output";
defparam \Dado1[8]~I .output_async_reset = "none";
defparam \Dado1[8]~I .output_power_up = "low";
defparam \Dado1[8]~I .output_register_mode = "none";
defparam \Dado1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[9]~I (
	.datain(\Dado1[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[9]));
// synopsys translate_off
defparam \Dado1[9]~I .input_async_reset = "none";
defparam \Dado1[9]~I .input_power_up = "low";
defparam \Dado1[9]~I .input_register_mode = "none";
defparam \Dado1[9]~I .input_sync_reset = "none";
defparam \Dado1[9]~I .oe_async_reset = "none";
defparam \Dado1[9]~I .oe_power_up = "low";
defparam \Dado1[9]~I .oe_register_mode = "none";
defparam \Dado1[9]~I .oe_sync_reset = "none";
defparam \Dado1[9]~I .operation_mode = "output";
defparam \Dado1[9]~I .output_async_reset = "none";
defparam \Dado1[9]~I .output_power_up = "low";
defparam \Dado1[9]~I .output_register_mode = "none";
defparam \Dado1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[10]~I (
	.datain(\Dado1[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[10]));
// synopsys translate_off
defparam \Dado1[10]~I .input_async_reset = "none";
defparam \Dado1[10]~I .input_power_up = "low";
defparam \Dado1[10]~I .input_register_mode = "none";
defparam \Dado1[10]~I .input_sync_reset = "none";
defparam \Dado1[10]~I .oe_async_reset = "none";
defparam \Dado1[10]~I .oe_power_up = "low";
defparam \Dado1[10]~I .oe_register_mode = "none";
defparam \Dado1[10]~I .oe_sync_reset = "none";
defparam \Dado1[10]~I .operation_mode = "output";
defparam \Dado1[10]~I .output_async_reset = "none";
defparam \Dado1[10]~I .output_power_up = "low";
defparam \Dado1[10]~I .output_register_mode = "none";
defparam \Dado1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[11]~I (
	.datain(\Dado1[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[11]));
// synopsys translate_off
defparam \Dado1[11]~I .input_async_reset = "none";
defparam \Dado1[11]~I .input_power_up = "low";
defparam \Dado1[11]~I .input_register_mode = "none";
defparam \Dado1[11]~I .input_sync_reset = "none";
defparam \Dado1[11]~I .oe_async_reset = "none";
defparam \Dado1[11]~I .oe_power_up = "low";
defparam \Dado1[11]~I .oe_register_mode = "none";
defparam \Dado1[11]~I .oe_sync_reset = "none";
defparam \Dado1[11]~I .operation_mode = "output";
defparam \Dado1[11]~I .output_async_reset = "none";
defparam \Dado1[11]~I .output_power_up = "low";
defparam \Dado1[11]~I .output_register_mode = "none";
defparam \Dado1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[12]~I (
	.datain(\Dado1[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[12]));
// synopsys translate_off
defparam \Dado1[12]~I .input_async_reset = "none";
defparam \Dado1[12]~I .input_power_up = "low";
defparam \Dado1[12]~I .input_register_mode = "none";
defparam \Dado1[12]~I .input_sync_reset = "none";
defparam \Dado1[12]~I .oe_async_reset = "none";
defparam \Dado1[12]~I .oe_power_up = "low";
defparam \Dado1[12]~I .oe_register_mode = "none";
defparam \Dado1[12]~I .oe_sync_reset = "none";
defparam \Dado1[12]~I .operation_mode = "output";
defparam \Dado1[12]~I .output_async_reset = "none";
defparam \Dado1[12]~I .output_power_up = "low";
defparam \Dado1[12]~I .output_register_mode = "none";
defparam \Dado1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[13]~I (
	.datain(\Dado1[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[13]));
// synopsys translate_off
defparam \Dado1[13]~I .input_async_reset = "none";
defparam \Dado1[13]~I .input_power_up = "low";
defparam \Dado1[13]~I .input_register_mode = "none";
defparam \Dado1[13]~I .input_sync_reset = "none";
defparam \Dado1[13]~I .oe_async_reset = "none";
defparam \Dado1[13]~I .oe_power_up = "low";
defparam \Dado1[13]~I .oe_register_mode = "none";
defparam \Dado1[13]~I .oe_sync_reset = "none";
defparam \Dado1[13]~I .operation_mode = "output";
defparam \Dado1[13]~I .output_async_reset = "none";
defparam \Dado1[13]~I .output_power_up = "low";
defparam \Dado1[13]~I .output_register_mode = "none";
defparam \Dado1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[14]~I (
	.datain(\Dado1[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[14]));
// synopsys translate_off
defparam \Dado1[14]~I .input_async_reset = "none";
defparam \Dado1[14]~I .input_power_up = "low";
defparam \Dado1[14]~I .input_register_mode = "none";
defparam \Dado1[14]~I .input_sync_reset = "none";
defparam \Dado1[14]~I .oe_async_reset = "none";
defparam \Dado1[14]~I .oe_power_up = "low";
defparam \Dado1[14]~I .oe_register_mode = "none";
defparam \Dado1[14]~I .oe_sync_reset = "none";
defparam \Dado1[14]~I .operation_mode = "output";
defparam \Dado1[14]~I .output_async_reset = "none";
defparam \Dado1[14]~I .output_power_up = "low";
defparam \Dado1[14]~I .output_register_mode = "none";
defparam \Dado1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[15]~I (
	.datain(\Dado1[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[15]));
// synopsys translate_off
defparam \Dado1[15]~I .input_async_reset = "none";
defparam \Dado1[15]~I .input_power_up = "low";
defparam \Dado1[15]~I .input_register_mode = "none";
defparam \Dado1[15]~I .input_sync_reset = "none";
defparam \Dado1[15]~I .oe_async_reset = "none";
defparam \Dado1[15]~I .oe_power_up = "low";
defparam \Dado1[15]~I .oe_register_mode = "none";
defparam \Dado1[15]~I .oe_sync_reset = "none";
defparam \Dado1[15]~I .operation_mode = "output";
defparam \Dado1[15]~I .output_async_reset = "none";
defparam \Dado1[15]~I .output_power_up = "low";
defparam \Dado1[15]~I .output_register_mode = "none";
defparam \Dado1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[16]~I (
	.datain(\Dado1[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[16]));
// synopsys translate_off
defparam \Dado1[16]~I .input_async_reset = "none";
defparam \Dado1[16]~I .input_power_up = "low";
defparam \Dado1[16]~I .input_register_mode = "none";
defparam \Dado1[16]~I .input_sync_reset = "none";
defparam \Dado1[16]~I .oe_async_reset = "none";
defparam \Dado1[16]~I .oe_power_up = "low";
defparam \Dado1[16]~I .oe_register_mode = "none";
defparam \Dado1[16]~I .oe_sync_reset = "none";
defparam \Dado1[16]~I .operation_mode = "output";
defparam \Dado1[16]~I .output_async_reset = "none";
defparam \Dado1[16]~I .output_power_up = "low";
defparam \Dado1[16]~I .output_register_mode = "none";
defparam \Dado1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[17]~I (
	.datain(\Dado1[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[17]));
// synopsys translate_off
defparam \Dado1[17]~I .input_async_reset = "none";
defparam \Dado1[17]~I .input_power_up = "low";
defparam \Dado1[17]~I .input_register_mode = "none";
defparam \Dado1[17]~I .input_sync_reset = "none";
defparam \Dado1[17]~I .oe_async_reset = "none";
defparam \Dado1[17]~I .oe_power_up = "low";
defparam \Dado1[17]~I .oe_register_mode = "none";
defparam \Dado1[17]~I .oe_sync_reset = "none";
defparam \Dado1[17]~I .operation_mode = "output";
defparam \Dado1[17]~I .output_async_reset = "none";
defparam \Dado1[17]~I .output_power_up = "low";
defparam \Dado1[17]~I .output_register_mode = "none";
defparam \Dado1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[18]~I (
	.datain(\Dado1[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[18]));
// synopsys translate_off
defparam \Dado1[18]~I .input_async_reset = "none";
defparam \Dado1[18]~I .input_power_up = "low";
defparam \Dado1[18]~I .input_register_mode = "none";
defparam \Dado1[18]~I .input_sync_reset = "none";
defparam \Dado1[18]~I .oe_async_reset = "none";
defparam \Dado1[18]~I .oe_power_up = "low";
defparam \Dado1[18]~I .oe_register_mode = "none";
defparam \Dado1[18]~I .oe_sync_reset = "none";
defparam \Dado1[18]~I .operation_mode = "output";
defparam \Dado1[18]~I .output_async_reset = "none";
defparam \Dado1[18]~I .output_power_up = "low";
defparam \Dado1[18]~I .output_register_mode = "none";
defparam \Dado1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[19]~I (
	.datain(\Dado1[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[19]));
// synopsys translate_off
defparam \Dado1[19]~I .input_async_reset = "none";
defparam \Dado1[19]~I .input_power_up = "low";
defparam \Dado1[19]~I .input_register_mode = "none";
defparam \Dado1[19]~I .input_sync_reset = "none";
defparam \Dado1[19]~I .oe_async_reset = "none";
defparam \Dado1[19]~I .oe_power_up = "low";
defparam \Dado1[19]~I .oe_register_mode = "none";
defparam \Dado1[19]~I .oe_sync_reset = "none";
defparam \Dado1[19]~I .operation_mode = "output";
defparam \Dado1[19]~I .output_async_reset = "none";
defparam \Dado1[19]~I .output_power_up = "low";
defparam \Dado1[19]~I .output_register_mode = "none";
defparam \Dado1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[20]~I (
	.datain(\Dado1[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[20]));
// synopsys translate_off
defparam \Dado1[20]~I .input_async_reset = "none";
defparam \Dado1[20]~I .input_power_up = "low";
defparam \Dado1[20]~I .input_register_mode = "none";
defparam \Dado1[20]~I .input_sync_reset = "none";
defparam \Dado1[20]~I .oe_async_reset = "none";
defparam \Dado1[20]~I .oe_power_up = "low";
defparam \Dado1[20]~I .oe_register_mode = "none";
defparam \Dado1[20]~I .oe_sync_reset = "none";
defparam \Dado1[20]~I .operation_mode = "output";
defparam \Dado1[20]~I .output_async_reset = "none";
defparam \Dado1[20]~I .output_power_up = "low";
defparam \Dado1[20]~I .output_register_mode = "none";
defparam \Dado1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[21]~I (
	.datain(\Dado1[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[21]));
// synopsys translate_off
defparam \Dado1[21]~I .input_async_reset = "none";
defparam \Dado1[21]~I .input_power_up = "low";
defparam \Dado1[21]~I .input_register_mode = "none";
defparam \Dado1[21]~I .input_sync_reset = "none";
defparam \Dado1[21]~I .oe_async_reset = "none";
defparam \Dado1[21]~I .oe_power_up = "low";
defparam \Dado1[21]~I .oe_register_mode = "none";
defparam \Dado1[21]~I .oe_sync_reset = "none";
defparam \Dado1[21]~I .operation_mode = "output";
defparam \Dado1[21]~I .output_async_reset = "none";
defparam \Dado1[21]~I .output_power_up = "low";
defparam \Dado1[21]~I .output_register_mode = "none";
defparam \Dado1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[22]~I (
	.datain(\Dado1[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[22]));
// synopsys translate_off
defparam \Dado1[22]~I .input_async_reset = "none";
defparam \Dado1[22]~I .input_power_up = "low";
defparam \Dado1[22]~I .input_register_mode = "none";
defparam \Dado1[22]~I .input_sync_reset = "none";
defparam \Dado1[22]~I .oe_async_reset = "none";
defparam \Dado1[22]~I .oe_power_up = "low";
defparam \Dado1[22]~I .oe_register_mode = "none";
defparam \Dado1[22]~I .oe_sync_reset = "none";
defparam \Dado1[22]~I .operation_mode = "output";
defparam \Dado1[22]~I .output_async_reset = "none";
defparam \Dado1[22]~I .output_power_up = "low";
defparam \Dado1[22]~I .output_register_mode = "none";
defparam \Dado1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[23]~I (
	.datain(\Dado1[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[23]));
// synopsys translate_off
defparam \Dado1[23]~I .input_async_reset = "none";
defparam \Dado1[23]~I .input_power_up = "low";
defparam \Dado1[23]~I .input_register_mode = "none";
defparam \Dado1[23]~I .input_sync_reset = "none";
defparam \Dado1[23]~I .oe_async_reset = "none";
defparam \Dado1[23]~I .oe_power_up = "low";
defparam \Dado1[23]~I .oe_register_mode = "none";
defparam \Dado1[23]~I .oe_sync_reset = "none";
defparam \Dado1[23]~I .operation_mode = "output";
defparam \Dado1[23]~I .output_async_reset = "none";
defparam \Dado1[23]~I .output_power_up = "low";
defparam \Dado1[23]~I .output_register_mode = "none";
defparam \Dado1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[24]~I (
	.datain(\Dado1[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[24]));
// synopsys translate_off
defparam \Dado1[24]~I .input_async_reset = "none";
defparam \Dado1[24]~I .input_power_up = "low";
defparam \Dado1[24]~I .input_register_mode = "none";
defparam \Dado1[24]~I .input_sync_reset = "none";
defparam \Dado1[24]~I .oe_async_reset = "none";
defparam \Dado1[24]~I .oe_power_up = "low";
defparam \Dado1[24]~I .oe_register_mode = "none";
defparam \Dado1[24]~I .oe_sync_reset = "none";
defparam \Dado1[24]~I .operation_mode = "output";
defparam \Dado1[24]~I .output_async_reset = "none";
defparam \Dado1[24]~I .output_power_up = "low";
defparam \Dado1[24]~I .output_register_mode = "none";
defparam \Dado1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[25]~I (
	.datain(\Dado1[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[25]));
// synopsys translate_off
defparam \Dado1[25]~I .input_async_reset = "none";
defparam \Dado1[25]~I .input_power_up = "low";
defparam \Dado1[25]~I .input_register_mode = "none";
defparam \Dado1[25]~I .input_sync_reset = "none";
defparam \Dado1[25]~I .oe_async_reset = "none";
defparam \Dado1[25]~I .oe_power_up = "low";
defparam \Dado1[25]~I .oe_register_mode = "none";
defparam \Dado1[25]~I .oe_sync_reset = "none";
defparam \Dado1[25]~I .operation_mode = "output";
defparam \Dado1[25]~I .output_async_reset = "none";
defparam \Dado1[25]~I .output_power_up = "low";
defparam \Dado1[25]~I .output_register_mode = "none";
defparam \Dado1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[26]~I (
	.datain(\Dado1[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[26]));
// synopsys translate_off
defparam \Dado1[26]~I .input_async_reset = "none";
defparam \Dado1[26]~I .input_power_up = "low";
defparam \Dado1[26]~I .input_register_mode = "none";
defparam \Dado1[26]~I .input_sync_reset = "none";
defparam \Dado1[26]~I .oe_async_reset = "none";
defparam \Dado1[26]~I .oe_power_up = "low";
defparam \Dado1[26]~I .oe_register_mode = "none";
defparam \Dado1[26]~I .oe_sync_reset = "none";
defparam \Dado1[26]~I .operation_mode = "output";
defparam \Dado1[26]~I .output_async_reset = "none";
defparam \Dado1[26]~I .output_power_up = "low";
defparam \Dado1[26]~I .output_register_mode = "none";
defparam \Dado1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[27]~I (
	.datain(\Dado1[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[27]));
// synopsys translate_off
defparam \Dado1[27]~I .input_async_reset = "none";
defparam \Dado1[27]~I .input_power_up = "low";
defparam \Dado1[27]~I .input_register_mode = "none";
defparam \Dado1[27]~I .input_sync_reset = "none";
defparam \Dado1[27]~I .oe_async_reset = "none";
defparam \Dado1[27]~I .oe_power_up = "low";
defparam \Dado1[27]~I .oe_register_mode = "none";
defparam \Dado1[27]~I .oe_sync_reset = "none";
defparam \Dado1[27]~I .operation_mode = "output";
defparam \Dado1[27]~I .output_async_reset = "none";
defparam \Dado1[27]~I .output_power_up = "low";
defparam \Dado1[27]~I .output_register_mode = "none";
defparam \Dado1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[28]~I (
	.datain(\Dado1[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[28]));
// synopsys translate_off
defparam \Dado1[28]~I .input_async_reset = "none";
defparam \Dado1[28]~I .input_power_up = "low";
defparam \Dado1[28]~I .input_register_mode = "none";
defparam \Dado1[28]~I .input_sync_reset = "none";
defparam \Dado1[28]~I .oe_async_reset = "none";
defparam \Dado1[28]~I .oe_power_up = "low";
defparam \Dado1[28]~I .oe_register_mode = "none";
defparam \Dado1[28]~I .oe_sync_reset = "none";
defparam \Dado1[28]~I .operation_mode = "output";
defparam \Dado1[28]~I .output_async_reset = "none";
defparam \Dado1[28]~I .output_power_up = "low";
defparam \Dado1[28]~I .output_register_mode = "none";
defparam \Dado1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[29]~I (
	.datain(\Dado1[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[29]));
// synopsys translate_off
defparam \Dado1[29]~I .input_async_reset = "none";
defparam \Dado1[29]~I .input_power_up = "low";
defparam \Dado1[29]~I .input_register_mode = "none";
defparam \Dado1[29]~I .input_sync_reset = "none";
defparam \Dado1[29]~I .oe_async_reset = "none";
defparam \Dado1[29]~I .oe_power_up = "low";
defparam \Dado1[29]~I .oe_register_mode = "none";
defparam \Dado1[29]~I .oe_sync_reset = "none";
defparam \Dado1[29]~I .operation_mode = "output";
defparam \Dado1[29]~I .output_async_reset = "none";
defparam \Dado1[29]~I .output_power_up = "low";
defparam \Dado1[29]~I .output_register_mode = "none";
defparam \Dado1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[30]~I (
	.datain(\Dado1[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[30]));
// synopsys translate_off
defparam \Dado1[30]~I .input_async_reset = "none";
defparam \Dado1[30]~I .input_power_up = "low";
defparam \Dado1[30]~I .input_register_mode = "none";
defparam \Dado1[30]~I .input_sync_reset = "none";
defparam \Dado1[30]~I .oe_async_reset = "none";
defparam \Dado1[30]~I .oe_power_up = "low";
defparam \Dado1[30]~I .oe_register_mode = "none";
defparam \Dado1[30]~I .oe_sync_reset = "none";
defparam \Dado1[30]~I .operation_mode = "output";
defparam \Dado1[30]~I .output_async_reset = "none";
defparam \Dado1[30]~I .output_power_up = "low";
defparam \Dado1[30]~I .output_register_mode = "none";
defparam \Dado1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado1[31]~I (
	.datain(\Dado1[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado1[31]));
// synopsys translate_off
defparam \Dado1[31]~I .input_async_reset = "none";
defparam \Dado1[31]~I .input_power_up = "low";
defparam \Dado1[31]~I .input_register_mode = "none";
defparam \Dado1[31]~I .input_sync_reset = "none";
defparam \Dado1[31]~I .oe_async_reset = "none";
defparam \Dado1[31]~I .oe_power_up = "low";
defparam \Dado1[31]~I .oe_register_mode = "none";
defparam \Dado1[31]~I .oe_sync_reset = "none";
defparam \Dado1[31]~I .operation_mode = "output";
defparam \Dado1[31]~I .output_async_reset = "none";
defparam \Dado1[31]~I .output_power_up = "low";
defparam \Dado1[31]~I .output_register_mode = "none";
defparam \Dado1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[0]~I (
	.datain(\Dado2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[0]));
// synopsys translate_off
defparam \Dado2[0]~I .input_async_reset = "none";
defparam \Dado2[0]~I .input_power_up = "low";
defparam \Dado2[0]~I .input_register_mode = "none";
defparam \Dado2[0]~I .input_sync_reset = "none";
defparam \Dado2[0]~I .oe_async_reset = "none";
defparam \Dado2[0]~I .oe_power_up = "low";
defparam \Dado2[0]~I .oe_register_mode = "none";
defparam \Dado2[0]~I .oe_sync_reset = "none";
defparam \Dado2[0]~I .operation_mode = "output";
defparam \Dado2[0]~I .output_async_reset = "none";
defparam \Dado2[0]~I .output_power_up = "low";
defparam \Dado2[0]~I .output_register_mode = "none";
defparam \Dado2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[1]~I (
	.datain(\Dado2[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[1]));
// synopsys translate_off
defparam \Dado2[1]~I .input_async_reset = "none";
defparam \Dado2[1]~I .input_power_up = "low";
defparam \Dado2[1]~I .input_register_mode = "none";
defparam \Dado2[1]~I .input_sync_reset = "none";
defparam \Dado2[1]~I .oe_async_reset = "none";
defparam \Dado2[1]~I .oe_power_up = "low";
defparam \Dado2[1]~I .oe_register_mode = "none";
defparam \Dado2[1]~I .oe_sync_reset = "none";
defparam \Dado2[1]~I .operation_mode = "output";
defparam \Dado2[1]~I .output_async_reset = "none";
defparam \Dado2[1]~I .output_power_up = "low";
defparam \Dado2[1]~I .output_register_mode = "none";
defparam \Dado2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[2]~I (
	.datain(\Dado2[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[2]));
// synopsys translate_off
defparam \Dado2[2]~I .input_async_reset = "none";
defparam \Dado2[2]~I .input_power_up = "low";
defparam \Dado2[2]~I .input_register_mode = "none";
defparam \Dado2[2]~I .input_sync_reset = "none";
defparam \Dado2[2]~I .oe_async_reset = "none";
defparam \Dado2[2]~I .oe_power_up = "low";
defparam \Dado2[2]~I .oe_register_mode = "none";
defparam \Dado2[2]~I .oe_sync_reset = "none";
defparam \Dado2[2]~I .operation_mode = "output";
defparam \Dado2[2]~I .output_async_reset = "none";
defparam \Dado2[2]~I .output_power_up = "low";
defparam \Dado2[2]~I .output_register_mode = "none";
defparam \Dado2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[3]~I (
	.datain(\Dado2[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[3]));
// synopsys translate_off
defparam \Dado2[3]~I .input_async_reset = "none";
defparam \Dado2[3]~I .input_power_up = "low";
defparam \Dado2[3]~I .input_register_mode = "none";
defparam \Dado2[3]~I .input_sync_reset = "none";
defparam \Dado2[3]~I .oe_async_reset = "none";
defparam \Dado2[3]~I .oe_power_up = "low";
defparam \Dado2[3]~I .oe_register_mode = "none";
defparam \Dado2[3]~I .oe_sync_reset = "none";
defparam \Dado2[3]~I .operation_mode = "output";
defparam \Dado2[3]~I .output_async_reset = "none";
defparam \Dado2[3]~I .output_power_up = "low";
defparam \Dado2[3]~I .output_register_mode = "none";
defparam \Dado2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[4]~I (
	.datain(\Dado2[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[4]));
// synopsys translate_off
defparam \Dado2[4]~I .input_async_reset = "none";
defparam \Dado2[4]~I .input_power_up = "low";
defparam \Dado2[4]~I .input_register_mode = "none";
defparam \Dado2[4]~I .input_sync_reset = "none";
defparam \Dado2[4]~I .oe_async_reset = "none";
defparam \Dado2[4]~I .oe_power_up = "low";
defparam \Dado2[4]~I .oe_register_mode = "none";
defparam \Dado2[4]~I .oe_sync_reset = "none";
defparam \Dado2[4]~I .operation_mode = "output";
defparam \Dado2[4]~I .output_async_reset = "none";
defparam \Dado2[4]~I .output_power_up = "low";
defparam \Dado2[4]~I .output_register_mode = "none";
defparam \Dado2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[5]~I (
	.datain(\Dado2[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[5]));
// synopsys translate_off
defparam \Dado2[5]~I .input_async_reset = "none";
defparam \Dado2[5]~I .input_power_up = "low";
defparam \Dado2[5]~I .input_register_mode = "none";
defparam \Dado2[5]~I .input_sync_reset = "none";
defparam \Dado2[5]~I .oe_async_reset = "none";
defparam \Dado2[5]~I .oe_power_up = "low";
defparam \Dado2[5]~I .oe_register_mode = "none";
defparam \Dado2[5]~I .oe_sync_reset = "none";
defparam \Dado2[5]~I .operation_mode = "output";
defparam \Dado2[5]~I .output_async_reset = "none";
defparam \Dado2[5]~I .output_power_up = "low";
defparam \Dado2[5]~I .output_register_mode = "none";
defparam \Dado2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[6]~I (
	.datain(\Dado2[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[6]));
// synopsys translate_off
defparam \Dado2[6]~I .input_async_reset = "none";
defparam \Dado2[6]~I .input_power_up = "low";
defparam \Dado2[6]~I .input_register_mode = "none";
defparam \Dado2[6]~I .input_sync_reset = "none";
defparam \Dado2[6]~I .oe_async_reset = "none";
defparam \Dado2[6]~I .oe_power_up = "low";
defparam \Dado2[6]~I .oe_register_mode = "none";
defparam \Dado2[6]~I .oe_sync_reset = "none";
defparam \Dado2[6]~I .operation_mode = "output";
defparam \Dado2[6]~I .output_async_reset = "none";
defparam \Dado2[6]~I .output_power_up = "low";
defparam \Dado2[6]~I .output_register_mode = "none";
defparam \Dado2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[7]~I (
	.datain(\Dado2[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[7]));
// synopsys translate_off
defparam \Dado2[7]~I .input_async_reset = "none";
defparam \Dado2[7]~I .input_power_up = "low";
defparam \Dado2[7]~I .input_register_mode = "none";
defparam \Dado2[7]~I .input_sync_reset = "none";
defparam \Dado2[7]~I .oe_async_reset = "none";
defparam \Dado2[7]~I .oe_power_up = "low";
defparam \Dado2[7]~I .oe_register_mode = "none";
defparam \Dado2[7]~I .oe_sync_reset = "none";
defparam \Dado2[7]~I .operation_mode = "output";
defparam \Dado2[7]~I .output_async_reset = "none";
defparam \Dado2[7]~I .output_power_up = "low";
defparam \Dado2[7]~I .output_register_mode = "none";
defparam \Dado2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[8]~I (
	.datain(\Dado2[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[8]));
// synopsys translate_off
defparam \Dado2[8]~I .input_async_reset = "none";
defparam \Dado2[8]~I .input_power_up = "low";
defparam \Dado2[8]~I .input_register_mode = "none";
defparam \Dado2[8]~I .input_sync_reset = "none";
defparam \Dado2[8]~I .oe_async_reset = "none";
defparam \Dado2[8]~I .oe_power_up = "low";
defparam \Dado2[8]~I .oe_register_mode = "none";
defparam \Dado2[8]~I .oe_sync_reset = "none";
defparam \Dado2[8]~I .operation_mode = "output";
defparam \Dado2[8]~I .output_async_reset = "none";
defparam \Dado2[8]~I .output_power_up = "low";
defparam \Dado2[8]~I .output_register_mode = "none";
defparam \Dado2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[9]~I (
	.datain(\Dado2[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[9]));
// synopsys translate_off
defparam \Dado2[9]~I .input_async_reset = "none";
defparam \Dado2[9]~I .input_power_up = "low";
defparam \Dado2[9]~I .input_register_mode = "none";
defparam \Dado2[9]~I .input_sync_reset = "none";
defparam \Dado2[9]~I .oe_async_reset = "none";
defparam \Dado2[9]~I .oe_power_up = "low";
defparam \Dado2[9]~I .oe_register_mode = "none";
defparam \Dado2[9]~I .oe_sync_reset = "none";
defparam \Dado2[9]~I .operation_mode = "output";
defparam \Dado2[9]~I .output_async_reset = "none";
defparam \Dado2[9]~I .output_power_up = "low";
defparam \Dado2[9]~I .output_register_mode = "none";
defparam \Dado2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[10]~I (
	.datain(\Dado2[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[10]));
// synopsys translate_off
defparam \Dado2[10]~I .input_async_reset = "none";
defparam \Dado2[10]~I .input_power_up = "low";
defparam \Dado2[10]~I .input_register_mode = "none";
defparam \Dado2[10]~I .input_sync_reset = "none";
defparam \Dado2[10]~I .oe_async_reset = "none";
defparam \Dado2[10]~I .oe_power_up = "low";
defparam \Dado2[10]~I .oe_register_mode = "none";
defparam \Dado2[10]~I .oe_sync_reset = "none";
defparam \Dado2[10]~I .operation_mode = "output";
defparam \Dado2[10]~I .output_async_reset = "none";
defparam \Dado2[10]~I .output_power_up = "low";
defparam \Dado2[10]~I .output_register_mode = "none";
defparam \Dado2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[11]~I (
	.datain(\Dado2[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[11]));
// synopsys translate_off
defparam \Dado2[11]~I .input_async_reset = "none";
defparam \Dado2[11]~I .input_power_up = "low";
defparam \Dado2[11]~I .input_register_mode = "none";
defparam \Dado2[11]~I .input_sync_reset = "none";
defparam \Dado2[11]~I .oe_async_reset = "none";
defparam \Dado2[11]~I .oe_power_up = "low";
defparam \Dado2[11]~I .oe_register_mode = "none";
defparam \Dado2[11]~I .oe_sync_reset = "none";
defparam \Dado2[11]~I .operation_mode = "output";
defparam \Dado2[11]~I .output_async_reset = "none";
defparam \Dado2[11]~I .output_power_up = "low";
defparam \Dado2[11]~I .output_register_mode = "none";
defparam \Dado2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[12]~I (
	.datain(\Dado2[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[12]));
// synopsys translate_off
defparam \Dado2[12]~I .input_async_reset = "none";
defparam \Dado2[12]~I .input_power_up = "low";
defparam \Dado2[12]~I .input_register_mode = "none";
defparam \Dado2[12]~I .input_sync_reset = "none";
defparam \Dado2[12]~I .oe_async_reset = "none";
defparam \Dado2[12]~I .oe_power_up = "low";
defparam \Dado2[12]~I .oe_register_mode = "none";
defparam \Dado2[12]~I .oe_sync_reset = "none";
defparam \Dado2[12]~I .operation_mode = "output";
defparam \Dado2[12]~I .output_async_reset = "none";
defparam \Dado2[12]~I .output_power_up = "low";
defparam \Dado2[12]~I .output_register_mode = "none";
defparam \Dado2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[13]~I (
	.datain(\Dado2[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[13]));
// synopsys translate_off
defparam \Dado2[13]~I .input_async_reset = "none";
defparam \Dado2[13]~I .input_power_up = "low";
defparam \Dado2[13]~I .input_register_mode = "none";
defparam \Dado2[13]~I .input_sync_reset = "none";
defparam \Dado2[13]~I .oe_async_reset = "none";
defparam \Dado2[13]~I .oe_power_up = "low";
defparam \Dado2[13]~I .oe_register_mode = "none";
defparam \Dado2[13]~I .oe_sync_reset = "none";
defparam \Dado2[13]~I .operation_mode = "output";
defparam \Dado2[13]~I .output_async_reset = "none";
defparam \Dado2[13]~I .output_power_up = "low";
defparam \Dado2[13]~I .output_register_mode = "none";
defparam \Dado2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[14]~I (
	.datain(\Dado2[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[14]));
// synopsys translate_off
defparam \Dado2[14]~I .input_async_reset = "none";
defparam \Dado2[14]~I .input_power_up = "low";
defparam \Dado2[14]~I .input_register_mode = "none";
defparam \Dado2[14]~I .input_sync_reset = "none";
defparam \Dado2[14]~I .oe_async_reset = "none";
defparam \Dado2[14]~I .oe_power_up = "low";
defparam \Dado2[14]~I .oe_register_mode = "none";
defparam \Dado2[14]~I .oe_sync_reset = "none";
defparam \Dado2[14]~I .operation_mode = "output";
defparam \Dado2[14]~I .output_async_reset = "none";
defparam \Dado2[14]~I .output_power_up = "low";
defparam \Dado2[14]~I .output_register_mode = "none";
defparam \Dado2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[15]~I (
	.datain(\Dado2[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[15]));
// synopsys translate_off
defparam \Dado2[15]~I .input_async_reset = "none";
defparam \Dado2[15]~I .input_power_up = "low";
defparam \Dado2[15]~I .input_register_mode = "none";
defparam \Dado2[15]~I .input_sync_reset = "none";
defparam \Dado2[15]~I .oe_async_reset = "none";
defparam \Dado2[15]~I .oe_power_up = "low";
defparam \Dado2[15]~I .oe_register_mode = "none";
defparam \Dado2[15]~I .oe_sync_reset = "none";
defparam \Dado2[15]~I .operation_mode = "output";
defparam \Dado2[15]~I .output_async_reset = "none";
defparam \Dado2[15]~I .output_power_up = "low";
defparam \Dado2[15]~I .output_register_mode = "none";
defparam \Dado2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[16]~I (
	.datain(\Dado2[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[16]));
// synopsys translate_off
defparam \Dado2[16]~I .input_async_reset = "none";
defparam \Dado2[16]~I .input_power_up = "low";
defparam \Dado2[16]~I .input_register_mode = "none";
defparam \Dado2[16]~I .input_sync_reset = "none";
defparam \Dado2[16]~I .oe_async_reset = "none";
defparam \Dado2[16]~I .oe_power_up = "low";
defparam \Dado2[16]~I .oe_register_mode = "none";
defparam \Dado2[16]~I .oe_sync_reset = "none";
defparam \Dado2[16]~I .operation_mode = "output";
defparam \Dado2[16]~I .output_async_reset = "none";
defparam \Dado2[16]~I .output_power_up = "low";
defparam \Dado2[16]~I .output_register_mode = "none";
defparam \Dado2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[17]~I (
	.datain(\Dado2[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[17]));
// synopsys translate_off
defparam \Dado2[17]~I .input_async_reset = "none";
defparam \Dado2[17]~I .input_power_up = "low";
defparam \Dado2[17]~I .input_register_mode = "none";
defparam \Dado2[17]~I .input_sync_reset = "none";
defparam \Dado2[17]~I .oe_async_reset = "none";
defparam \Dado2[17]~I .oe_power_up = "low";
defparam \Dado2[17]~I .oe_register_mode = "none";
defparam \Dado2[17]~I .oe_sync_reset = "none";
defparam \Dado2[17]~I .operation_mode = "output";
defparam \Dado2[17]~I .output_async_reset = "none";
defparam \Dado2[17]~I .output_power_up = "low";
defparam \Dado2[17]~I .output_register_mode = "none";
defparam \Dado2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[18]~I (
	.datain(\Dado2[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[18]));
// synopsys translate_off
defparam \Dado2[18]~I .input_async_reset = "none";
defparam \Dado2[18]~I .input_power_up = "low";
defparam \Dado2[18]~I .input_register_mode = "none";
defparam \Dado2[18]~I .input_sync_reset = "none";
defparam \Dado2[18]~I .oe_async_reset = "none";
defparam \Dado2[18]~I .oe_power_up = "low";
defparam \Dado2[18]~I .oe_register_mode = "none";
defparam \Dado2[18]~I .oe_sync_reset = "none";
defparam \Dado2[18]~I .operation_mode = "output";
defparam \Dado2[18]~I .output_async_reset = "none";
defparam \Dado2[18]~I .output_power_up = "low";
defparam \Dado2[18]~I .output_register_mode = "none";
defparam \Dado2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[19]~I (
	.datain(\Dado2[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[19]));
// synopsys translate_off
defparam \Dado2[19]~I .input_async_reset = "none";
defparam \Dado2[19]~I .input_power_up = "low";
defparam \Dado2[19]~I .input_register_mode = "none";
defparam \Dado2[19]~I .input_sync_reset = "none";
defparam \Dado2[19]~I .oe_async_reset = "none";
defparam \Dado2[19]~I .oe_power_up = "low";
defparam \Dado2[19]~I .oe_register_mode = "none";
defparam \Dado2[19]~I .oe_sync_reset = "none";
defparam \Dado2[19]~I .operation_mode = "output";
defparam \Dado2[19]~I .output_async_reset = "none";
defparam \Dado2[19]~I .output_power_up = "low";
defparam \Dado2[19]~I .output_register_mode = "none";
defparam \Dado2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[20]~I (
	.datain(\Dado2[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[20]));
// synopsys translate_off
defparam \Dado2[20]~I .input_async_reset = "none";
defparam \Dado2[20]~I .input_power_up = "low";
defparam \Dado2[20]~I .input_register_mode = "none";
defparam \Dado2[20]~I .input_sync_reset = "none";
defparam \Dado2[20]~I .oe_async_reset = "none";
defparam \Dado2[20]~I .oe_power_up = "low";
defparam \Dado2[20]~I .oe_register_mode = "none";
defparam \Dado2[20]~I .oe_sync_reset = "none";
defparam \Dado2[20]~I .operation_mode = "output";
defparam \Dado2[20]~I .output_async_reset = "none";
defparam \Dado2[20]~I .output_power_up = "low";
defparam \Dado2[20]~I .output_register_mode = "none";
defparam \Dado2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[21]~I (
	.datain(\Dado2[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[21]));
// synopsys translate_off
defparam \Dado2[21]~I .input_async_reset = "none";
defparam \Dado2[21]~I .input_power_up = "low";
defparam \Dado2[21]~I .input_register_mode = "none";
defparam \Dado2[21]~I .input_sync_reset = "none";
defparam \Dado2[21]~I .oe_async_reset = "none";
defparam \Dado2[21]~I .oe_power_up = "low";
defparam \Dado2[21]~I .oe_register_mode = "none";
defparam \Dado2[21]~I .oe_sync_reset = "none";
defparam \Dado2[21]~I .operation_mode = "output";
defparam \Dado2[21]~I .output_async_reset = "none";
defparam \Dado2[21]~I .output_power_up = "low";
defparam \Dado2[21]~I .output_register_mode = "none";
defparam \Dado2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[22]~I (
	.datain(\Dado2[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[22]));
// synopsys translate_off
defparam \Dado2[22]~I .input_async_reset = "none";
defparam \Dado2[22]~I .input_power_up = "low";
defparam \Dado2[22]~I .input_register_mode = "none";
defparam \Dado2[22]~I .input_sync_reset = "none";
defparam \Dado2[22]~I .oe_async_reset = "none";
defparam \Dado2[22]~I .oe_power_up = "low";
defparam \Dado2[22]~I .oe_register_mode = "none";
defparam \Dado2[22]~I .oe_sync_reset = "none";
defparam \Dado2[22]~I .operation_mode = "output";
defparam \Dado2[22]~I .output_async_reset = "none";
defparam \Dado2[22]~I .output_power_up = "low";
defparam \Dado2[22]~I .output_register_mode = "none";
defparam \Dado2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[23]~I (
	.datain(\Dado2[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[23]));
// synopsys translate_off
defparam \Dado2[23]~I .input_async_reset = "none";
defparam \Dado2[23]~I .input_power_up = "low";
defparam \Dado2[23]~I .input_register_mode = "none";
defparam \Dado2[23]~I .input_sync_reset = "none";
defparam \Dado2[23]~I .oe_async_reset = "none";
defparam \Dado2[23]~I .oe_power_up = "low";
defparam \Dado2[23]~I .oe_register_mode = "none";
defparam \Dado2[23]~I .oe_sync_reset = "none";
defparam \Dado2[23]~I .operation_mode = "output";
defparam \Dado2[23]~I .output_async_reset = "none";
defparam \Dado2[23]~I .output_power_up = "low";
defparam \Dado2[23]~I .output_register_mode = "none";
defparam \Dado2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[24]~I (
	.datain(\Dado2[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[24]));
// synopsys translate_off
defparam \Dado2[24]~I .input_async_reset = "none";
defparam \Dado2[24]~I .input_power_up = "low";
defparam \Dado2[24]~I .input_register_mode = "none";
defparam \Dado2[24]~I .input_sync_reset = "none";
defparam \Dado2[24]~I .oe_async_reset = "none";
defparam \Dado2[24]~I .oe_power_up = "low";
defparam \Dado2[24]~I .oe_register_mode = "none";
defparam \Dado2[24]~I .oe_sync_reset = "none";
defparam \Dado2[24]~I .operation_mode = "output";
defparam \Dado2[24]~I .output_async_reset = "none";
defparam \Dado2[24]~I .output_power_up = "low";
defparam \Dado2[24]~I .output_register_mode = "none";
defparam \Dado2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[25]~I (
	.datain(\Dado2[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[25]));
// synopsys translate_off
defparam \Dado2[25]~I .input_async_reset = "none";
defparam \Dado2[25]~I .input_power_up = "low";
defparam \Dado2[25]~I .input_register_mode = "none";
defparam \Dado2[25]~I .input_sync_reset = "none";
defparam \Dado2[25]~I .oe_async_reset = "none";
defparam \Dado2[25]~I .oe_power_up = "low";
defparam \Dado2[25]~I .oe_register_mode = "none";
defparam \Dado2[25]~I .oe_sync_reset = "none";
defparam \Dado2[25]~I .operation_mode = "output";
defparam \Dado2[25]~I .output_async_reset = "none";
defparam \Dado2[25]~I .output_power_up = "low";
defparam \Dado2[25]~I .output_register_mode = "none";
defparam \Dado2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[26]~I (
	.datain(\Dado2[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[26]));
// synopsys translate_off
defparam \Dado2[26]~I .input_async_reset = "none";
defparam \Dado2[26]~I .input_power_up = "low";
defparam \Dado2[26]~I .input_register_mode = "none";
defparam \Dado2[26]~I .input_sync_reset = "none";
defparam \Dado2[26]~I .oe_async_reset = "none";
defparam \Dado2[26]~I .oe_power_up = "low";
defparam \Dado2[26]~I .oe_register_mode = "none";
defparam \Dado2[26]~I .oe_sync_reset = "none";
defparam \Dado2[26]~I .operation_mode = "output";
defparam \Dado2[26]~I .output_async_reset = "none";
defparam \Dado2[26]~I .output_power_up = "low";
defparam \Dado2[26]~I .output_register_mode = "none";
defparam \Dado2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[27]~I (
	.datain(\Dado2[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[27]));
// synopsys translate_off
defparam \Dado2[27]~I .input_async_reset = "none";
defparam \Dado2[27]~I .input_power_up = "low";
defparam \Dado2[27]~I .input_register_mode = "none";
defparam \Dado2[27]~I .input_sync_reset = "none";
defparam \Dado2[27]~I .oe_async_reset = "none";
defparam \Dado2[27]~I .oe_power_up = "low";
defparam \Dado2[27]~I .oe_register_mode = "none";
defparam \Dado2[27]~I .oe_sync_reset = "none";
defparam \Dado2[27]~I .operation_mode = "output";
defparam \Dado2[27]~I .output_async_reset = "none";
defparam \Dado2[27]~I .output_power_up = "low";
defparam \Dado2[27]~I .output_register_mode = "none";
defparam \Dado2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[28]~I (
	.datain(\Dado2[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[28]));
// synopsys translate_off
defparam \Dado2[28]~I .input_async_reset = "none";
defparam \Dado2[28]~I .input_power_up = "low";
defparam \Dado2[28]~I .input_register_mode = "none";
defparam \Dado2[28]~I .input_sync_reset = "none";
defparam \Dado2[28]~I .oe_async_reset = "none";
defparam \Dado2[28]~I .oe_power_up = "low";
defparam \Dado2[28]~I .oe_register_mode = "none";
defparam \Dado2[28]~I .oe_sync_reset = "none";
defparam \Dado2[28]~I .operation_mode = "output";
defparam \Dado2[28]~I .output_async_reset = "none";
defparam \Dado2[28]~I .output_power_up = "low";
defparam \Dado2[28]~I .output_register_mode = "none";
defparam \Dado2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[29]~I (
	.datain(\Dado2[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[29]));
// synopsys translate_off
defparam \Dado2[29]~I .input_async_reset = "none";
defparam \Dado2[29]~I .input_power_up = "low";
defparam \Dado2[29]~I .input_register_mode = "none";
defparam \Dado2[29]~I .input_sync_reset = "none";
defparam \Dado2[29]~I .oe_async_reset = "none";
defparam \Dado2[29]~I .oe_power_up = "low";
defparam \Dado2[29]~I .oe_register_mode = "none";
defparam \Dado2[29]~I .oe_sync_reset = "none";
defparam \Dado2[29]~I .operation_mode = "output";
defparam \Dado2[29]~I .output_async_reset = "none";
defparam \Dado2[29]~I .output_power_up = "low";
defparam \Dado2[29]~I .output_register_mode = "none";
defparam \Dado2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[30]~I (
	.datain(\Dado2[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[30]));
// synopsys translate_off
defparam \Dado2[30]~I .input_async_reset = "none";
defparam \Dado2[30]~I .input_power_up = "low";
defparam \Dado2[30]~I .input_register_mode = "none";
defparam \Dado2[30]~I .input_sync_reset = "none";
defparam \Dado2[30]~I .oe_async_reset = "none";
defparam \Dado2[30]~I .oe_power_up = "low";
defparam \Dado2[30]~I .oe_register_mode = "none";
defparam \Dado2[30]~I .oe_sync_reset = "none";
defparam \Dado2[30]~I .operation_mode = "output";
defparam \Dado2[30]~I .output_async_reset = "none";
defparam \Dado2[30]~I .output_power_up = "low";
defparam \Dado2[30]~I .output_register_mode = "none";
defparam \Dado2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dado2[31]~I (
	.datain(\Dado2[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dado2[31]));
// synopsys translate_off
defparam \Dado2[31]~I .input_async_reset = "none";
defparam \Dado2[31]~I .input_power_up = "low";
defparam \Dado2[31]~I .input_register_mode = "none";
defparam \Dado2[31]~I .input_sync_reset = "none";
defparam \Dado2[31]~I .oe_async_reset = "none";
defparam \Dado2[31]~I .oe_power_up = "low";
defparam \Dado2[31]~I .oe_register_mode = "none";
defparam \Dado2[31]~I .oe_sync_reset = "none";
defparam \Dado2[31]~I .operation_mode = "output";
defparam \Dado2[31]~I .output_async_reset = "none";
defparam \Dado2[31]~I .output_power_up = "low";
defparam \Dado2[31]~I .output_register_mode = "none";
defparam \Dado2[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
