// Seed: 3870798220
module module_0 ();
  wire id_2;
  id_3(
      id_4, id_4, 1, 1, 1
  );
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12
);
  initial id_9 = id_10;
  logic [7:0][{  1  {  ~  1  }  }  ^  1] id_14 (id_7);
  module_0();
  wire id_15;
endmodule
