#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: scsd_fgp_get_is_cpu_affinity_disabled('simv: undefined symbol: scsd_fgp_get_is_cpu_affinity_disabled')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: -a
 option[2]: sim.log
 option[3]: +FSDB
 option[4]: /usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
 option[5]: -Mcc=gcc
 option[6]: -Mcplusplus=g++
 option[7]: -Masflags=
 option[8]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/2022.06/include 
 option[9]: -Mxllcflags=
 option[10]: -Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/2022.06/include
 option[11]: -Mldflags= -rdynamic 
 option[12]: -Mout=simv
 option[13]: -Mamsrun=
 option[14]: -Mvcsaceobjs=
 option[15]: -Mobjects= /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvfs.so 
 option[16]: -Mexternalobj=
 option[17]: -Msaverestoreobj=/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o
 option[18]: -Mcrt0=
 option[19]: -Mcrtn=
 option[20]: -Mcsrc=
 option[21]: -Msyslibs=-ldl 
 option[22]: -l
 option[23]: sim.log
 option[24]: -Xvcs_run_simv=1
 option[25]: -full64
 option[26]: -picarchive
 option[27]: -gen_obj
 option[28]: -f
 option[29]: vcs.f
 option[30]: -f
 option[31]: sim.f
 option[32]: +FSDB
*Verdi* WARNING: No '-debug_access' in VCS compile options
Chronologic Simulation VCS Release T-2022.06_Full64
Linux 3.10.0-1160.95.1.el7.x86_64 #1 SMP Mon Jul 24 13:59:37 UTC 2023 x86_64
CPU cores: 64
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
REMOTEHOST=daisy
MANPATH=/usr/cad/synopsys/vcs/2022.06/doc/man:/usr/cad/synopsys/synthesis/cur/doc/syn/man:/usr/cadtool/synopsys/starrc/U-2022.12-SP4/linux64_starrc/help
POWERVIEW_64=1
XDG_SESSION_ID=34345
TMIARCH=RH_64
HOSTNAME=ws24
SYNOPSYS_TMAX=/usr/cad/synopsys/tmax/cur
UNAME=/bin/uname
SCRNAME=vcs
VCS_DEPTH=0
SHELL=/usr/bin/tcsh
TERM=xterm
HOST=ws24
SSH_CLIENT=140.114.24.31 42510 22
PERL5LIB=/home/m112/m112061622/perl5/lib/perl5
CDS_LOAD_ENV=CSF
VCS_LOG_FILE=sim.log
QTDIR=/usr/lib64/qt-3.3
HSP_GCC_VERSION=9.2.0
MGC_LOCATION_MAP=NO_MAP
PERL_MB_OPT=--install_base /home/m112/m112061622/perl5
QTINC=/usr/lib64/qt-3.3/include
SSH_TTY=/dev/pts/10
LC_ALL=C
SG_HTML_BROWSER=/usr/bin/mozilla
SNPS_VCS_INTERNAL_ROOT_PID=15994
QT_GRAPHICSSYSTEM_CHECKED=1
SPAPI_AHDL_INCLUDE=/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice/include
USER=m112061622
GROUP=m112
HSP_HOME=/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2022.06/lib:/usr/cad/synopsys/vcs/2022.06/linux64/lib:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools/lib/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools/lib64:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools/lib:::/usr/cadence/IC/cur/tools/lib:/usr/cad/cadence/IC/IC_06.18.150/tools/lib:/usr/cad/cadence/IC/IC_06.17.709/tools/lib:/usr/cadtool/synopsys/starrc/U-2022.12-SP4/linux64_starrc/lib/:/usr/cadtool/synopsys/primesim/cur/libRH4/Linux64:/usr/cadtool/synopsys/customcompiler/U-2023.03-SP1/linux64/lib:/usr/cadtool/synopsys/icvalidator/U-2022.12-SP3/bin:/usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/lib/64bit:/usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/lib64:/usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/lib:/usr/cad/synopsys/primetime/cur/amd64/syn/bin:/usr/cad/cadence/EDI/cur//tools/tlfUtil/lib:/usr/cad/synopsys/verdi/2022.06/etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/LINUX64/:/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64:/lib64:/usr/lib64:/usr/local/lib64:/usr/cadtool/synopsys/starrc/U-2022.12-SP4/linux64_starrc/bin
SC_HLPPATH=/usr/cad/synopsys/laker/cur
SCRIPT_NAME=vcs
VCS_MX_HOME_INTERNAL=1
HOSTTYPE=x86_64-linux
installdir=/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/2022.06/linux64/clang
ENCOUNTER=/usr/cad/cadence/EDI/cur/tools/fe
VCS_USER_OPTIONS=-full64 -R -f vcs.f -f sim.f -l sim.log
CMIARCH=RH_64
OVA_UUM=0
VCS_MODE_FLAG=64
SYNOPSYS_NCX_ROOT=/usr/cadtool/synopsys/starrc/U-2022.12-SP4
PATH=.:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools/bin/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools/bin:/usr/cad/synopsys/laker/cur/bin:/usr/cadence/IC/cur/tools/dfII/bin:/usr/cadence/IC/cur/tools/dracula/bin:/usr/cadence/IC/cur/tools/bin:/usr/cad/mentor/calibre/aoi_cal_2021.1_33.19/bin:/usr/cadtool/synopsys/wv/U-2023.03-SP1/bin:/usr/cad/cadence/IC/IC_06.18.150/tools/dfII/bin:/usr/cad/cadence/IC/IC_06.18.150/tools/dracula/bin:/usr/cad/cadence/IC/IC_06.18.150/tools/bin:/usr/cad/cadence/IC/IC_06.17.709/tools/dfII/bin:/usr/cad/cadence/IC/IC_06.17.709/tools/dracula/bin:/usr/cad/cadence/IC/IC_06.17.709/tools/bin:/usr/cadtool/synopsys/starrc/U-2022.12-SP4/linux64_starrc/bin:/usr/cadtool/synopsys/primewave/U-2023.03-SP1/bin/:/usr/cadtool/synopsys/primesim/cur/bin:/usr/cadtool/synopsys/customcompiler/U-2023.03-SP1/bin:/usr/cadtool/synopsys/customcompiler/U-2023.03-SP1/primewave/bin:/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice/bin:/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice/GNU/linux64/gcc/bin:/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice/linux64:/usr/bin:/usr/ucb/bin:/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice/bin:/usr/cadtool/synopsys/icvalidator/U-2022.12-SP3/bin/LINUX64_L31el:/usr/cadtool/synopsys/icvalidator/U-2022.12-SP3/bin:/usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/bin/64bit:/usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/bin:/usr/cad/synopsys/tmax/cur/bin:/usr/cadtool/cad/synopsys/spyglass/cur/SPYGLASS_HOME/bin:/usr/bin/X11:/usr/cad/synopsys/primetime/cur/amd64/syn/bin:/usr/cad/cadence/EDI/cur/tools/celtic/bin:/usr/cad/cadence/EDI/cur/tools/plato/bin:/usr/cad/cadence/EDI/cur/tools/dfII/bin:/usr/cad/cadence/EDI/cur/tools/fe/bin:/usr/cad/cadence/EDI/cur/tools/cdsdoc/bin:/usr/cad/cadence/EDI/cur/tools/bin:/usr/cad/cadence/EDI/cur//tools/tlfUtil/bin:/usr/bin/X11:/usr/cad/synopsys/coreConsultant/cur/bin:/usr/cad/synopsys/synthesis/cur/amd64/syn/bin:/usr/cad/synopsys/lc/cur/bin:/usr/cad/synopsys/verdi/2022.06/bin:/usr/cad/synopsys/vcs/2022.06/amd64/bin:/usr/lib64/qt-3.3/bin:/home/m112/m112061622/perl5/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin
MAIL=/var/spool/mail/m112061622
FINESIM_HOME=/usr/cadtool/synopsys/finesim/cur
SNPS_VCS_INTERNAL_CURR_PID=15994
VERDI_HOME=/usr/cad/synopsys/verdi/2022.06
PRIMESIM_HOME=/usr/cadtool/synopsys/primesim/cur
CALIBRE_HOME=/usr/cad/mentor/calibre/aoi_cal_2021.1_33.19
PWD=/home/m112/m112061622/secureic/lab01/sim
VCS_HOME=/usr/cad/synopsys/vcs/2022.06
SNPS_VCS_INTERNAL_MEMPRELOAD_USE_LIBC=1
SNPS_INTERNAL_VCS_LINUX_OS=linux
EDITOR=/usr/bin/vim
Laker_TCL_ToolBox=1
KDEDIRS=/usr
SYNTHESIS=/usr/cad/synopsys/synthesis/cur
OA_HOME=/usr/cad/cadence/IC/IC_06.18.150/oa_v22.60.047
FINESIM_64=1
VMR_MODE_FLAG=64
FINEWAVE_64=1
VCS_CC=gcc
CDSHOME=/usr/cad/cadence/IC/IC_06.18.150
LM_LICENSE_FILE=5280@lshc:5280@lstc:26585@lstn:26585@lstc:1717@lstn:
PRIMETIME=/usr/cad/synopsys/primetime/cur
CDS_Netlisting_Mode=Analog
PRIMESIM_64=1
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20240328123455_15994
PERL_HOMEDIR=1
HOME=/home/m112/m112061622
SHLVL=3
HSP_GCC=/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice/GNU/linux64/gcc/bin/gcc -m64 
OSTYPE=linux
MGC_HOME=/usr/cad/mentor/calibre/aoi_cal_2021.1_33.19
Laker_TCL_L3=1
ICV_HOME_DIR=/usr/cadtool/synopsys/icvalidator/U-2022.12-SP3
SYNOPSYS_SYSTYPE=LINUX64_L31el
CDS_AUTO_64BIT=NONE
SNPS_64=1
VCS_COM=/usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
VENDOR=unknown
PERL_LOCAL_LIB_ROOT=/home/m112/m112061622/perl5
HSP_SIGMA_AMP=/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice/linux64/python/AVA/ava
SNPS_PLATFORM=linux64
MGC_TMPDIR=/tmp
LOGNAME=m112061622
MACHTYPE=x86_64
QTLIB=/usr/lib64/qt-3.3/lib
SNPS_VCS_INTERNAL_ROOT_START_TIME=1711629295.861676333
SSH_CONNECTION=140.114.24.31 42510 140.114.24.120 22
mraarch=linux_64
LESSOPEN=||/usr/bin/lesspipe.sh %s
SHLIB_PATH=/usr/cad/synopsys/verdi/2022.06/etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/LINUX64/:
ARCH=linux64
sysc_uni_pwd=/home/m112/m112061622/secureic/lab01/sim
CDPL_HOME=/usr/cadtool/synopsys/hspice/U-2023.03-SP1/hspice/cdpl
DISPLAY=localhost:10.0
XDG_RUNTIME_DIR=/run/user/34484
VCS_ARCH=linux64
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
SYN_MAN_DIR=/usr/cadtool/synopsys/starrc/U-2022.12-SP4/linux64_starrc/help
TOOL_HOME=/usr/cad/synopsys/vcs/2022.06/linux64
PERL_MM_OPT=INSTALL_BASE=/home/m112/m112061622/perl5
_=./simv
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/usr/cad/synopsys/vcs/2022.06/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/m112/m112061622/.ws24-borrow.txt
Runtime command line arguments:
argv[0]=simv
argv[1]=-a
argv[2]=sim.log
argv[3]=+FSDB
255 profile - 100
          CPU/Mem usage: 0.070 sys,  0.270 user,  260.02M mem
256 Elapsed time:    0:00:01    Thu Mar 28 20:35:00 2024
257 User CPU time used: 0 seconds
258 System CPU time used: 0 seconds
259 pliAppInit
260 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
261 FSDB_GATE & FSDB_RTL is disabled.
262 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
263 Enable Parallel Dumping.
264 pliAppMiscSet: New Sim Round
265 pliEntryInit
266 LIBSSCORE=found /usr/cad/synopsys/verdi/2022.06/share/PLI/lib/LINUXAMD64/libsscore_vcs202206.so through $NOVAS_HOME setting.
267 FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
268 (C) 1996 - 2022 by Synopsys, Inc.
269 sps_call_fsdbDumpfile_main at 0 : ../tb/tb_top.sv(10)
270 argv[0]: (wave.fsdb)
271 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
272 *Verdi* : Create FSDB file 'wave.fsdb'
273 [spi_vcs_vd_ppi_create_root]: no upf option
274 compile option from '/home/m112/m112061622/secureic/lab01/sim/simv.daidir/vcs_rebuild'.
275   "vcs '-full64' '-R' '-f' 'vcs.f' '-f' 'sim.f' '-l' 'sim.log' 2>&1"
276 DVDI_is_vir_unload_enabled is enable
277 FSDB_VCS_ENABLE_NATIVE_VC is enable
278 sps_call_fsdbDumpvars_vd_main at 0 : ../tb/tb_top.sv(12)
279 *Verdi* : Begin traversing the scopes, layer (0).
280 *Verdi* : End of traversing.
281 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.110 sys,  0.280 user,  360.28M mem
                   incr: 0.000 sys,  0.000 user,  4.94M mem
                   accu: 0.000 sys,  0.000 user,  4.94M mem
              accu incr: 0.000 sys,  0.000 user,  4.94M mem

          Count usage: 15 var,  8 idcode,  8 callback
                 incr: 15 var,  8 idcode,  8 callback
                 accu: 15 var,  8 idcode,  8 callback
            accu incr: 15 var,  8 idcode,  8 callback
282 Elapsed time:    0:00:01    Thu Mar 28 20:35:00 2024
283 User CPU time used: 0 seconds
284 System CPU time used: 0 seconds
285 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.110 sys,  0.280 user,  361.33M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.000 user,  5.99M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 15 var,  8 idcode,  8 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 15 var,  8 idcode,  8 callback
            accu incr: 0 var,  0 idcode,  0 callback
286 Elapsed time:    0:00:01    Thu Mar 28 20:35:00 2024
287 User CPU time used: 0 seconds
288 System CPU time used: 0 seconds
289 End of simulation at 1000000
290 Memory usage: 361.329 M
291 Maximum resident set size: 154 MB
292 Hard page faults: 2
293 Soft page faults: 26398
294 Elapsed time:    0:00:01    Thu Mar 28 20:35:00 2024
295 User CPU time used: 0 seconds
296 System CPU time used: 0 seconds
297 Begin FSDB profile info:
298 FSDB Writer : bc1(414) bcn(60) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.004418) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
299 End FSDB profile info
300 FSDB closed. Name: wave.fsdb Size: 8733
301 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
302                      - BlockUsed:1 Acquire:868 BufferUsed:11011
303                      - Flush:3 Expand:0 ProducerWait:0 ConsumerWait:0
304                      - MainProducerTime:0.405949620 TotalConsumerTime:0.000000000
305                      - ElapsedTime:0.100730000
306 Producer   0 profile - BlockUsed:1 Acquire:868 BufferUsed:11011
307 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
308                      - BlockUsed:1 Acquire:868 BufferUsed:11011
309 SimExit
310 Elapsed time:    0:00:01    Thu Mar 28 20:35:00 2024
311 User CPU time used: 0 seconds
312 System CPU time used: 0 seconds
313 Sim process exit
