// Seed: 1458148854
module module_0 (
    input uwire   id_0,
    input supply0 id_1
);
  wire id_3 = !-1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd19,
    parameter id_9 = 32'd40
) (
    input tri0 id_0,
    input wor  _id_1
);
  logic [id_1 : -1  |  id_1] id_3;
  ;
  logic [-1 : "" -  -1] id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  wire id_5 = id_5;
  tri1 id_6 = 1;
  logic [7:0] id_7 = id_4;
  tri0 id_8 = 1;
  assign id_4 = -1 ? 1 : id_5 & id_7 ? {id_7, -1'b0} : id_0 ? !id_3 : id_4 ? id_4 : -1 ? -1 : id_4;
  supply0 _id_9 = -1;
  wire id_10 = 1;
  wor [-1 'd0 : -1  &  id_9] id_11 = -1 == id_4;
  wire id_12;
  ;
  integer id_13;
  ;
  wire id_14 = id_8;
  timeunit 1ps;
endmodule
