
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Implementation : synthesis

# Written on Sun Sep 15 12:39:28 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "W:\projects\security-contest\libero\contest\designer\rs232_sender\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                  Requested     Requested     Clock        Clock                   Clock
Level     Clock                  Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------
0 -       rs232_sender|clk_i     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     24   
=======================================================================================================


Clock Load Summary
******************

                       Clock     Source          Clock Pin       Non-clock Pin     Non-clock Pin
Clock                  Load      Pin             Seq Example     Seq Example       Comb Example 
------------------------------------------------------------------------------------------------
rs232_sender|clk_i     24        clk_i(port)     busy.C          -                 -            
================================================================================================
