Loading plugins phase: Elapsed time ==> 0s.713ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.339ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.311ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 Display.v -verilog
======================================================================

======================================================================
Compiling:  Display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 Display.v -verilog
======================================================================

======================================================================
Compiling:  Display.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 -verilog Display.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 06 10:16:40 2016


======================================================================
Compiling:  Display.v
Program  :   vpp
Options  :    -yv2 -q10 Display.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 06 10:16:41 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\LCD\LCD.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\FIFO\FIFO.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Display.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Display.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 -verilog Display.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 06 10:16:41 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\codegentemp\Display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\codegentemp\Display.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\LCD\LCD.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\FIFO\FIFO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Display.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 -verilog Display.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 06 10:16:44 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\codegentemp\Display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\codegentemp\Display.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\LCD\LCD.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\FIFO\FIFO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_394
	Net_395
	Net_396
	Net_397
	Net_398
	Net_399
	\Camera:I2C:udb_clk\
	\Camera:Net_102\
	\Camera:I2C:Net_973\
	\Camera:Net_103\
	\Camera:I2C:Net_974\
	\Camera:I2C:timeout_clk\
	\Camera:Net_108\
	\Camera:I2C:Net_975\
	\Camera:Net_107\
	\Camera:Net_106\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_787
	Net_781
	Net_780
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\PWM_Claw:PWMUDB:km_run\
	\PWM_Claw:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Claw:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Claw:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Claw:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Claw:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Claw:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Claw:PWMUDB:capt_rising\
	\PWM_Claw:PWMUDB:capt_falling\
	\PWM_Claw:PWMUDB:trig_rise\
	\PWM_Claw:PWMUDB:trig_fall\
	\PWM_Claw:PWMUDB:sc_kill\
	\PWM_Claw:PWMUDB:min_kill\
	\PWM_Claw:PWMUDB:km_tc\
	\PWM_Claw:PWMUDB:db_tc\
	\PWM_Claw:PWMUDB:dith_sel\
	\PWM_Claw:PWMUDB:compare2\
	\PWM_Claw:Net_101\
	Net_996
	Net_997
	\PWM_Claw:PWMUDB:MODULE_2:b_31\
	\PWM_Claw:PWMUDB:MODULE_2:b_30\
	\PWM_Claw:PWMUDB:MODULE_2:b_29\
	\PWM_Claw:PWMUDB:MODULE_2:b_28\
	\PWM_Claw:PWMUDB:MODULE_2:b_27\
	\PWM_Claw:PWMUDB:MODULE_2:b_26\
	\PWM_Claw:PWMUDB:MODULE_2:b_25\
	\PWM_Claw:PWMUDB:MODULE_2:b_24\
	\PWM_Claw:PWMUDB:MODULE_2:b_23\
	\PWM_Claw:PWMUDB:MODULE_2:b_22\
	\PWM_Claw:PWMUDB:MODULE_2:b_21\
	\PWM_Claw:PWMUDB:MODULE_2:b_20\
	\PWM_Claw:PWMUDB:MODULE_2:b_19\
	\PWM_Claw:PWMUDB:MODULE_2:b_18\
	\PWM_Claw:PWMUDB:MODULE_2:b_17\
	\PWM_Claw:PWMUDB:MODULE_2:b_16\
	\PWM_Claw:PWMUDB:MODULE_2:b_15\
	\PWM_Claw:PWMUDB:MODULE_2:b_14\
	\PWM_Claw:PWMUDB:MODULE_2:b_13\
	\PWM_Claw:PWMUDB:MODULE_2:b_12\
	\PWM_Claw:PWMUDB:MODULE_2:b_11\
	\PWM_Claw:PWMUDB:MODULE_2:b_10\
	\PWM_Claw:PWMUDB:MODULE_2:b_9\
	\PWM_Claw:PWMUDB:MODULE_2:b_8\
	\PWM_Claw:PWMUDB:MODULE_2:b_7\
	\PWM_Claw:PWMUDB:MODULE_2:b_6\
	\PWM_Claw:PWMUDB:MODULE_2:b_5\
	\PWM_Claw:PWMUDB:MODULE_2:b_4\
	\PWM_Claw:PWMUDB:MODULE_2:b_3\
	\PWM_Claw:PWMUDB:MODULE_2:b_2\
	\PWM_Claw:PWMUDB:MODULE_2:b_1\
	\PWM_Claw:PWMUDB:MODULE_2:b_0\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_998
	Net_995
	\PWM_Claw:Net_113\
	\PWM_Claw:Net_107\
	\PWM_Claw:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 283 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__D_net_6 to tmpOE__D_net_7
Aliasing tmpOE__D_net_5 to tmpOE__D_net_7
Aliasing tmpOE__D_net_4 to tmpOE__D_net_7
Aliasing tmpOE__D_net_3 to tmpOE__D_net_7
Aliasing tmpOE__D_net_2 to tmpOE__D_net_7
Aliasing tmpOE__D_net_1 to tmpOE__D_net_7
Aliasing tmpOE__D_net_0 to tmpOE__D_net_7
Aliasing tmpOE__CS_net_3 to one
Aliasing tmpOE__CS_net_2 to one
Aliasing tmpOE__CS_net_1 to one
Aliasing tmpOE__CS_net_0 to one
Aliasing tmpOE__LCD_WR_net_0 to one
Aliasing tmpOE__LCD_RD_net_0 to one
Aliasing tmpOE__LCD_RS_net_0 to one
Aliasing tmpOE__RST_net_0 to one
Aliasing \OE:clk\ to zero
Aliasing \OE:rst\ to zero
Aliasing \Camera:tmpOE__XCLK_net_0\ to one
Aliasing \Camera:tmpOE__PCLK_net_0\ to one
Aliasing \Camera:Net_43\ to one
Aliasing \Camera:tmpOE__VSYNC_net_0\ to one
Aliasing \Camera:tmpOE__SIOD_net_0\ to one
Aliasing \Camera:tmpOE__SIOC_net_0\ to one
Aliasing \Camera:I2C:Net_969\ to one
Aliasing \Camera:I2C:Net_968\ to one
Aliasing tmpOE__HREF_net_0 to one
Aliasing \Data_Out:clk\ to zero
Aliasing \Data_Out:rst\ to zero
Aliasing tmpOE__SW3_net_0 to one
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__SW1_net_0 to one
Aliasing \PWM_Claw:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Claw:PWMUDB:trig_out\ to one
Aliasing \PWM_Claw:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Claw:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Claw:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Claw:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Claw:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Claw:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Claw:PWMUDB:final_kill\ to one
Aliasing \PWM_Claw:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Claw:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Claw:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Claw:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Claw:PWMUDB:reset\ to zero
Aliasing \PWM_Claw:PWMUDB:status_6\ to zero
Aliasing \PWM_Claw:PWMUDB:status_4\ to zero
Aliasing \PWM_Claw:PWMUDB:cmp2\ to zero
Aliasing \PWM_Claw:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Claw:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Claw:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Claw:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Claw:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Claw:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Claw:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Claw:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Claw:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_Claw:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Claw:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Claw:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Claw:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Claw:PWMUDB:prevCompare1\\D\ to \PWM_Claw:PWMUDB:pwm_temp\
Aliasing \PWM_Claw:PWMUDB:tc_i_reg\\D\ to \PWM_Claw:PWMUDB:status_2\
Removing Rhs of wire tmpOE__D_net_7[1] = Net_325[37]
Removing Rhs of wire tmpOE__D_net_7[1] = \OE:control_out_0\[81]
Removing Rhs of wire tmpOE__D_net_7[1] = \OE:control_0\[104]
Removing Lhs of wire tmpOE__D_net_6[2] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_5[3] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_4[4] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_3[5] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_2[6] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_1[7] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_0[8] = tmpOE__D_net_7[1]
Removing Rhs of wire Net_361_7[9] = \mux_1:tmp__mux_1_reg_7\[239]
Removing Rhs of wire Net_361_6[10] = \mux_1:tmp__mux_1_reg_6\[240]
Removing Rhs of wire Net_361_5[11] = \mux_1:tmp__mux_1_reg_5\[241]
Removing Rhs of wire Net_361_4[12] = \mux_1:tmp__mux_1_reg_4\[242]
Removing Rhs of wire Net_361_3[13] = \mux_1:tmp__mux_1_reg_3\[243]
Removing Rhs of wire Net_361_2[14] = \mux_1:tmp__mux_1_reg_2\[244]
Removing Rhs of wire Net_361_1[15] = \mux_1:tmp__mux_1_reg_1\[245]
Removing Rhs of wire Net_361_0[16] = \mux_1:tmp__mux_1_reg_0\[246]
Removing Lhs of wire tmpOE__CS_net_3[39] = one[35]
Removing Lhs of wire tmpOE__CS_net_2[40] = one[35]
Removing Lhs of wire tmpOE__CS_net_1[41] = one[35]
Removing Lhs of wire tmpOE__CS_net_0[42] = one[35]
Removing Lhs of wire tmpOE__LCD_WR_net_0[54] = one[35]
Removing Lhs of wire tmpOE__LCD_RD_net_0[61] = one[35]
Removing Lhs of wire tmpOE__LCD_RS_net_0[67] = one[35]
Removing Lhs of wire tmpOE__RST_net_0[74] = one[35]
Removing Lhs of wire \OE:clk\[79] = zero[34]
Removing Lhs of wire \OE:rst\[80] = zero[34]
Removing Rhs of wire Net_339[82] = \OE:control_out_1\[83]
Removing Rhs of wire Net_339[82] = \OE:control_1\[103]
Removing Lhs of wire \Camera:tmpOE__XCLK_net_0\[121] = one[35]
Removing Lhs of wire \Camera:FIFO:p_in_6\[134] = Net_190_6[18]
Removing Lhs of wire \Camera:FIFO:p_in_5\[135] = Net_190_5[19]
Removing Lhs of wire \Camera:FIFO:p_in_4\[136] = Net_190_4[20]
Removing Lhs of wire \Camera:FIFO:p_in_3\[137] = Net_190_3[21]
Removing Lhs of wire \Camera:FIFO:p_in_2\[138] = Net_190_2[22]
Removing Lhs of wire \Camera:FIFO:p_in_1\[139] = Net_190_1[23]
Removing Lhs of wire \Camera:FIFO:p_in_0\[140] = Net_190_0[24]
Removing Lhs of wire \Camera:tmpOE__PCLK_net_0\[143] = one[35]
Removing Lhs of wire \Camera:Net_43\[149] = one[35]
Removing Lhs of wire \Camera:tmpOE__VSYNC_net_0\[151] = one[35]
Removing Lhs of wire \Camera:tmpOE__SIOD_net_0\[157] = one[35]
Removing Lhs of wire \Camera:tmpOE__SIOC_net_0\[163] = one[35]
Removing Rhs of wire \Camera:I2C:sda_x_wire\[168] = \Camera:I2C:Net_643_1\[169]
Removing Rhs of wire \Camera:I2C:Net_697\[171] = \Camera:I2C:Net_643_2\[177]
Removing Rhs of wire \Camera:I2C:Net_1109_0\[174] = \Camera:I2C:scl_yfb\[187]
Removing Rhs of wire \Camera:I2C:Net_1109_1\[175] = \Camera:I2C:sda_yfb\[188]
Removing Lhs of wire \Camera:I2C:scl_x_wire\[178] = \Camera:I2C:Net_643_0\[176]
Removing Lhs of wire \Camera:I2C:Net_969\[179] = one[35]
Removing Lhs of wire \Camera:I2C:Net_968\[180] = one[35]
Removing Lhs of wire \Camera:I2C:tmpOE__Bufoe_scl_net_0\[190] = one[35]
Removing Lhs of wire \Camera:I2C:tmpOE__Bufoe_sda_net_0\[192] = one[35]
Removing Lhs of wire tmpOE__HREF_net_0[201] = one[35]
Removing Lhs of wire \Data_Out:clk\[212] = zero[34]
Removing Lhs of wire \Data_Out:rst\[213] = zero[34]
Removing Rhs of wire Net_337_7[214] = \Data_Out:control_out_7\[215]
Removing Rhs of wire Net_337_7[214] = \Data_Out:control_7\[231]
Removing Rhs of wire Net_337_6[216] = \Data_Out:control_out_6\[217]
Removing Rhs of wire Net_337_6[216] = \Data_Out:control_6\[232]
Removing Rhs of wire Net_337_5[218] = \Data_Out:control_out_5\[219]
Removing Rhs of wire Net_337_5[218] = \Data_Out:control_5\[233]
Removing Rhs of wire Net_337_4[220] = \Data_Out:control_out_4\[221]
Removing Rhs of wire Net_337_4[220] = \Data_Out:control_4\[234]
Removing Rhs of wire Net_337_3[222] = \Data_Out:control_out_3\[223]
Removing Rhs of wire Net_337_3[222] = \Data_Out:control_3\[235]
Removing Rhs of wire Net_337_2[224] = \Data_Out:control_out_2\[225]
Removing Rhs of wire Net_337_2[224] = \Data_Out:control_2\[236]
Removing Rhs of wire Net_337_1[226] = \Data_Out:control_out_1\[227]
Removing Rhs of wire Net_337_1[226] = \Data_Out:control_1\[237]
Removing Rhs of wire Net_337_0[228] = \Data_Out:control_out_0\[229]
Removing Rhs of wire Net_337_0[228] = \Data_Out:control_0\[238]
Removing Lhs of wire tmpOE__SW3_net_0[250] = one[35]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[268] = \PWM_1:PWMUDB:control_7\[260]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[278] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[279] = \PWM_1:PWMUDB:control_7\[260]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[283] = one[35]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[285] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[286] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[287] = \PWM_1:PWMUDB:runmode_enable\[284]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[291] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[292] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[293] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[294] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[297] = one[35]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[301] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[542]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[303] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[543]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[304] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[305] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[306] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[307] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[310] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[311] = zero[34]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[312] = \PWM_1:PWMUDB:final_kill_reg\[327]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[313] = zero[34]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[314] = \PWM_1:PWMUDB:fifo_full\[334]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[316] = \PWM_1:PWMUDB:cmp2_status_reg\[326]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[317] = \PWM_1:PWMUDB:cmp1_status_reg\[325]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[328] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[329] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[330] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[331] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[332] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[333] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[335] = \PWM_1:PWMUDB:tc_i\[289]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[336] = \PWM_1:PWMUDB:runmode_enable\[284]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[337] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[370] = \PWM_1:PWMUDB:cmp1_less\[341]
Removing Lhs of wire \PWM_1:PWMUDB:compare2\[371] = \PWM_1:PWMUDB:cmp2_less\[344]
Removing Rhs of wire Net_584[381] = \PWM_1:PWMUDB:pwm1_i_reg\[374]
Removing Rhs of wire Net_598[382] = \PWM_1:PWMUDB:pwm2_i_reg\[376]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[383] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[424] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[425] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[426] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[427] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[428] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[429] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[430] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[431] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[432] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[433] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[434] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[435] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[436] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[437] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[438] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[439] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[440] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[441] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[442] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[443] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[444] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[445] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[446] = \PWM_1:PWMUDB:MODIN1_1\[447]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[447] = \PWM_1:PWMUDB:dith_count_1\[300]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[448] = \PWM_1:PWMUDB:MODIN1_0\[449]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[449] = \PWM_1:PWMUDB:dith_count_0\[302]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[581] = one[35]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[582] = one[35]
Removing Lhs of wire tmpOE__Pin_1_net_0[590] = one[35]
Removing Lhs of wire tmpOE__Pin_2_net_0[596] = one[35]
Removing Lhs of wire tmpOE__SW1_net_0[603] = one[35]
Removing Lhs of wire \PWM_Claw:PWMUDB:ctrl_enable\[622] = \PWM_Claw:PWMUDB:control_7\[614]
Removing Lhs of wire \PWM_Claw:PWMUDB:hwCapture\[632] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:hwEnable\[633] = \PWM_Claw:PWMUDB:control_7\[614]
Removing Lhs of wire \PWM_Claw:PWMUDB:trig_out\[637] = one[35]
Removing Lhs of wire \PWM_Claw:PWMUDB:runmode_enable\\R\[639] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:runmode_enable\\S\[640] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:final_enable\[641] = \PWM_Claw:PWMUDB:runmode_enable\[638]
Removing Lhs of wire \PWM_Claw:PWMUDB:ltch_kill_reg\\R\[645] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:ltch_kill_reg\\S\[646] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:min_kill_reg\\R\[647] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:min_kill_reg\\S\[648] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:final_kill\[651] = one[35]
Removing Lhs of wire \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_1\[655] = \PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_1\[895]
Removing Lhs of wire \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_2_0\[657] = \PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_0\[896]
Removing Lhs of wire \PWM_Claw:PWMUDB:dith_count_1\\R\[658] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:dith_count_1\\S\[659] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:dith_count_0\\R\[660] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:dith_count_0\\S\[661] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:reset\[664] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:status_6\[665] = zero[34]
Removing Rhs of wire \PWM_Claw:PWMUDB:status_5\[666] = \PWM_Claw:PWMUDB:final_kill_reg\[680]
Removing Lhs of wire \PWM_Claw:PWMUDB:status_4\[667] = zero[34]
Removing Rhs of wire \PWM_Claw:PWMUDB:status_3\[668] = \PWM_Claw:PWMUDB:fifo_full\[687]
Removing Rhs of wire \PWM_Claw:PWMUDB:status_1\[670] = \PWM_Claw:PWMUDB:cmp2_status_reg\[679]
Removing Rhs of wire \PWM_Claw:PWMUDB:status_0\[671] = \PWM_Claw:PWMUDB:cmp1_status_reg\[678]
Removing Lhs of wire \PWM_Claw:PWMUDB:cmp2_status\[676] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:cmp2\[677] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:cmp1_status_reg\\R\[681] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:cmp1_status_reg\\S\[682] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:cmp2_status_reg\\R\[683] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:cmp2_status_reg\\S\[684] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:final_kill_reg\\R\[685] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:final_kill_reg\\S\[686] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:cs_addr_2\[688] = \PWM_Claw:PWMUDB:tc_i\[643]
Removing Lhs of wire \PWM_Claw:PWMUDB:cs_addr_1\[689] = \PWM_Claw:PWMUDB:runmode_enable\[638]
Removing Lhs of wire \PWM_Claw:PWMUDB:cs_addr_0\[690] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:compare1\[723] = \PWM_Claw:PWMUDB:cmp1_less\[694]
Removing Lhs of wire \PWM_Claw:PWMUDB:pwm1_i\[728] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:pwm2_i\[730] = zero[34]
Removing Rhs of wire \PWM_Claw:Net_96\[733] = \PWM_Claw:PWMUDB:pwm_i_reg\[725]
Removing Lhs of wire \PWM_Claw:PWMUDB:pwm_temp\[736] = \PWM_Claw:PWMUDB:cmp1\[674]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_23\[777] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_22\[778] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_21\[779] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_20\[780] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_19\[781] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_18\[782] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_17\[783] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_16\[784] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_15\[785] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_14\[786] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_13\[787] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_12\[788] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_11\[789] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_10\[790] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_9\[791] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_8\[792] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_7\[793] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_6\[794] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_5\[795] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_4\[796] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_3\[797] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_2\[798] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_1\[799] = \PWM_Claw:PWMUDB:MODIN2_1\[800]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODIN2_1\[800] = \PWM_Claw:PWMUDB:dith_count_1\[654]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:a_0\[801] = \PWM_Claw:PWMUDB:MODIN2_0\[802]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODIN2_0\[802] = \PWM_Claw:PWMUDB:dith_count_0\[656]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[934] = one[35]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[935] = one[35]
Removing Rhs of wire Net_979[936] = \PWM_Claw:Net_96\[733]
Removing Lhs of wire tmpOE__Pin_3_net_0[944] = one[35]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[951] = one[35]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[952] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[953] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[956] = one[35]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[959] = \PWM_1:PWMUDB:cmp1\[320]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare2\\D\[960] = \PWM_1:PWMUDB:cmp2\[323]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[961] = \PWM_1:PWMUDB:cmp1_status\[321]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[962] = \PWM_1:PWMUDB:cmp2_status\[324]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[964] = \PWM_1:PWMUDB:pwm_i\[373]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[965] = \PWM_1:PWMUDB:pwm1_i\[375]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[966] = \PWM_1:PWMUDB:pwm2_i\[377]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[967] = \PWM_1:PWMUDB:status_2\[315]
Removing Lhs of wire \PWM_Claw:PWMUDB:min_kill_reg\\D\[968] = one[35]
Removing Lhs of wire \PWM_Claw:PWMUDB:prevCapture\\D\[969] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:trig_last\\D\[970] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:ltch_kill_reg\\D\[973] = one[35]
Removing Lhs of wire \PWM_Claw:PWMUDB:prevCompare1\\D\[976] = \PWM_Claw:PWMUDB:cmp1\[674]
Removing Lhs of wire \PWM_Claw:PWMUDB:cmp1_status_reg\\D\[977] = \PWM_Claw:PWMUDB:cmp1_status\[675]
Removing Lhs of wire \PWM_Claw:PWMUDB:cmp2_status_reg\\D\[978] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:pwm_i_reg\\D\[980] = \PWM_Claw:PWMUDB:pwm_i\[726]
Removing Lhs of wire \PWM_Claw:PWMUDB:pwm1_i_reg\\D\[981] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:pwm2_i_reg\\D\[982] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:tc_i_reg\\D\[983] = \PWM_Claw:PWMUDB:status_2\[669]

------------------------------------------------------
Aliased 0 equations, 236 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_322_3' (cost = 0):
Net_322_3 <= (not Net_323_3);

Note:  Expanding virtual equation for 'Net_322_2' (cost = 0):
Net_322_2 <= (not Net_323_2);

Note:  Expanding virtual equation for 'Net_322_1' (cost = 0):
Net_322_1 <= (not Net_323_1);

Note:  Expanding virtual equation for 'Net_322_0' (cost = 0):
Net_322_0 <= (not Net_323_0);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_1:PWMUDB:cmp2\ <= (\PWM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:cmp1\' (cost = 0):
\PWM_Claw:PWMUDB:cmp1\ <= (\PWM_Claw:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Claw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_Claw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Claw:PWMUDB:dith_count_1\ and \PWM_Claw:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_191' (cost = 5):
Net_191 <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and Net_391));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_Claw:PWMUDB:dith_count_0\ and \PWM_Claw:PWMUDB:dith_count_1\)
	OR (not \PWM_Claw:PWMUDB:dith_count_1\ and \PWM_Claw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 56 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Claw:PWMUDB:final_capture\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Claw:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[339] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[373] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[552] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[562] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[572] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:final_capture\[692] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[905] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[915] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[925] = zero[34]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[954] = \PWM_1:PWMUDB:control_7\[260]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[963] = zero[34]
Removing Lhs of wire \PWM_Claw:PWMUDB:runmode_enable\\D\[971] = \PWM_Claw:PWMUDB:control_7\[614]
Removing Lhs of wire \PWM_Claw:PWMUDB:final_kill_reg\\D\[979] = zero[34]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 Display.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.691ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Tuesday, 06 September 2016 10:16:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -d CY8C5888LTI-LP097 Display.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Claw:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Claw:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Claw:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Claw:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Claw:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Claw:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Claw:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Camera_I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Camera_CLK'. Fanout=1, Signal=Net_373
    Digital Clock 1: Automatic-assigning  clock 'LCD_CLK'. Fanout=2, Signal=Net_375
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_554
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_849
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Camera:Async:udbclkenable\: with output requested to be asynchronous
        ClockIn: \Camera:PCLK(0)\:iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: \Camera:PCLK(0)\:iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Claw:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(0)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_0 ,
            fb => Net_190_0 ,
            pad => D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(1)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_1 ,
            fb => Net_190_1 ,
            pad => D(1)_PAD );
        Properties:
        {
        }

    Pin : Name = D(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(2)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_2 ,
            fb => Net_190_2 ,
            pad => D(2)_PAD );
        Properties:
        {
        }

    Pin : Name = D(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(3)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_3 ,
            fb => Net_190_3 ,
            pad => D(3)_PAD );
        Properties:
        {
        }

    Pin : Name = D(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(4)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_4 ,
            fb => Net_190_4 ,
            pad => D(4)_PAD );
        Properties:
        {
        }

    Pin : Name = D(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(5)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_5 ,
            fb => Net_190_5 ,
            pad => D(5)_PAD );
        Properties:
        {
        }

    Pin : Name = D(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(6)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_6 ,
            fb => Net_190_6 ,
            pad => D(6)_PAD );
        Properties:
        {
        }

    Pin : Name = D(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(7)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_7 ,
            fb => Net_190_7 ,
            pad => D(7)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(0)__PA ,
            fb => Net_323_0 ,
            pad => CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(1)__PA ,
            fb => Net_323_1 ,
            pad => CS(1)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(2)__PA ,
            fb => Net_323_2 ,
            pad => CS(2)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(3)__PA ,
            fb => Net_323_3 ,
            pad => CS(3)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_WR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_WR(0)__PA ,
            input => Net_392 ,
            pad => LCD_WR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RD(0)__PA ,
            pad => LCD_RD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RS(0)__PA ,
            input => Net_393 ,
            pad => LCD_RS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RST(0)__PA ,
            pad => RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Camera:XCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:XCLK(0)\__PA ,
            input => Net_373_local ,
            pad => \Camera:XCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:PCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:PCLK(0)\__PA ,
            fb => \Camera:Net_42\ ,
            pad => \Camera:PCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:VSYNC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:VSYNC(0)\__PA ,
            pad => \Camera:VSYNC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:SIOD(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:SIOD(0)\__PA ,
            fb => \Camera:I2C:Net_1109_1\ ,
            input => \Camera:I2C:sda_x_wire\ ,
            pad => \Camera:SIOD(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:SIOC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:SIOC(0)\__PA ,
            fb => \Camera:I2C:Net_1109_0\ ,
            input => \Camera:I2C:Net_643_0\ ,
            pad => \Camera:SIOC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = HREF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HREF(0)__PA ,
            fb => Net_391 ,
            pad => HREF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3(0)__PA ,
            fb => Net_404 ,
            pad => SW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_584 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_598 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_979 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Camera:FIFO:p_in_7\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_190_7 * \Camera:FIFO:parity\
            + Net_190_7 * !\Camera:FIFO:parity\
        );
        Output = \Camera:FIFO:p_in_7\ (fanout=1)

    MacroCell: Name=Net_191, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * Net_391
        );
        Output = Net_191 (fanout=1)

    MacroCell: Name=Net_361_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_7
            + Net_339 * Net_337_7
        );
        Output = Net_361_7 (fanout=1)

    MacroCell: Name=Net_361_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_6
            + Net_339 * Net_337_6
        );
        Output = Net_361_6 (fanout=1)

    MacroCell: Name=Net_361_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_5
            + Net_339 * Net_337_5
        );
        Output = Net_361_5 (fanout=1)

    MacroCell: Name=Net_361_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_4
            + Net_339 * Net_337_4
        );
        Output = Net_361_4 (fanout=1)

    MacroCell: Name=Net_361_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_3
            + Net_339 * Net_337_3
        );
        Output = Net_361_3 (fanout=1)

    MacroCell: Name=Net_361_2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_2
            + Net_339 * Net_337_2
        );
        Output = Net_361_2 (fanout=1)

    MacroCell: Name=Net_361_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_1
            + Net_339 * Net_337_1
        );
        Output = Net_361_1 (fanout=1)

    MacroCell: Name=Net_361_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_0
            + Net_339 * Net_337_0
        );
        Output = Net_361_0 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Claw:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Claw:PWMUDB:runmode_enable\ * \PWM_Claw:PWMUDB:tc_i\
        );
        Output = \PWM_Claw:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_392, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_375) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_392 * !\LCD:f0_empty\
        );
        Output = Net_392 (fanout=3)

    MacroCell: Name=\Camera:FIFO:parity\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:FIFO:parity\ * Net_391
        );
        Output = \Camera:FIFO:parity\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_584, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_584 (fanout=1)

    MacroCell: Name=Net_598, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_598 (fanout=1)

    MacroCell: Name=\PWM_Claw:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Claw:PWMUDB:control_7\
        );
        Output = \PWM_Claw:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Claw:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Claw:PWMUDB:cmp1_less\
        );
        Output = \PWM_Claw:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Claw:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Claw:PWMUDB:prevCompare1\ * \PWM_Claw:PWMUDB:cmp1_less\
        );
        Output = \PWM_Claw:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_979, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Claw:PWMUDB:runmode_enable\ * \PWM_Claw:PWMUDB:cmp1_less\
        );
        Output = Net_979 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LCD:dp\
        PORT MAP (
            clock => Net_375 ,
            cs_addr_2 => \LCD:f1_empty\ ,
            cs_addr_1 => \LCD:f0_empty\ ,
            cs_addr_0 => Net_392 ,
            ce1_comb => Net_393 ,
            f0_bus_stat_comb => Net_369 ,
            f0_blk_stat_comb => \LCD:f0_empty\ ,
            f1_blk_stat_comb => \LCD:f1_empty\ ,
            p_out_7 => Net_154_7 ,
            p_out_6 => Net_154_6 ,
            p_out_5 => Net_154_5 ,
            p_out_4 => Net_154_4 ,
            p_out_3 => Net_154_3 ,
            p_out_2 => Net_154_2 ,
            p_out_1 => Net_154_1 ,
            p_out_0 => Net_154_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001111000000000000001000000000000000100000000000000010000000000000111000000000000000100000000000000010000011111111000000001111111111111111000000000000000000000000000000000000000000000001"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Camera:FIFO:dp\
        PORT MAP (
            clock => \Camera:Net_42\ ,
            f0_load => Net_191 ,
            f0_bus_stat_comb => \Camera:Net_115\ ,
            p_in_7 => \Camera:FIFO:p_in_7\ ,
            p_in_6 => Net_190_6 ,
            p_in_5 => Net_190_5 ,
            p_in_4 => Net_190_4 ,
            p_in_3 => Net_190_3 ,
            p_in_2 => Net_190_2 ,
            p_in_1 => Net_190_1 ,
            p_in_0 => Net_190_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_554 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Claw:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_849 ,
            cs_addr_2 => \PWM_Claw:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Claw:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Claw:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Claw:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Claw:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\LCD:FIFO_Status\
        PORT MAP (
            status_1 => \LCD:f0_empty\ ,
            status_0 => Net_369 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_554 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_1 => \PWM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Claw:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_849 ,
            status_3 => \PWM_Claw:PWMUDB:status_3\ ,
            status_2 => \PWM_Claw:PWMUDB:status_2\ ,
            status_0 => \PWM_Claw:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Camera:SIOC(0)_SYNC\
        PORT MAP (
            in => \Camera:I2C:Net_1109_0\ ,
            out => \Camera:I2C:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Camera:SIOD(0)_SYNC\
        PORT MAP (
            in => \Camera:I2C:Net_1109_1\ ,
            out => \Camera:I2C:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OE:control_7\ ,
            control_6 => \OE:control_6\ ,
            control_5 => \OE:control_5\ ,
            control_4 => \OE:control_4\ ,
            control_3 => \OE:control_3\ ,
            control_2 => \OE:control_2\ ,
            control_1 => Net_339 ,
            control_0 => tmpOE__D_net_7 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Data_Out:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_337_7 ,
            control_6 => Net_337_6 ,
            control_5 => Net_337_5 ,
            control_4 => Net_337_4 ,
            control_3 => Net_337_3 ,
            control_2 => Net_337_2 ,
            control_1 => Net_337_1 ,
            control_0 => Net_337_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_554 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Claw:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_849 ,
            control_7 => \PWM_Claw:PWMUDB:control_7\ ,
            control_6 => \PWM_Claw:PWMUDB:control_6\ ,
            control_5 => \PWM_Claw:PWMUDB:control_5\ ,
            control_4 => \PWM_Claw:PWMUDB:control_4\ ,
            control_3 => \PWM_Claw:PWMUDB:control_3\ ,
            control_2 => \PWM_Claw:PWMUDB:control_2\ ,
            control_1 => \PWM_Claw:PWMUDB:control_1\ ,
            control_0 => \PWM_Claw:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Camera:DMA\
        PORT MAP (
            dmareq => \Camera:Net_115\ ,
            termin => zero ,
            termout => \Camera:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =LCD_DMA
        PORT MAP (
            dmareq => Net_369 ,
            termin => zero ,
            termout => Net_379 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Camera:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\Camera:end_line\
        PORT MAP (
            interrupt => \Camera:Net_41\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_404 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   25 :  167 :  192 : 13.02 %
  Unique P-terms              :   34 :  350 :  384 :  8.85 %
  Total P-terms               :   34 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Datapath Parallel In      :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Datapath Parallel Out     :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.171ms
Tech mapping phase: Elapsed time ==> 0s.471ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : CS(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : CS(1) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : CS(2) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : CS(3) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : D(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : D(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : D(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : D(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : D(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : D(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : D(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : D(7) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : HREF(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LCD_RD(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : LCD_RS(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : LCD_WR(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Pin_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : RST(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SW1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SW3(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \Camera:PCLK(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \Camera:SIOC(0)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \Camera:SIOD(0)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \Camera:VSYNC(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \Camera:XCLK(0)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.244ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.07
                   Pterms :            2.43
               Macrocells :            1.79
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 502, final cost is 502 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       5.63 :       3.13
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_191, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * Net_391
        );
        Output = Net_191 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_361_7, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_7
            + Net_339 * Net_337_7
        );
        Output = Net_361_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Camera:FIFO:parity\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:FIFO:parity\ * Net_391
        );
        Output = \Camera:FIFO:parity\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\OE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OE:control_7\ ,
        control_6 => \OE:control_6\ ,
        control_5 => \OE:control_5\ ,
        control_4 => \OE:control_4\ ,
        control_3 => \OE:control_3\ ,
        control_2 => \OE:control_2\ ,
        control_1 => Net_339 ,
        control_0 => tmpOE__D_net_7 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_361_5, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_5
            + Net_339 * Net_337_5
        );
        Output = Net_361_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_361_3, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_3
            + Net_339 * Net_337_3
        );
        Output = Net_361_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_392, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_375) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_392 * !\LCD:f0_empty\
        );
        Output = Net_392 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_361_1, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_1
            + Net_339 * Net_337_1
        );
        Output = Net_361_1 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD:dp\
    PORT MAP (
        clock => Net_375 ,
        cs_addr_2 => \LCD:f1_empty\ ,
        cs_addr_1 => \LCD:f0_empty\ ,
        cs_addr_0 => Net_392 ,
        ce1_comb => Net_393 ,
        f0_bus_stat_comb => Net_369 ,
        f0_blk_stat_comb => \LCD:f0_empty\ ,
        f1_blk_stat_comb => \LCD:f1_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001111000000000000001000000000000000100000000000000010000000000000111000000000000000100000000000000010000011111111000000001111111111111111000000000000000000000000000000000000000000000001"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\LCD:FIFO_Status\
    PORT MAP (
        status_1 => \LCD:f0_empty\ ,
        status_0 => Net_369 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_361_2, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_2
            + Net_339 * Net_337_2
        );
        Output = Net_361_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_361_0, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_0
            + Net_339 * Net_337_0
        );
        Output = Net_361_0 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Camera:FIFO:p_in_7\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_190_7 * \Camera:FIFO:parity\
            + Net_190_7 * !\Camera:FIFO:parity\
        );
        Output = \Camera:FIFO:p_in_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_361_6, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_6
            + Net_339 * Net_337_6
        );
        Output = Net_361_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_361_4, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_4
            + Net_339 * Net_337_4
        );
        Output = Net_361_4 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Camera:FIFO:dp\
    PORT MAP (
        clock => \Camera:Net_42\ ,
        f0_load => Net_191 ,
        f0_bus_stat_comb => \Camera:Net_115\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Data_Out:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_337_7 ,
        control_6 => Net_337_6 ,
        control_5 => Net_337_5 ,
        control_4 => Net_337_4 ,
        control_3 => Net_337_3 ,
        control_2 => Net_337_2 ,
        control_1 => Net_337_1 ,
        control_0 => Net_337_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_584, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_584 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_598, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_598 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Claw:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Claw:PWMUDB:runmode_enable\ * \PWM_Claw:PWMUDB:tc_i\
        );
        Output = \PWM_Claw:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_979, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Claw:PWMUDB:runmode_enable\ * \PWM_Claw:PWMUDB:cmp1_less\
        );
        Output = Net_979 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Claw:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Claw:PWMUDB:control_7\
        );
        Output = \PWM_Claw:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Claw:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_849 ,
        cs_addr_2 => \PWM_Claw:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Claw:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Claw:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Claw:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Claw:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Claw:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_849 ,
        status_3 => \PWM_Claw:PWMUDB:status_3\ ,
        status_2 => \PWM_Claw:PWMUDB:status_2\ ,
        status_0 => \PWM_Claw:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Claw:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_849 ,
        control_7 => \PWM_Claw:PWMUDB:control_7\ ,
        control_6 => \PWM_Claw:PWMUDB:control_6\ ,
        control_5 => \PWM_Claw:PWMUDB:control_5\ ,
        control_4 => \PWM_Claw:PWMUDB:control_4\ ,
        control_3 => \PWM_Claw:PWMUDB:control_3\ ,
        control_2 => \PWM_Claw:PWMUDB:control_2\ ,
        control_1 => \PWM_Claw:PWMUDB:control_1\ ,
        control_0 => \PWM_Claw:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Claw:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Claw:PWMUDB:cmp1_less\
        );
        Output = \PWM_Claw:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Claw:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Claw:PWMUDB:prevCompare1\ * \PWM_Claw:PWMUDB:cmp1_less\
        );
        Output = \PWM_Claw:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
synccell: Name =\Camera:SIOC(0)_SYNC\
    PORT MAP (
        in => \Camera:I2C:Net_1109_0\ ,
        out => \Camera:I2C:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Camera:SIOD(0)_SYNC\
    PORT MAP (
        in => \Camera:I2C:Net_1109_1\ ,
        out => \Camera:I2C:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_554) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_554 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_554 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_1 => \PWM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_554 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Camera:end_line\
        PORT MAP (
            interrupt => \Camera:Net_41\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_404 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\Camera:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Camera:DMA\
        PORT MAP (
            dmareq => \Camera:Net_115\ ,
            termin => zero ,
            termout => \Camera:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =LCD_DMA
        PORT MAP (
            dmareq => Net_369 ,
            termin => zero ,
            termout => Net_379 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Camera:VSYNC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:VSYNC(0)\__PA ,
        pad => \Camera:VSYNC(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW3(0)__PA ,
        fb => Net_404 ,
        pad => SW3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Camera:XCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:XCLK(0)\__PA ,
        input => Net_373_local ,
        pad => \Camera:XCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \Camera:SIOC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:SIOC(0)\__PA ,
        fb => \Camera:I2C:Net_1109_0\ ,
        input => \Camera:I2C:Net_643_0\ ,
        pad => \Camera:SIOC(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Camera:SIOD(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:SIOD(0)\__PA ,
        fb => \Camera:I2C:Net_1109_1\ ,
        input => \Camera:I2C:sda_x_wire\ ,
        pad => \Camera:SIOD(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(0)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_0 ,
        fb => Net_190_0 ,
        pad => D(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = D(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(1)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_1 ,
        fb => Net_190_1 ,
        pad => D(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = D(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(2)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_2 ,
        fb => Net_190_2 ,
        pad => D(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = D(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(3)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_3 ,
        fb => Net_190_3 ,
        pad => D(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(4)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_4 ,
        fb => Net_190_4 ,
        pad => D(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(5)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_5 ,
        fb => Net_190_5 ,
        pad => D(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(6)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_6 ,
        fb => Net_190_6 ,
        pad => D(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(7)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_7 ,
        fb => Net_190_7 ,
        pad => D(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RST(0)__PA ,
        pad => RST(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LCD_WR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_WR(0)__PA ,
        input => Net_392 ,
        pad => LCD_WR(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LCD_RD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RD(0)__PA ,
        pad => LCD_RD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LCD_RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RS(0)__PA ,
        input => Net_393 ,
        pad => LCD_RS(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_979 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_598 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_584 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(0)__PA ,
        fb => Net_323_0 ,
        pad => CS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(1)__PA ,
        fb => Net_323_1 ,
        pad => CS(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(2)__PA ,
        fb => Net_323_2 ,
        pad => CS(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(3)__PA ,
        fb => Net_323_3 ,
        pad => CS(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Camera:PCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:PCLK(0)\__PA ,
        fb => \Camera:Net_42\ ,
        pad => \Camera:PCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HREF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HREF(0)__PA ,
        fb => Net_391 ,
        pad => HREF(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_373 ,
            dclk_0 => Net_373_local ,
            dclk_glb_1 => Net_375 ,
            dclk_1 => Net_375_local ,
            dclk_glb_2 => Net_554 ,
            dclk_2 => Net_554_local ,
            dclk_glb_3 => Net_849 ,
            dclk_3 => Net_849_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\Camera:I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \Camera:I2C:Net_1109_0\ ,
            sda_in => \Camera:I2C:Net_1109_1\ ,
            scl_out => \Camera:I2C:Net_643_0\ ,
            sda_out => \Camera:I2C:sda_x_wire\ ,
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL | \Camera:VSYNC(0)\ | 
     |   2 |     * |      NONE |      RES_PULL_UP |            SW3(0) | FB(Net_404)
     |   4 |     * |      NONE |      RES_PULL_UP |            SW1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  \Camera:XCLK(0)\ | In(Net_373_local)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |  \Camera:SIOC(0)\ | FB(\Camera:I2C:Net_1109_0\), In(\Camera:I2C:Net_643_0\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |  \Camera:SIOD(0)\ | FB(\Camera:I2C:Net_1109_1\), In(\Camera:I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |              D(0) | FB(Net_190_0), In(Net_361_0), OE(tmpOE__D_net_7)
     |   1 |     * |      NONE |         CMOS_OUT |              D(1) | FB(Net_190_1), In(Net_361_1), OE(tmpOE__D_net_7)
     |   2 |     * |      NONE |         CMOS_OUT |              D(2) | FB(Net_190_2), In(Net_361_2), OE(tmpOE__D_net_7)
     |   3 |     * |      NONE |         CMOS_OUT |              D(3) | FB(Net_190_3), In(Net_361_3), OE(tmpOE__D_net_7)
     |   4 |     * |      NONE |         CMOS_OUT |              D(4) | FB(Net_190_4), In(Net_361_4), OE(tmpOE__D_net_7)
     |   5 |     * |      NONE |         CMOS_OUT |              D(5) | FB(Net_190_5), In(Net_361_5), OE(tmpOE__D_net_7)
     |   6 |     * |      NONE |         CMOS_OUT |              D(6) | FB(Net_190_6), In(Net_361_6), OE(tmpOE__D_net_7)
     |   7 |     * |      NONE |         CMOS_OUT |              D(7) | FB(Net_190_7), In(Net_361_7), OE(tmpOE__D_net_7)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
   3 |   2 |     * |      NONE |         CMOS_OUT |            RST(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         LCD_WR(0) | In(Net_392)
     |   6 |     * |      NONE |         CMOS_OUT |         LCD_RD(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         LCD_RS(0) | In(Net_393)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |          Pin_3(0) | In(Net_979)
     |   4 |     * |      NONE |         CMOS_OUT |          Pin_2(0) | In(Net_598)
     |   5 |     * |      NONE |         CMOS_OUT |          Pin_1(0) | In(Net_584)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |             CS(0) | FB(Net_323_0)
     |   1 |     * |      NONE |         CMOS_OUT |             CS(1) | FB(Net_323_1)
     |   2 |     * |      NONE |         CMOS_OUT |             CS(2) | FB(Net_323_2)
     |   3 |     * |      NONE |         CMOS_OUT |             CS(3) | FB(Net_323_3)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  \Camera:PCLK(0)\ | FB(\Camera:Net_42\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           HREF(0) | FB(Net_391)
--------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.011ms
Digital Placement phase: Elapsed time ==> 4s.106ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.385ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.633ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.113ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Display_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "\Camera:PCLK(0)_PAD\". See the timing report for details. (File=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display_timing.html)
Warning: sta.M0021: Display_timing.html: Warning-1350: Asynchronous path(s) exist from "LCD_CLK" to "\Camera:PCLK(0)_PAD\". See the timing report for details. (File=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display_timing.html)
Warning: sta.M0019: Display_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display_timing.html)
Timing report is in Display_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.569ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.702ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.423ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.578ms
API generation phase: Elapsed time ==> 6s.173ms
Dependency generation phase: Elapsed time ==> 0s.109ms
Cleanup phase: Elapsed time ==> 0s.006ms
