

================================================================
== Vivado HLS Report for 'my_filter_v12'
================================================================
* Date:           Fri Jan 15 10:17:08 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.741 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49170|    49170| 0.492 ms | 0.492 ms |  49170|  49170|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop_y_1_Loop_x_1  |    49168|    49168|        20|          3|          1|  16384|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|   1391|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|    1681|   3084|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    333|    -|
|Register         |        0|      -|    1225|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    2906|   4904|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       2|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |DEBLUR_dadd_64ns_bkb_U3  |DEBLUR_dadd_64ns_bkb  |        0|      3|  445|  1149|    0|
    |DEBLUR_sitodp_32sdEe_U6  |DEBLUR_sitodp_32sdEe  |        0|      0|  412|   645|    0|
    |DEBLUR_uitodp_32ncud_U4  |DEBLUR_uitodp_32ncud  |        0|      0|  412|   645|    0|
    |DEBLUR_uitodp_32ncud_U5  |DEBLUR_uitodp_32ncud  |        0|      0|  412|   645|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                    |                      |        0|      3| 1681|  3084|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |DEBLUR_mac_mulsubeOg_U7  |DEBLUR_mac_mulsubeOg  | i0 - i1 * i2 |
    |DEBLUR_mac_mulsubeOg_U8  |DEBLUR_mac_mulsubeOg  | i0 - i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |ret_V_1_fu_712_p2          |     *    |      0|  0|   51|           9|           8|
    |ret_V_6_fu_625_p2          |     *    |      0|  0|   51|           9|           8|
    |add_ln214_1_fu_554_p2      |     +    |      0|  0|    8|           8|           8|
    |add_ln214_2_fu_760_p2      |     +    |      0|  0|    8|           8|           8|
    |add_ln214_3_fu_764_p2      |     +    |      0|  0|    8|           8|           8|
    |add_ln214_4_fu_689_p2      |     +    |      0|  0|    8|           8|           8|
    |add_ln214_5_fu_693_p2      |     +    |      0|  0|    8|           8|           8|
    |add_ln214_6_fu_774_p2      |     +    |      0|  0|    8|           8|           8|
    |add_ln214_7_fu_770_p2      |     +    |      0|  0|    8|           8|           8|
    |add_ln214_fu_672_p2        |     +    |      0|  0|    8|           8|           8|
    |add_ln215_1_fu_485_p2      |     +    |      0|  0|   23|          16|          16|
    |add_ln215_2_fu_497_p2      |     +    |      0|  0|   23|          16|          16|
    |add_ln215_3_fu_516_p2      |     +    |      0|  0|   23|          16|          16|
    |add_ln215_4_fu_527_p2      |     +    |      0|  0|   23|          16|          16|
    |add_ln215_5_fu_569_p2      |     +    |      0|  0|   23|          16|          16|
    |add_ln215_fu_466_p2        |     +    |      0|  0|   23|          16|          16|
    |add_ln68_fu_364_p2         |     +    |      0|  0|   21|          15|           1|
    |add_ln73_fu_444_p2         |     +    |      0|  0|   15|           8|           8|
    |add_ln74_1_fu_384_p2       |     +    |      0|  0|   15|           1|           8|
    |add_ln74_fu_410_p2         |     +    |      0|  0|   15|           2|           8|
    |add_ln75_fu_560_p2         |     +    |      0|  0|   15|           2|           8|
    |x_fu_507_p2                |     +    |      0|  0|   15|           1|           8|
    |ret_V_2_fu_609_p2          |     -    |      0|  0|   15|           9|           9|
    |ret_V_5_fu_540_p2          |     -    |      0|  0|   15|           9|           9|
    |ret_V_7_fu_634_p2          |     -    |      0|  0|   15|           9|           9|
    |ret_V_fu_594_p2            |     -    |      0|  0|   15|           9|           9|
    |sh_amt_1_fu_1082_p2        |     -    |      0|  0|   12|           1|          12|
    |sh_amt_2_fu_856_p2         |     -    |      0|  0|   12|          11|          12|
    |sh_amt_3_fu_970_p2         |     -    |      0|  0|   12|           1|          12|
    |sh_amt_fu_926_p2           |     -    |      0|  0|   12|          11|          12|
    |sub_ln1353_1_fu_550_p2     |     -    |      0|  0|    8|           8|           8|
    |sub_ln1353_2_fu_699_p2     |     -    |      0|  0|    8|           8|           8|
    |sub_ln1353_3_fu_704_p2     |     -    |      0|  0|    8|           8|           8|
    |sub_ln1353_fu_668_p2       |     -    |      0|  0|    8|           8|           8|
    |sub_ln214_1_fu_584_p2      |     -    |      0|  0|   15|           8|           8|
    |sub_ln214_fu_683_p2        |     -    |      0|  0|   15|           8|           8|
    |sub_ln461_1_fu_1229_p2     |     -    |      0|  0|   15|           1|           8|
    |sub_ln461_fu_1307_p2       |     -    |      0|  0|   15|           1|           8|
    |and_ln330_1_fu_1217_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln330_fu_1295_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln332_1_fu_1019_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln332_fu_1131_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln333_1_fu_1278_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln333_2_fu_1024_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln333_3_fu_1200_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln333_fu_1136_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln343_1_fu_1047_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln343_fu_1159_p2       |    and   |      0|  0|    2|           1|           1|
    |icmp_ln326_1_fu_850_p2     |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln326_fu_920_p2       |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln330_1_fu_862_p2     |   icmp   |      0|  0|   13|          11|          11|
    |icmp_ln330_fu_932_p2       |   icmp   |      0|  0|   13|          11|          11|
    |icmp_ln332_1_fu_868_p2     |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln332_fu_938_p2       |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln333_1_fu_874_p2     |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln333_fu_944_p2       |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln343_1_fu_989_p2     |   icmp   |      0|  0|   11|           8|           1|
    |icmp_ln343_fu_1101_p2      |   icmp   |      0|  0|   11|           8|           1|
    |icmp_ln68_fu_358_p2        |   icmp   |      0|  0|   13|          15|          16|
    |icmp_ln70_fu_370_p2        |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln895_1_fu_662_p2     |   icmp   |      0|  0|   11|           7|           1|
    |icmp_ln895_2_fu_794_p2     |   icmp   |      0|  0|   11|           7|           1|
    |icmp_ln895_3_fu_754_p2     |   icmp   |      0|  0|   11|           7|           1|
    |icmp_ln895_4_fu_810_p2     |   icmp   |      0|  0|   11|           7|           1|
    |icmp_ln895_5_fu_1330_p2    |   icmp   |      0|  0|   11|           7|           1|
    |icmp_ln895_6_fu_1252_p2    |   icmp   |      0|  0|   11|           7|           1|
    |icmp_ln895_fu_738_p2       |   icmp   |      0|  0|   11|           7|           1|
    |lshr_ln334_1_fu_999_p2     |   lshr   |      0|  0|  160|          53|          53|
    |lshr_ln334_fu_1111_p2      |   lshr   |      0|  0|  160|          53|          53|
    |or_ln330_1_fu_880_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln330_fu_950_p2         |    or    |      0|  0|    2|           1|           1|
    |or_ln332_1_fu_1037_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln332_fu_1149_p2        |    or    |      0|  0|    2|           1|           1|
    |select_ln326_1_fu_1061_p3  |  select  |      0|  0|    8|           1|           1|
    |select_ln326_fu_1173_p3    |  select  |      0|  0|    8|           1|           1|
    |select_ln330_1_fu_1222_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln330_fu_1300_p3    |  select  |      0|  0|    8|           1|           8|
    |select_ln333_1_fu_1283_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln333_2_fu_1029_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln333_3_fu_1205_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln333_fu_1141_p3    |  select  |      0|  0|    8|           1|           8|
    |select_ln336_1_fu_1187_p3  |  select  |      0|  0|    2|           1|           2|
    |select_ln336_fu_1265_p3    |  select  |      0|  0|    2|           1|           2|
    |select_ln343_1_fu_1053_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln343_fu_1165_p3    |  select  |      0|  0|    8|           1|           8|
    |select_ln351_1_fu_1235_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln351_fu_1313_p3    |  select  |      0|  0|    8|           1|           8|
    |select_ln73_1_fu_390_p3    |  select  |      0|  0|    8|           1|           8|
    |select_ln73_2_fu_416_p3    |  select  |      0|  0|    8|           1|           8|
    |select_ln73_3_fu_436_p3    |  select  |      0|  0|    2|           1|           2|
    |select_ln73_fu_376_p3      |  select  |      0|  0|    8|           1|           1|
    |shl_ln345_1_fu_1009_p2     |    shl   |      0|  0|   19|           8|           8|
    |shl_ln345_fu_1121_p2       |    shl   |      0|  0|   19|           8|           8|
    |ap_enable_pp0              |    xor   |      0|  0|    2|           1|           2|
    |xor_ln326_1_fu_1212_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln326_fu_1290_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln330_1_fu_1014_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln330_fu_1126_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln332_1_fu_1041_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln332_fu_1153_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln333_1_fu_1195_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln333_fu_1273_p2       |    xor   |      0|  0|    2|           1|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0| 1391|         764|         696|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |adjChImg_V_address0                      |  15|          3|   14|         42|
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter6                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_312_p4  |   9|          2|   15|         30|
    |ap_phi_mux_x_0_phi_fu_334_p4             |   9|          2|    8|         16|
    |ap_phi_mux_y_0_phi_fu_323_p4             |   9|          2|    8|         16|
    |f_V_address0                             |  21|          4|   14|         56|
    |f_V_address1                             |  21|          4|   14|         56|
    |g1_V_address0                            |  15|          3|   14|         42|
    |g2_V_address0                            |  15|          3|   14|         42|
    |g3_V_address0                            |  15|          3|   14|         42|
    |g3_V_d0                                  |  15|          3|    8|         24|
    |g4_V_address0                            |  15|          3|   14|         42|
    |g5_V_address0                            |  15|          3|   14|         42|
    |g5_V_d0                                  |  15|          3|    8|         24|
    |g6_V_address0                            |  15|          3|   14|         42|
    |g7_V_address0                            |  15|          3|   14|         42|
    |grp_fu_341_p0                            |  15|          3|   64|        192|
    |grp_fu_341_p1                            |  15|          3|   64|        192|
    |grp_fu_351_p0                            |  15|          3|   32|         96|
    |indvar_flatten_reg_308                   |   9|          2|   15|         30|
    |x_0_reg_330                              |   9|          2|    8|         16|
    |y_0_reg_319                              |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 333|         67|  380|       1108|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln215_2_reg_1392              |  16|   0|   16|          0|
    |add_ln215_4_reg_1462              |  16|   0|   16|          0|
    |add_ln68_reg_1355                 |  15|   0|   15|          0|
    |adjChImg_V_load_2_reg_1535        |   8|   0|    8|          0|
    |adjChImg_V_load_reg_1519          |   8|   0|    8|          0|
    |and_ln332_1_reg_1771              |   1|   0|    1|          0|
    |and_ln332_reg_1781                |   1|   0|    1|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |f_V_load_1_reg_1472               |   8|   0|    8|          0|
    |f_V_load_2_reg_1487               |   8|   0|    8|          0|
    |f_V_load_reg_1550                 |   8|   0|    8|          0|
    |g1_V_addr_reg_1407                |  14|   0|   14|          0|
    |g1_V_addr_reg_1407_pp0_iter1_reg  |  14|   0|   14|          0|
    |g1_V_load_reg_1482                |   8|   0|    8|          0|
    |g2_V_addr_reg_1413                |  14|   0|   14|          0|
    |g2_V_load_reg_1494                |   8|   0|    8|          0|
    |g3_V_addr_reg_1419                |  14|   0|   14|          0|
    |g3_V_addr_reg_1419_pp0_iter1_reg  |  14|   0|   14|          0|
    |g3_V_load_reg_1499                |   8|   0|    8|          0|
    |g4_V_addr_reg_1424                |  14|   0|   14|          0|
    |g4_V_addr_reg_1424_pp0_iter1_reg  |  14|   0|   14|          0|
    |g4_V_load_reg_1504                |   8|   0|    8|          0|
    |g5_V_addr_reg_1430                |  14|   0|   14|          0|
    |g5_V_addr_reg_1430_pp0_iter1_reg  |  14|   0|   14|          0|
    |g5_V_load_reg_1509                |   8|   0|    8|          0|
    |g6_V_addr_reg_1435                |  14|   0|   14|          0|
    |g6_V_load_reg_1525                |   8|   0|    8|          0|
    |g7_V_addr_reg_1441                |  14|   0|   14|          0|
    |g7_V_load_reg_1540                |   8|   0|    8|          0|
    |i_op_assign_1_reg_1657            |  64|   0|   64|          0|
    |i_op_assign_reg_1662              |  64|   0|   64|          0|
    |icmp_ln326_1_reg_1684             |   1|   0|    1|          0|
    |icmp_ln326_reg_1736               |   1|   0|    1|          0|
    |icmp_ln330_1_reg_1696             |   1|   0|    1|          0|
    |icmp_ln330_reg_1748               |   1|   0|    1|          0|
    |icmp_ln332_1_reg_1701             |   1|   0|    1|          0|
    |icmp_ln332_reg_1753               |   1|   0|    1|          0|
    |icmp_ln333_1_reg_1707             |   1|   0|    1|          0|
    |icmp_ln333_reg_1759               |   1|   0|    1|          0|
    |icmp_ln68_reg_1351                |   1|   0|    1|          0|
    |icmp_ln895_1_reg_1602             |   1|   0|    1|          0|
    |icmp_ln895_2_reg_1639             |   1|   0|    1|          0|
    |icmp_ln895_3_reg_1630             |   1|   0|    1|          0|
    |icmp_ln895_4_reg_1643             |   1|   0|    1|          0|
    |icmp_ln895_5_reg_1805             |   1|   0|    1|          0|
    |icmp_ln895_6_reg_1796             |   1|   0|    1|          0|
    |icmp_ln895_reg_1626               |   1|   0|    1|          0|
    |indvar_flatten_reg_308            |  15|   0|   15|          0|
    |lhs_V_1_reg_1572                  |   8|   0|   17|          9|
    |or_ln330_1_reg_1713               |   1|   0|    1|          0|
    |or_ln330_reg_1765                 |   1|   0|    1|          0|
    |p_Result_3_reg_1725               |   1|   0|    1|          0|
    |p_Result_5_reg_1673               |   1|   0|    1|          0|
    |reg_354                           |  64|   0|   64|          0|
    |reg_V_1_reg_1667                  |  64|   0|   64|          0|
    |reg_V_reg_1719                    |  64|   0|   64|          0|
    |ret_V_2_reg_1577                  |   9|   0|    9|          0|
    |ret_V_4_reg_1616                  |  18|   0|   18|          0|
    |ret_V_5_reg_1530                  |   9|   0|    9|          0|
    |ret_V_9_reg_1592                  |  18|   0|   18|          0|
    |ret_V_reg_1567                    |   9|   0|    9|          0|
    |rhs_V_3_reg_1582                  |   8|   0|   17|          9|
    |rhs_V_reg_1514                    |   8|   0|    9|          1|
    |select_ln326_1_reg_1776           |   8|   0|    8|          0|
    |select_ln326_reg_1786             |   8|   0|    8|          0|
    |select_ln351_1_reg_1791           |   8|   0|    8|          0|
    |select_ln351_reg_1800             |   8|   0|    8|          0|
    |select_ln73_1_reg_1366            |   8|   0|    8|          0|
    |select_ln73_reg_1360              |   8|   0|    8|          0|
    |sh_amt_2_reg_1690                 |  12|   0|   12|          0|
    |sh_amt_reg_1742                   |  12|   0|   12|          0|
    |sub_ln1353_3_reg_1611             |   8|   0|    8|          0|
    |sub_ln214_1_reg_1562              |   8|   0|    8|          0|
    |sub_ln214_reg_1606                |   8|   0|    8|          0|
    |tmp_1_reg_1647                    |  64|   0|   64|          0|
    |tmp_5_reg_1652                    |  64|   0|   64|          0|
    |trunc_ln331_1_reg_1678            |   8|   0|    8|          0|
    |trunc_ln331_reg_1730              |   8|   0|    8|          0|
    |x_0_reg_330                       |   8|   0|    8|          0|
    |x_reg_1452                        |   8|   0|    8|          0|
    |y_0_reg_319                       |   8|   0|    8|          0|
    |zext_ln73_reg_1377                |   8|   0|   16|          8|
    |zext_ln74_reg_1371                |   8|   0|   16|          8|
    |g6_V_addr_reg_1435                |  64|  32|   14|          0|
    |g7_V_addr_reg_1441                |  64|  32|   14|          0|
    |icmp_ln68_reg_1351                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1225|  96| 1097|         35|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | my_filter_v12 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | my_filter_v12 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | my_filter_v12 | return value |
|ap_done              | out |    1| ap_ctrl_hs | my_filter_v12 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | my_filter_v12 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | my_filter_v12 | return value |
|f_V_address0         | out |   14|  ap_memory |      f_V      |     array    |
|f_V_ce0              | out |    1|  ap_memory |      f_V      |     array    |
|f_V_q0               |  in |    8|  ap_memory |      f_V      |     array    |
|f_V_address1         | out |   14|  ap_memory |      f_V      |     array    |
|f_V_ce1              | out |    1|  ap_memory |      f_V      |     array    |
|f_V_q1               |  in |    8|  ap_memory |      f_V      |     array    |
|adjChImg_V_address0  | out |   14|  ap_memory |   adjChImg_V  |     array    |
|adjChImg_V_ce0       | out |    1|  ap_memory |   adjChImg_V  |     array    |
|adjChImg_V_q0        |  in |    8|  ap_memory |   adjChImg_V  |     array    |
|adjChImg_V_address1  | out |   14|  ap_memory |   adjChImg_V  |     array    |
|adjChImg_V_ce1       | out |    1|  ap_memory |   adjChImg_V  |     array    |
|adjChImg_V_q1        |  in |    8|  ap_memory |   adjChImg_V  |     array    |
|g1_V_address0        | out |   14|  ap_memory |      g1_V     |     array    |
|g1_V_ce0             | out |    1|  ap_memory |      g1_V     |     array    |
|g1_V_we0             | out |    1|  ap_memory |      g1_V     |     array    |
|g1_V_d0              | out |    8|  ap_memory |      g1_V     |     array    |
|g1_V_q0              |  in |    8|  ap_memory |      g1_V     |     array    |
|g1_V_address1        | out |   14|  ap_memory |      g1_V     |     array    |
|g1_V_ce1             | out |    1|  ap_memory |      g1_V     |     array    |
|g1_V_we1             | out |    1|  ap_memory |      g1_V     |     array    |
|g1_V_d1              | out |    8|  ap_memory |      g1_V     |     array    |
|g2_V_address0        | out |   14|  ap_memory |      g2_V     |     array    |
|g2_V_ce0             | out |    1|  ap_memory |      g2_V     |     array    |
|g2_V_we0             | out |    1|  ap_memory |      g2_V     |     array    |
|g2_V_d0              | out |    8|  ap_memory |      g2_V     |     array    |
|g2_V_q0              |  in |    8|  ap_memory |      g2_V     |     array    |
|g2_V_address1        | out |   14|  ap_memory |      g2_V     |     array    |
|g2_V_ce1             | out |    1|  ap_memory |      g2_V     |     array    |
|g2_V_we1             | out |    1|  ap_memory |      g2_V     |     array    |
|g2_V_d1              | out |    8|  ap_memory |      g2_V     |     array    |
|g3_V_address0        | out |   14|  ap_memory |      g3_V     |     array    |
|g3_V_ce0             | out |    1|  ap_memory |      g3_V     |     array    |
|g3_V_we0             | out |    1|  ap_memory |      g3_V     |     array    |
|g3_V_d0              | out |    8|  ap_memory |      g3_V     |     array    |
|g3_V_q0              |  in |    8|  ap_memory |      g3_V     |     array    |
|g4_V_address0        | out |   14|  ap_memory |      g4_V     |     array    |
|g4_V_ce0             | out |    1|  ap_memory |      g4_V     |     array    |
|g4_V_we0             | out |    1|  ap_memory |      g4_V     |     array    |
|g4_V_d0              | out |    8|  ap_memory |      g4_V     |     array    |
|g4_V_q0              |  in |    8|  ap_memory |      g4_V     |     array    |
|g4_V_address1        | out |   14|  ap_memory |      g4_V     |     array    |
|g4_V_ce1             | out |    1|  ap_memory |      g4_V     |     array    |
|g4_V_we1             | out |    1|  ap_memory |      g4_V     |     array    |
|g4_V_d1              | out |    8|  ap_memory |      g4_V     |     array    |
|g5_V_address0        | out |   14|  ap_memory |      g5_V     |     array    |
|g5_V_ce0             | out |    1|  ap_memory |      g5_V     |     array    |
|g5_V_we0             | out |    1|  ap_memory |      g5_V     |     array    |
|g5_V_d0              | out |    8|  ap_memory |      g5_V     |     array    |
|g5_V_q0              |  in |    8|  ap_memory |      g5_V     |     array    |
|g6_V_address0        | out |   14|  ap_memory |      g6_V     |     array    |
|g6_V_ce0             | out |    1|  ap_memory |      g6_V     |     array    |
|g6_V_we0             | out |    1|  ap_memory |      g6_V     |     array    |
|g6_V_d0              | out |    8|  ap_memory |      g6_V     |     array    |
|g6_V_q0              |  in |    8|  ap_memory |      g6_V     |     array    |
|g6_V_address1        | out |   14|  ap_memory |      g6_V     |     array    |
|g6_V_ce1             | out |    1|  ap_memory |      g6_V     |     array    |
|g6_V_we1             | out |    1|  ap_memory |      g6_V     |     array    |
|g6_V_d1              | out |    8|  ap_memory |      g6_V     |     array    |
|g7_V_address0        | out |   14|  ap_memory |      g7_V     |     array    |
|g7_V_ce0             | out |    1|  ap_memory |      g7_V     |     array    |
|g7_V_we0             | out |    1|  ap_memory |      g7_V     |     array    |
|g7_V_d0              | out |    8|  ap_memory |      g7_V     |     array    |
|g7_V_q0              |  in |    8|  ap_memory |      g7_V     |     array    |
|g7_V_address1        | out |   14|  ap_memory |      g7_V     |     array    |
|g7_V_ce1             | out |    1|  ap_memory |      g7_V     |     array    |
|g7_V_we1             | out |    1|  ap_memory |      g7_V     |     array    |
|g7_V_d1              | out |    8|  ap_memory |      g7_V     |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

