INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.sim/sim_1/impl/func/xsim/SimMain_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XADCdemo
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sim_1/new/SimMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimMain
