{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671199326752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671199326752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 21:02:06 2022 " "Processing started: Fri Dec 16 21:02:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671199326752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199326752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9_and_Lab10 -c Lab9_and_Lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9_and_Lab10 -c Lab9_and_Lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199326752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671199326888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671199326888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671199331514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9Part1 " "Found entity 1: Lab9Part1" {  } { { "Lab9Part1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671199331514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671199331515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671199331516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671199331517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671199331518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9Part1 " "Elaborating entity \"Lab9Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671199331531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:inst " "Elaborating entity \"proc\" for hierarchy \"proc:inst\"" {  } { { "Lab9Part1.bdf" "inst" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { { 176 448 648 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671199331537 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(48) " "Verilog HDL Case Statement warning at proc.v(48): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671199331538 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(77) " "Verilog HDL Case Statement warning at proc.v(77): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 77 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671199331538 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(93) " "Verilog HDL Case Statement warning at proc.v(93): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671199331538 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc.v(136) " "Verilog HDL Always Construct warning at proc.v(136): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc.v(137) " "Verilog HDL Always Construct warning at proc.v(137): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc.v(138) " "Verilog HDL Always Construct warning at proc.v(138): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc.v(139) " "Verilog HDL Always Construct warning at proc.v(139): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc.v(140) " "Verilog HDL Always Construct warning at proc.v(140): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc.v(141) " "Verilog HDL Always Construct warning at proc.v(141): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc.v(142) " "Verilog HDL Always Construct warning at proc.v(142): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc.v(143) " "Verilog HDL Always Construct warning at proc.v(143): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc.v(144) " "Verilog HDL Always Construct warning at proc.v(144): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc.v(145) " "Verilog HDL Always Construct warning at proc.v(145): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(135) " "Verilog HDL Case Statement warning at proc.v(135): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 135 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(135) " "Verilog HDL Case Statement information at proc.v(135): all case item expressions in this case statement are onehot" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires proc.v(129) " "Verilog HDL Always Construct warning at proc.v(129): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671199331539 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] proc.v(129) " "Inferred latch for \"BusWires\[0\]\" at proc.v(129)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331540 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] proc.v(129) " "Inferred latch for \"BusWires\[1\]\" at proc.v(129)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331540 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] proc.v(129) " "Inferred latch for \"BusWires\[2\]\" at proc.v(129)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331540 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] proc.v(129) " "Inferred latch for \"BusWires\[3\]\" at proc.v(129)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331540 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] proc.v(129) " "Inferred latch for \"BusWires\[4\]\" at proc.v(129)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331540 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] proc.v(129) " "Inferred latch for \"BusWires\[5\]\" at proc.v(129)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331540 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] proc.v(129) " "Inferred latch for \"BusWires\[6\]\" at proc.v(129)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331540 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] proc.v(129) " "Inferred latch for \"BusWires\[7\]\" at proc.v(129)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331541 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] proc.v(129) " "Inferred latch for \"BusWires\[8\]\" at proc.v(129)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331541 "|Lab9Part1|proc:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount proc:inst\|upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"proc:inst\|upcount:Tstep\"" {  } { { "proc.v" "Tstep" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671199331546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:inst\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:inst\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671199331550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:inst\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:inst\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671199331553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub proc:inst\|addsub:AS " "Elaborating entity \"addsub\" for hierarchy \"proc:inst\|addsub:AS\"" {  } { { "proc.v" "AS" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671199331562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub.v" "LPM_ADD_SUB_component" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671199331592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671199331598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671199331598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671199331598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671199331598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671199331598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671199331598 ""}  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671199331598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqg " "Found entity 1: add_sub_oqg" {  } { { "db/add_sub_oqg.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/db/add_sub_oqg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671199331621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199331621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqg proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_oqg:auto_generated " "Elaborating entity \"add_sub_oqg\" for hierarchy \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_oqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671199331621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWires\[8\] " "Latch proc:inst\|BusWires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:inst\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671199331874 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671199331874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWires\[7\] " "Latch proc:inst\|BusWires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:inst\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671199331874 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671199331874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWires\[6\] " "Latch proc:inst\|BusWires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:inst\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671199331874 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671199331874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWires\[5\] " "Latch proc:inst\|BusWires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:inst\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671199331874 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671199331874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWires\[4\] " "Latch proc:inst\|BusWires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:inst\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671199331874 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671199331874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWires\[3\] " "Latch proc:inst\|BusWires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:inst\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671199331874 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671199331874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWires\[2\] " "Latch proc:inst\|BusWires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:inst\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671199331875 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671199331875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWires\[1\] " "Latch proc:inst\|BusWires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:inst\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671199331875 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671199331875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWires\[0\] " "Latch proc:inst\|BusWires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:inst\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671199331875 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671199331875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671199331941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671199332274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671199332274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "Lab9Part1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { { 248 280 448 264 "Run" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671199332298 "|Lab9Part1|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671199332298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671199332298 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671199332298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671199332298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671199332298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671199332306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 21:02:12 2022 " "Processing ended: Fri Dec 16 21:02:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671199332306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671199332306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671199332306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671199332306 ""}
