INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sim_1/imports/HDL Example 4.20 SYNCHRONIZER/Simulation_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_20
