22:26:36 **** Incremental Build of configuration Debug for project lab5_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 53057 D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/toplevel_lab5.xpfm standalone_ps7_cortexa9_0 D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5_system/Debug/system.bif
sdcard_gen --xpfm D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/toplevel_lab5.xpfm --sys_config toplevel_lab5 --bif D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5_system/Debug/system.bif --bitstream D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit --elf D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
Running C:/Xilinx/Vitis/2022.1/bin/bootgen  -image D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

22:26:41 Build Finished (took 5s.128ms)

