#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 14 19:39:19 2022
# Process ID: 327696
# Current directory: /home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip
# Command line: vivado -mode batch -source ProjectGeneration.tcl -notrace
# Log file: /home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip/vivado.log
# Journal file: /home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip/vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'axi_bram_mealy_x16_w_arm_c_counter_binary_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'axi_bram_mealy_x16_w_arm_c_counter_binary_v12_0_i0' to 'axi_bram_mealy_x16_w_arm_c_counter_binary_v12_0_i0' is not allowed and is ignored.
IP Repository Located at : /tools/Xilinx/Vivado/2020.2/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Adding File /home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip/ip_catalog/axi_bram_mealy_x16_w_arm.srcs/sources_1/ip/axi_bram_mealy_x16_w_arm_c_counter_binary_v12_0_i0/axi_bram_mealy_x16_w_arm_c_counter_binary_v12_0_i0.xci
Adding File /home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip/sysgen/axi_bram_mealy_x16_w_arm.xdc
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip/ip_catalog'.)
WARNING: [IP_Flow 19-4832] The IP name 'axi_bram_mealy_x16_w_arm_0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
0
WARNING: [BD 41-1753] The name 'axi_bram_mealy_x16_w_arm_bd' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Wrote  : </home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip/ip_catalog/axi_bram_mealy_x16_w_arm.srcs/sources_1/bd/axi_bram_mealy_x16_w_arm_bd/axi_bram_mealy_x16_w_arm_bd.bd> 
WARNING: [BD 41-1753] The name 'axi_bram_mealy_x16_w_arm_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /axi_bram_mealy_x16_w_arm_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /axi_bram_mealy_x16_w_arm_1/*'
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /axi_bram_mealy_x16_w_arm_1/*'
Wrote  : </home/adrian/simulink_2022/axi_bram_mealy_x16_w_arm_ip/ip_catalog/axi_bram_mealy_x16_w_arm.srcs/sources_1/bd/axi_bram_mealy_x16_w_arm_bd/axi_bram_mealy_x16_w_arm_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Tue Jun 14 19:39:37 2022...
