// Seed: 2710773536
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    output logic id_2
);
  initial id_2 = 1;
  wire id_4;
  genvar id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2 (
    output supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    output wor id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
