# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:45 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 03:50:45 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 03:50:46 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 350250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:47 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 03:53:47 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:53:48 on Nov 24,2019, Elapsed time: 0:03:02
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 03:53:48 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 350250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:11 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 03:57:11 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:57:12 on Nov 24,2019, Elapsed time: 0:03:24
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 03:57:12 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 350250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:00:08 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 04:00:08 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:00:09 on Nov 24,2019, Elapsed time: 0:02:57
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 04:00:09 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 350250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:13 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 04:07:13 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:07:14 on Nov 24,2019, Elapsed time: 0:07:05
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 04:07:14 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 350250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:16 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 04:10:16 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:10:16 on Nov 24,2019, Elapsed time: 0:03:02
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 04:10:16 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 350250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:12:58 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 04:12:58 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:12:59 on Nov 24,2019, Elapsed time: 0:02:43
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 04:12:59 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_BlBr.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:55 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 04:13:55 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:13:56 on Nov 24,2019, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 04:13:56 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:15:13 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 04:15:13 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:15:14 on Nov 24,2019, Elapsed time: 0:01:18
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 04:15:14 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test11_Sort.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 350250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:32 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 04:17:32 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:17:33 on Nov 24,2019, Elapsed time: 0:02:19
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelinedstim 
# Start time: 04:17:33 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8691 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 350250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
