rtl simulation : 
$ncverilog testfixture.v LBP.v +access+r

gata level simulation :
$dv -no_gui 
$source dc_syn.tcl
$ncverilog ncverilog testfixture.v LBP_syn.v -v tsmc13_neg.v +access+r +define+SDF

Final Result (in LBP_syn.qor)
Area : 5703 
Clock Cycle : 12 ns 
Execution Time : 1905204 NS
Score : 5703*1905204 = 1.08E+10 < 1.2E+12 (Rank A)