module example(C, A, B);
    input A, B;
    output C;
    
    wire BNot, BOr;
    
    not not1 (BNot, B);
    or or1 (BOr, BNot, B);
    or or2 (C, BOr, A);
    
endmodule

module main;
    reg A,B;
    wire S,C;
    
    example example1 (C, A, B);
    
    initial 
        begin 
            A = 1;
            B = 1;
            # 5
            $display("C = ", C);
        end
endmodule