

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110'
================================================================
* Date:           Mon Oct 13 17:12:31 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_1  |        ?|        ?|         6|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    315|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    105|    -|
|Register         |        -|    -|     194|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     194|    420|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln135_fu_137_p2          |         +|   0|  0|  38|          31|           1|
    |add_ln137_fu_147_p2          |         +|   0|  0|  24|          17|          17|
    |add_ln139_fu_163_p2          |         +|   0|  0|  24|          17|          17|
    |add_ln144_fu_172_p2          |         +|   0|  0|  24|          17|          17|
    |sub_ln141_fu_200_p2          |         -|   0|  0|  40|           1|          33|
    |and_ln141_fu_186_p2          |       and|   0|  0|   2|           1|           1|
    |grp_fu_113_p2                |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln135_fu_131_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln141_1_fu_209_p2       |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln141_fu_181_p2         |      icmp|   0|  0|  39|          32|          32|
    |ap_predicate_pred177_state5  |        or|   0|  0|   2|           1|           1|
    |or_ln141_fu_191_p2           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 315|         216|         188|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_e_address0_local       |  17|          4|   17|         68|
    |M_e_address1_local       |  13|          3|   17|         51|
    |M_e_d0_local             |  13|          3|   32|         96|
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c       |   9|          2|   31|         62|
    |c_2_fu_40                |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         24|  132|        349|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |M_e_addr_5_reg_252              |  17|   0|   17|          0|
    |M_e_addr_7_reg_258              |  17|   0|   17|          0|
    |M_e_addr_reg_264                |  17|   0|   17|          0|
    |M_e_addr_reg_264_pp0_iter1_reg  |  17|   0|   17|          0|
    |and_ln141_reg_284               |   1|   0|    1|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_predicate_pred177_state5     |   1|   0|    1|          0|
    |ap_predicate_pred177_state6     |   1|   0|    1|          0|
    |c_2_fu_40                       |  31|   0|   31|          0|
    |e1_reg_269                      |  32|   0|   32|          0|
    |e1_reg_269_pp0_iter1_reg        |  32|   0|   32|          0|
    |icmp_ln135_reg_242              |   1|   0|    1|          0|
    |icmp_ln138_reg_276              |   1|   0|    1|          0|
    |icmp_ln140_reg_280              |   1|   0|    1|          0|
    |icmp_ln141_1_reg_292            |   1|   0|    1|          0|
    |or_ln141_reg_288                |   1|   0|    1|          0|
    |trunc_ln137_reg_246             |  17|   0|   17|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 194|   0|  194|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|new_col_3     |   in|   32|     ap_none|                                                       new_col_3|        scalar|
|mul_ln132     |   in|   17|     ap_none|                                                       mul_ln132|        scalar|
|M_e_address0  |  out|   17|   ap_memory|                                                             M_e|         array|
|M_e_ce0       |  out|    1|   ap_memory|                                                             M_e|         array|
|M_e_we0       |  out|    1|   ap_memory|                                                             M_e|         array|
|M_e_d0        |  out|   32|   ap_memory|                                                             M_e|         array|
|M_e_address1  |  out|   17|   ap_memory|                                                             M_e|         array|
|M_e_ce1       |  out|    1|   ap_memory|                                                             M_e|         array|
|M_e_q1        |   in|   32|   ap_memory|                                                             M_e|         array|
|mul_ln133     |   in|   17|     ap_none|                                                       mul_ln133|        scalar|
|mul_ln144     |   in|   17|     ap_none|                                                       mul_ln144|        scalar|
|icmp_ln133    |   in|    1|     ap_none|                                                      icmp_ln133|        scalar|
|cmp34_i_i     |   in|    1|     ap_none|                                                       cmp34_i_i|        scalar|
+--------------+-----+-----+------------+----------------------------------------------------------------+--------------+

