

Implementation tool: Xilinx Vivado v.2018.2
Project:             vivado_hls_long_div
Solution:            div4
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 15:52:36 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           65
LUT:            161
FF:             128
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    1.000
CP achieved post-synthesis:    1.443
CP achieved post-implementation:    1.205
Timing not met
