[{"DBLP title": "Automatic design of application-specific reconfigurable processor extensions with UPaK synthesis kernel.", "DBLP authors": ["Christophe Wolinski", "Krzysztof Kuchcinski", "Erwan Raffin"], "year": 2009, "MAG papers": [{"PaperId": 2115179770, "PaperTitle": "automatic design of application specific reconfigurable processor extensions with upak synthesis kernel", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of rennes": 1.0}}], "source": "ES"}, {"DBLP title": "Autonomous hardware/software partitioning and voltage/frequency scaling for low-power embedded systems.", "DBLP authors": ["Jingqing Mu", "Roman L. Lysecky"], "year": 2009, "MAG papers": [{"PaperId": 2040224440, "PaperTitle": "autonomous hardware software partitioning and voltage frequency scaling for low power embedded systems", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Performance-constrained voltage assignment in multiple supply voltage SoC floorplanning.", "DBLP authors": ["Meng-Chen Wu", "Ming-Ching Lu", "Hung-Ming Chen", "Jing-Yang Jou"], "year": 2009, "MAG papers": [{"PaperId": 2060898124, "PaperTitle": "performance constrained voltage assignment in multiple supply voltage soc floorplanning", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Minimizing leakage power of sequential circuits through mixed-Vt flip-flops and multi-Vt combinational gates.", "DBLP authors": ["Jaehyun Kim", "Chungki Oh", "Youngsoo Shin"], "year": 2009, "MAG papers": [{"PaperId": 2015762672, "PaperTitle": "minimizing leakage power of sequential circuits through mixed vt flip flops and multi vt combinational gates", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 2.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "Circuit optimization techniques to mitigate the effects of soft errors in combinational logic.", "DBLP authors": ["Rajeev R. Rao", "Vivek Joshi", "David T. Blaauw", "Dennis Sylvester"], "year": 2009, "MAG papers": [{"PaperId": 1999018339, "PaperTitle": "circuit optimization techniques to mitigate the effects of soft errors in combinational logic", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of michigan": 3.0, "magma design automation": 1.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers.", "DBLP authors": ["Li-Pin Chang", "Chun-Da Du"], "year": 2009, "MAG papers": [{"PaperId": 2007962663, "PaperTitle": "design and implementation of an efficient wear leveling algorithm for solid state disk microcontrollers", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 82, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Using stuck-at tests to form scan-based tests for transition faults in standard-scan circuits.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2009, "MAG papers": [{"PaperId": 2032515107, "PaperTitle": "using stuck at tests to form scan based tests for transition faults in standard scan circuits", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of iowa": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Spatial locality exploitation for runtime reordering of JPEG2000 wavelet data layouts.", "DBLP authors": ["Bert Geelen", "Vissarion Ferentinos", "Francky Catthoor", "Gauthier Lafruit", "Diederik Verkest", "Rudy Lauwereins", "Thanos Stouraitis"], "year": 2009, "MAG papers": [{"PaperId": 2051939192, "PaperTitle": "spatial locality exploitation for runtime reordering of jpeg2000 wavelet data layouts", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"katholieke universiteit leuven": 6.0, "university of patras": 1.0}}], "source": "ES"}, {"DBLP title": "SystemCoDesigner - an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications.", "DBLP authors": ["Joachim Keinert", "Martin Streub\u00fchr", "Thomas Schlichter", "Joachim Falk", "Jens Gladigau", "Christian Haubelt", "J\u00fcrgen Teich", "Michael Meredith"], "year": 2009, "MAG papers": [{"PaperId": 2064115172, "PaperTitle": "systemcodesigner an automatic esl synthesis approach by design space exploration and behavioral synthesis for streaming applications", "Year": 2009, "CitationCount": 216, "EstimatedCitation": 233, "Affiliations": {"university of erlangen nuremberg": 7.0, "forte design systems": 1.0}}], "source": "ES"}, {"DBLP title": "CoMPSoC: A template for composable and predictable multi-processor system on chips.", "DBLP authors": ["Andreas Hansson", "Kees Goossens", "Marco Bekooij", "Jos Huisken"], "year": 2009, "MAG papers": [{"PaperId": 2069195425, "PaperTitle": "compsoc a template for composable and predictable multi processor system on chips", "Year": 2009, "CitationCount": 158, "EstimatedCitation": 249, "Affiliations": {"eindhoven university of technology": 1.0, "delft university of technology": 1.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "System-scenario-based design of dynamic embedded systems.", "DBLP authors": ["Stefan Valentin Gheorghita", "Martin Palkovic", "Juan Hamers", "Arnout Vandecappelle", "Stelios Mamagkakis", "Twan Basten", "Lieven Eeckhout", "Henk Corporaal", "Francky Catthoor", "Frederik Vandeputte", "Koen De Bosschere"], "year": 2009, "MAG papers": [{"PaperId": 2112281596, "PaperTitle": "system scenario based design of dynamic embedded systems", "Year": 2009, "CitationCount": 151, "EstimatedCitation": 204, "Affiliations": {"eindhoven university of technology": 5.0, "ghent university": 2.0, "imec": 4.0}}], "source": "ES"}, {"DBLP title": "SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects.", "DBLP authors": ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "year": 2009, "MAG papers": [{"PaperId": 2158004857, "PaperTitle": "soc test architecture optimization for the testing of embedded cores and signal integrity faults on core external interconnects", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"duke university": 1.0, "the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "A gateway node with duty-cycled radio and processing subsystems for wireless sensor networks.", "DBLP authors": ["Zhong-Yi Jin", "Curt Schurgers", "Rajesh K. Gupta"], "year": 2009, "MAG papers": [{"PaperId": 1964156804, "PaperTitle": "a gateway node with duty cycled radio and processing subsystems for wireless sensor networks", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "An energy-efficient I/O request mechanism for multi-bank flash-memory storage systems.", "DBLP authors": ["Chin-Hsien Wu"], "year": 2009, "MAG papers": [{"PaperId": 2053270857, "PaperTitle": "an energy efficient i o request mechanism for multi bank flash memory storage systems", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "A design automation and power estimation flow for RFID systems.", "DBLP authors": ["Swapna R. Dontharaju", "Shen Chih Tung", "James T. Cain", "Leonid Mats", "Marlin H. Mickle", "Alex K. Jones"], "year": 2009, "MAG papers": [{"PaperId": 2049776769, "PaperTitle": "a design automation and power estimation flow for rfid systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of pittsburgh": 6.0}}], "source": "ES"}, {"DBLP title": "Provably efficient algorithms for resolving temporal and spatial difference constraint violations.", "DBLP authors": ["Ali Dasdan"], "year": 2009, "MAG papers": [{"PaperId": 2019162551, "PaperTitle": "provably efficient algorithms for resolving temporal and spatial difference constraint violations", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design intent coverage revisited.", "DBLP authors": ["Arnab Sinha", "Pallab Dasgupta", "Bhaskar Pal", "Sayantan Das", "Prasenjit Basu", "P. P. Chakrabarti"], "year": 2009, "MAG papers": [{"PaperId": 1973637973, "PaperTitle": "design intent coverage revisited", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"indian institute of technology kharagpur": 6.0}}], "source": "ES"}, {"DBLP title": "Model checking sequential software programs via mixed symbolic analysis.", "DBLP authors": ["Zijiang Yang", "Chao Wang", "Aarti Gupta", "Franjo Ivancic"], "year": 2009, "MAG papers": [{"PaperId": 2056798016, "PaperTitle": "model checking sequential software programs via mixed symbolic analysis", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"western michigan university": 1.0}}], "source": "ES"}, {"DBLP title": "Interconnect customization for a hardware fabric.", "DBLP authors": ["Gayatri Mehta", "Justin Stander", "Mustafa Baz", "Brady Hunsaker", "Alex K. Jones"], "year": 2009, "MAG papers": [{"PaperId": 1969025107, "PaperTitle": "interconnect customization for a hardware fabric", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of pittsburgh": 5.0}}], "source": "ES"}, {"DBLP title": "Congestion prediction in early stages of physical design.", "DBLP authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young", "Jingwei Lu"], "year": 2009, "MAG papers": [{"PaperId": 1967402431, "PaperTitle": "congestion prediction in early stages of physical design", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"hong kong polytechnic university": 2.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Energy and switch area optimizations for FPGA global routing architectures.", "DBLP authors": ["Yi Zhu", "Yuanfang Hu", "Michael B. Taylor", "Chung-Kuan Cheng"], "year": 2009, "MAG papers": [{"PaperId": 2094175805, "PaperTitle": "energy and switch area optimizations for fpga global routing architectures", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Opposite-phase register switching for peak current minimization.", "DBLP authors": ["Shih-Hsu Huang", "Chia-Ming Chang", "Yow-Tyng Nieh"], "year": 2009, "MAG papers": [{"PaperId": 2062318551, "PaperTitle": "opposite phase register switching for peak current minimization", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chung yuan christian university": 2.0, "industrial technology research institute": 1.0}}], "source": "ES"}, {"DBLP title": "Straightforward construction of depth-size optimal, parallel prefix circuits with fan-out 2.", "DBLP authors": ["Yen-Chun Lin", "Li-Ling Hung"], "year": 2009, "MAG papers": [{"PaperId": 2043169655, "PaperTitle": "straightforward construction of depth size optimal parallel prefix circuits with fan out 2", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Lens aberration aware placement for timing yield.", "DBLP authors": ["Andrew B. Kahng", "Chul-Hong Park", "Puneet Sharma", "Qinke Wang"], "year": 2009, "MAG papers": [{"PaperId": 2064201511, "PaperTitle": "lens aberration aware placement for timing yield", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"freescale semiconductor": 1.0, "university of california san diego": 2.0, "magma design automation": 1.0}}], "source": "ES"}, {"DBLP title": "A 252Kgates/4.9Kbytes SRAM/71mW multistandard video decoder for high definition video applications.", "DBLP authors": ["Chih-Da Chien", "Cheng-An Chien", "Jui-Chin Chu", "Jiun-In Guo", "Ching-Hwa Cheng"], "year": 2009, "MAG papers": [{"PaperId": 2081076472, "PaperTitle": "a 252kgates 4 9kbytes sram 71mw multistandard video decoder for high definition video applications", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chung cheng university": 4.0, "feng chia university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS.", "DBLP authors": ["Pedro Reviriego", "Juan Antonio Maestro"], "year": 2009, "MAG papers": [{"PaperId": 2050320264, "PaperTitle": "efficient error detection codes for multiple bit upset correction in srams with bics", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Provably correct on-chip communication: A formal approach to automatic protocol converter synthesis.", "DBLP authors": ["Karin Avnit", "Vijay D'Silva", "Arcot Sowmya", "S. Ramesh", "Sri Parameswaran"], "year": 2009, "MAG papers": [{"PaperId": 2132928765, "PaperTitle": "provably correct on chip communication a formal approach to automatic protocol converter synthesis", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of oxford": 1.0, "university of new south wales": 3.0}}], "source": "ES"}, {"DBLP title": "System-level PVT variation-aware power exploration of on-chip communication architectures.", "DBLP authors": ["Sudeep Pasricha", "Young-Hwan Park", "Nikil D. Dutt", "Fadi J. Kurdahi"], "year": 2009, "MAG papers": [{"PaperId": 2141089164, "PaperTitle": "system level pvt variation aware power exploration of on chip communication architectures", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california irvine": 3.0, "colorado state university": 1.0}}], "source": "ES"}, {"DBLP title": "Instrumenting AMS assertion verification on commercial platforms.", "DBLP authors": ["Rajdeep Mukhopadhyay", "Subrat Kumar Panda", "Pallab Dasgupta", "John Gough"], "year": 2009, "MAG papers": [{"PaperId": 2051874670, "PaperTitle": "instrumenting ams assertion verification on commercial platforms", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"indian institute of technology kharagpur": 3.0, "national semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Trade-offs in loop transformations.", "DBLP authors": ["Martin Palkovic", "Francky Catthoor", "Henk Corporaal"], "year": 2009, "MAG papers": [{"PaperId": 2050199238, "PaperTitle": "trade offs in loop transformations", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"katholieke universiteit leuven": 2.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A cosimulation methodology for HW/SW validation and performance estimation.", "DBLP authors": ["Franco Fummi", "Mirko Loghi", "Massimo Poncino", "Graziano Pravadelli"], "year": 2009, "MAG papers": [{"PaperId": 2032085587, "PaperTitle": "a cosimulation methodology for hw sw validation and performance estimation", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of verona": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic security domain scaling on embedded symmetric multiprocessors.", "DBLP authors": ["Hiroaki Inoue", "Tsuyoshi Abe", "Kazuhisa Ishizaka", "Junji Sakai", "Masato Edahiro"], "year": 2009, "MAG papers": [{"PaperId": 2081506245, "PaperTitle": "dynamic security domain scaling on embedded symmetric multiprocessors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nec": 5.0}}], "source": "ES"}, {"DBLP title": "Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems.", "DBLP authors": ["Meikang Qiu", "Edwin Hsing-Mean Sha"], "year": 2009, "MAG papers": [{"PaperId": 1969550765, "PaperTitle": "cost minimization while satisfying hard soft timing constraints for heterogeneous embedded systems", "Year": 2009, "CitationCount": 190, "EstimatedCitation": 252, "Affiliations": {"university of texas at dallas": 1.0, "university of new orleans": 1.0}}], "source": "ES"}, {"DBLP title": "Temperature-aware register reallocation for register file power-density minimization.", "DBLP authors": ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "year": 2009, "MAG papers": [{"PaperId": 2044774393, "PaperTitle": "temperature aware register reallocation for register file power density minimization", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing fault dictionary size for million-gate large circuits.", "DBLP authors": ["Yu-Ru Hong", "Juinn-Dar Huang"], "year": 2009, "MAG papers": [{"PaperId": 2080655584, "PaperTitle": "reducing fault dictionary size for million gate large circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 1.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient partial scan cell gating for low-power scan-based testing.", "DBLP authors": ["Xrysovalantis Kavousianos", "Dimitris Bakalis", "Dimitris Nikolos"], "year": 2009, "MAG papers": [{"PaperId": 1987649265, "PaperTitle": "efficient partial scan cell gating for low power scan based testing", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of patras": 2.0, "university of ioannina": 1.0}}], "source": "ES"}, {"DBLP title": "Battery voltage modeling for portable systems.", "DBLP authors": ["Daler N. Rakhmatov"], "year": 2009, "MAG papers": [{"PaperId": 2086633088, "PaperTitle": "battery voltage modeling for portable systems", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": {"university of victoria": 1.0}}], "source": "ES"}, {"DBLP title": "External memory layout vs. schematic.", "DBLP authors": ["Yokesh Kumar", "Prosenjit Gupta"], "year": 2009, "MAG papers": [{"PaperId": 1994124032, "PaperTitle": "external memory layout vs schematic", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"international institute of information technology": 1.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "Skew-aware polarity assignment in clock tree.", "DBLP authors": ["Po-Yuan Chen", "Kuan-Hsien Ho", "TingTing Hwang"], "year": 2009, "MAG papers": [{"PaperId": 2620102549, "PaperTitle": "skew aware polarity assignment in clock tree", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "BoxRouter 2.0: A hybrid and robust global router with layer assignment for routability.", "DBLP authors": ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "year": 2009, "MAG papers": [{"PaperId": 2155957882, "PaperTitle": "boxrouter 2 0 a hybrid and robust global router with layer assignment for routability", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 63, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA-based hardware acceleration for Boolean satisfiability.", "DBLP authors": ["Kanupriya Gulati", "Suganth Paul", "Sunil P. Khatri", "Srinivas Patil", "Abhijit Jas"], "year": 2009, "MAG papers": [{"PaperId": 1979411114, "PaperTitle": "fpga based hardware acceleration for boolean satisfiability", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"texas a m university": 2.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "SystemJ compilation using the tandem virtual machine approach.", "DBLP authors": ["Avinash Malik", "Zoran A. Salcic", "Partha S. Roop"], "year": 2009, "MAG papers": [{"PaperId": 2073884684, "PaperTitle": "systemj compilation using the tandem virtual machine approach", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of auckland": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitecture.", "DBLP authors": ["Jason Cong", "Yiping Fan", "Junjuan Xu"], "year": 2009, "MAG papers": [{"PaperId": 2040253151, "PaperTitle": "simultaneous resource binding and interconnection optimization based on a distributed register file microarchitecture", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Playing the trade-off game: Architecture exploration using Coffeee.", "DBLP authors": ["Praveen Raghavan", "Murali Jayapala", "Andy Lambrechts", "Javed Absar", "Francky Catthoor"], "year": 2009, "MAG papers": [{"PaperId": 2020403045, "PaperTitle": "playing the trade off game architecture exploration using coffeee", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"katholieke universiteit leuven": 3.0, "stmicroelectronics": 1.0, "imec": 1.0}}], "source": "ES"}, {"DBLP title": "Scenario-based timing verification of multiprocessor embedded applications.", "DBLP authors": ["Dipankar Das", "P. P. Chakrabarti", "Rajeev Kumar"], "year": 2009, "MAG papers": [{"PaperId": 1995273792, "PaperTitle": "scenario based timing verification of multiprocessor embedded applications", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Methods for power optimization in SOC-based data flow systems.", "DBLP authors": ["Philippe Grosse", "Yves Durand", "Paul Feautrier"], "year": 2009, "MAG papers": [{"PaperId": 2028459234, "PaperTitle": "methods for power optimization in soc based data flow systems", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of lyon": 1.0}}], "source": "ES"}, {"DBLP title": "Word-length selection for power minimization via nonlinear optimization.", "DBLP authors": ["Jonathan A. Clarke", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2009, "MAG papers": [{"PaperId": 1983783918, "PaperTitle": "word length selection for power minimization via nonlinear optimization", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Generating realistic stimuli for accurate power grid analysis.", "DBLP authors": ["Pedro Marques Morgado", "Paulo F. Flores", "L. Miguel Silveira"], "year": 2009, "MAG papers": [{"PaperId": 2035863366, "PaperTitle": "generating realistic stimuli for accurate power grid analysis", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"inesc id": 3.0}}], "source": "ES"}, {"DBLP title": "Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity.", "DBLP authors": ["Hao Yu", "Joanna Ho", "Lei He"], "year": 2009, "MAG papers": [{"PaperId": 2002435556, "PaperTitle": "allocating power ground vias in 3d ics for simultaneous power and thermal integrity", "Year": 2009, "CitationCount": 101, "EstimatedCitation": 216, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "A memetic approach to the automatic design of high-performance analog integrated circuits.", "DBLP authors": ["Bo Liu", "Francisco V. Fern\u00e1ndez", "Georges G. E. Gielen", "Rafael Castro-L\u00f3pez", "Elisenda Roca"], "year": 2009, "MAG papers": [{"PaperId": 2074625726, "PaperTitle": "a memetic approach to the automatic design of high performance analog integrated circuits", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 51, "Affiliations": {"university of seville": 3.0, "katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "Selective shielding technique to eliminate crosstalk transitions.", "DBLP authors": ["Madhu Mutyam"], "year": 2009, "MAG papers": [{"PaperId": 1992483668, "PaperTitle": "selective shielding technique to eliminate crosstalk transitions", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institutes of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Custom topology rotary clock router with tree subnetworks.", "DBLP authors": ["Baris Taskin", "Joseph Demaio", "Owen Farell", "Michael Hazeltine", "Ryan Ketner"], "year": 2009, "MAG papers": [{"PaperId": 1986100061, "PaperTitle": "custom topology rotary clock router with tree subnetworks", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"drexel university": 5.0}}], "source": "ES"}, {"DBLP title": "High-performance obstacle-avoiding rectilinear steiner tree construction.", "DBLP authors": ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Szu-Chi Wang"], "year": 2009, "MAG papers": [{"PaperId": 2025854031, "PaperTitle": "high performance obstacle avoiding rectilinear steiner tree construction", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national taiwan university": 1.0, "national ilan university": 1.0, "feng chia university": 1.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Theories and algorithms on single-detour routing for untangling twisted bus.", "DBLP authors": ["Tan Yan", "Martin D. F. Wong"], "year": 2009, "MAG papers": [{"PaperId": 2076069777, "PaperTitle": "theories and algorithms on single detour routing for untangling twisted bus", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "2009 ACM TODAES best paper award: Optimization of polynomial datapaths using finite ring algebra.", "DBLP authors": ["Sivaram Gopalakrishnan", "Priyank Kalla"], "year": 2009, "MAG papers": [{"PaperId": 2092070413, "PaperTitle": "2009 acm todaes best paper award optimization of polynomial datapaths using finite ring algebra", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient memory management for hardware accelerated Java Virtual Machines.", "DBLP authors": ["Peter Bertels", "Wim Heirman", "Erik H. D'Hollander", "Dirk Stroobandt"], "year": 2009, "MAG papers": [{"PaperId": 2059033134, "PaperTitle": "efficient memory management for hardware accelerated java virtual machines", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ghent university": 4.0}}], "source": "ES"}, {"DBLP title": "A hardware platform for efficient worm outbreak detection.", "DBLP authors": ["Miad Faezipour", "Mehrdad Nourani", "Rina Panigrahy"], "year": 2009, "MAG papers": [{"PaperId": 2011796579, "PaperTitle": "a hardware platform for efficient worm outbreak detection", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"microsoft": 1.0, "university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal sensor allocation and placement for reconfigurable systems.", "DBLP authors": ["Byunghyun Lee", "Ki-Seok Chung", "Bontae Koo", "Nak-Woong Eum", "Taewhan Kim"], "year": 2009, "MAG papers": [{"PaperId": 2142803377, "PaperTitle": "thermal sensor allocation and placement for reconfigurable systems", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"electronics and telecommunications research institute": 2.0, "seoul national university": 2.0, "hanyang university": 1.0}}], "source": "ES"}, {"DBLP title": "T-trees: A tree-based representation for temporal and three-dimensional floorplanning.", "DBLP authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2009, "MAG papers": [{"PaperId": 2019789464, "PaperTitle": "t trees a tree based representation for temporal and three dimensional floorplanning", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Leakage-aware task scheduling for partially dynamically reconfigurable FPGAs.", "DBLP authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Chi-Feng Li", "Chung-Hsiang Lin"], "year": 2009, "MAG papers": [{"PaperId": 1969303161, "PaperTitle": "leakage aware task scheduling for partially dynamically reconfigurable fpgas", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Leakage reduction, delay compensation using partition-based tunable body-biasing techniques.", "DBLP authors": ["Po-Yuan Chen", "Chiao-Chen Fang", "TingTing Hwang", "Hsi-Pin Ma"], "year": 2009, "MAG papers": [{"PaperId": 1998618592, "PaperTitle": "leakage reduction delay compensation using partition based tunable body biasing techniques", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Variation-aware multimetric optimization during gate sizing.", "DBLP authors": ["Nagarajan Ranganathan", "Upavan Gupta", "Venkataraman Mahalingam"], "year": 2009, "MAG papers": [{"PaperId": 2009334365, "PaperTitle": "variation aware multimetric optimization during gate sizing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "Power-delay optimization in VLSI microprocessors by wire spacing.", "DBLP authors": ["Konstantin Moiseev", "Avinoam Kolodny", "Shmuel Wimer"], "year": 2009, "MAG papers": [{"PaperId": 1982206121, "PaperTitle": "power delay optimization in vlsi microprocessors by wire spacing", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"intel": 1.0, "technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "SUPERB: Simulator utilizing parallel evaluation of resistive bridges.", "DBLP authors": ["Piet Engelke", "Bernd Becker", "Michel Renovell", "J\u00fcrgen Schl\u00f6ffel", "Bettina Braitling", "Ilia Polian"], "year": 2009, "MAG papers": [{"PaperId": 1981134393, "PaperTitle": "superb simulator utilizing parallel evaluation of resistive bridges", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of freiburg": 4.0, "mentor graphics": 1.0}}], "source": "ES"}]