
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/zhangjl/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uisrc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Software/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.cache/ip 
Command: synth_design -top top -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5384
WARNING: [Synth 8-2507] parameter declaration becomes local in GrayDecode with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/DC_FIFO.v:744]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:138]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:142]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:146]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:147]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:148]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:149]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:151]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:142]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:147]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:148]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:149]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:151]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:152]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:153]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:154]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:156]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:157]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:73]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:74]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:89]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:92]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1232.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Software/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52141]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [C:/Software/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52141]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Software/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60083]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (2#1) [C:/Software/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60083]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Software/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Software/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/sync_reset.v:35]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (4#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/sync_reset.v:35]
INFO: [Synth 8-6157] synthesizing module 'debounce_v2' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/key/debounce_v2.v:35]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter SAMPLING_FACTOR bound to: 2 - type: integer 
	Parameter TREAT_UNSTABLE_AS_LOW bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/key/clk_divider.sv:25]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (5#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/key/clk_divider.sv:25]
INFO: [Synth 8-6157] synthesizing module 'edge_detect' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/key/edge_detect.sv:39]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detect' (6#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/key/edge_detect.sv:39]
WARNING: [Synth 8-7071] port 'falling' of module 'edge_detect' is unconnected for instance 'clk_div_ed' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/key/debounce_v2.v:70]
WARNING: [Synth 8-7071] port 'both' of module 'edge_detect' is unconnected for instance 'clk_div_ed' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/key/debounce_v2.v:70]
WARNING: [Synth 8-7023] instance 'clk_div_ed' of module 'edge_detect' has 6 connections declared, but only 4 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/key/debounce_v2.v:70]
INFO: [Synth 8-6155] done synthesizing module 'debounce_v2' (7#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/key/debounce_v2.v:35]
INFO: [Synth 8-6157] synthesizing module 'cmd' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/cmd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cmd' (8#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/cmd.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_blink' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
	Parameter LED_NUM bound to: 1 - type: integer 
	Parameter STS_FREQ bound to: 200000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'led_blink' (9#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
INFO: [Synth 8-6157] synthesizing module 'led_blink__parameterized0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
	Parameter LED_NUM bound to: 1 - type: integer 
	Parameter STS_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'led_blink__parameterized0' (9#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
INFO: [Synth 8-6157] synthesizing module 'led_blink__parameterized1' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
	Parameter LED_NUM bound to: 1 - type: integer 
	Parameter STS_FREQ bound to: 40000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'led_blink__parameterized1' (9#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
INFO: [Synth 8-6157] synthesizing module 'led_blink__parameterized2' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
	Parameter LED_NUM bound to: 1 - type: integer 
	Parameter STS_FREQ bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'led_blink__parameterized2' (9#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
INFO: [Synth 8-6157] synthesizing module 'led_blink__parameterized3' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
	Parameter LED_NUM bound to: 1 - type: integer 
	Parameter STS_FREQ bound to: 20000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'led_blink__parameterized3' (9#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/led_blink.v:22]
INFO: [Synth 8-6157] synthesizing module 'axi_video_bridge' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:15]
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 512 - type: integer 
	Parameter DVP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_BURST_LEN bound to: 32 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_A bound to: -2147483648 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_B bound to: -2146828288 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_wr_path_new' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_wr_path_new.v:8]
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DVP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 512 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_A bound to: -2147483648 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_B bound to: -2146828288 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DC_FIFO' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/DC_FIFO.v:111]
	Parameter FIFO_MODE bound to: ShowAhead - type: string 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FifoAddrCnt' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/DC_FIFO.v:537]
	Parameter CounterWidth_C bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GrayCnt' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/DC_FIFO.v:629]
	Parameter CounterWidth_C bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GrayCnt' (10#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/DC_FIFO.v:629]
INFO: [Synth 8-6155] done synthesizing module 'FifoAddrCnt' (11#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/DC_FIFO.v:537]
INFO: [Synth 8-6157] synthesizing module 'GrayDecode' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/DC_FIFO.v:733]
	Parameter DataWidht_C bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GrayDecode' (12#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/DC_FIFO.v:733]
INFO: [Synth 8-6155] done synthesizing module 'DC_FIFO' (13#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/DC_FIFO.v:111]
INFO: [Synth 8-6157] synthesizing module 'sync_3ff' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/sync_3ff.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sync_3ff' (14#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/sync_3ff.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_wr_path_new.v:211]
INFO: [Synth 8-6157] synthesizing module 'capture_edge' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/capture_edge.v:22]
	Parameter EDGE bound to: rising - type: string 
INFO: [Synth 8-6155] done synthesizing module 'capture_edge' (15#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/capture_edge.v:22]
INFO: [Synth 8-6155] done synthesizing module 'axis_wr_path_new' (16#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_wr_path_new.v:8]
INFO: [Synth 8-6157] synthesizing module 'axis_rd_path_new' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:8]
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DVP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 512 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_A bound to: -2147483648 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_B bound to: -2146828288 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_avl_delay' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/data_avl_delay.vhd:22]
	Parameter DW bound to: 1 - type: integer 
	Parameter DELAY_NUM bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_avl_delay' (17#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/common/data_avl_delay.vhd:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:176]
INFO: [Synth 8-226] default block is never used [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:216]
INFO: [Synth 8-6155] done synthesizing module 'axis_rd_path_new' (18#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:8]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tkeep' of module 'axis_rd_path_new' is unconnected for instance 'inst_axis_rd_path_new' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:207]
WARNING: [Synth 8-7023] instance 'inst_axis_rd_path_new' of module 'axis_rd_path_new' has 22 connections declared, but only 21 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:207]
INFO: [Synth 8-6157] synthesizing module 'axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma.v:34]
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dma_rd' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:34]
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 32 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 32 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dma_rd' (19#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'axi_dma_wr' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:34]
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 32 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 32 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:432]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma_wr' (20#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma' (21#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/lib/verilog-axi/axi_dma.v:34]
WARNING: [Synth 8-7071] port 's_axis_read_desc_id' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_read_desc_dest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_read_desc_user' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_desc_status_error' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tdest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tuser' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_id' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_dest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_user' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_error' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_write_data_tid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_write_data_tdest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_write_data_tuser' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axi_bid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axi_rid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'write_abort' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7023] instance 'inst_axi_dma' of module 'axi_dma' has 79 connections declared, but only 62 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
INFO: [Synth 8-6155] done synthesizing module 'axi_video_bridge' (22#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:15]
WARNING: [Synth 8-7071] port 'frame_done_wr' of module 'axi_video_bridge' is unconnected for instance 'dut' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:564]
WARNING: [Synth 8-7071] port 'frame_done_rd' of module 'axi_video_bridge' is unconnected for instance 'dut' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:564]
WARNING: [Synth 8-7071] port 'overflow_wr' of module 'axi_video_bridge' is unconnected for instance 'dut' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:564]
WARNING: [Synth 8-7071] port 'underflow_rd' of module 'axi_video_bridge' is unconnected for instance 'dut' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:564]
WARNING: [Synth 8-7023] instance 'dut' of module 'axi_video_bridge' has 53 connections declared, but only 49 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:564]
INFO: [Synth 8-6157] synthesizing module 'axi_video_bridge__parameterized0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:15]
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 512 - type: integer 
	Parameter DVP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_BURST_LEN bound to: 32 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_A bound to: -2146172928 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_B bound to: -2145517568 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_wr_path_new__parameterized0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_wr_path_new.v:8]
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DVP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 512 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_A bound to: -2146172928 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_B bound to: -2145517568 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_wr_path_new.v:211]
INFO: [Synth 8-6155] done synthesizing module 'axis_wr_path_new__parameterized0' (22#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_wr_path_new.v:8]
INFO: [Synth 8-6157] synthesizing module 'axis_rd_path_new__parameterized0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:8]
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DVP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 512 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_A bound to: -2146172928 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_B bound to: -2145517568 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:176]
INFO: [Synth 8-226] default block is never used [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:216]
INFO: [Synth 8-6155] done synthesizing module 'axis_rd_path_new__parameterized0' (22#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:8]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tkeep' of module 'axis_rd_path_new' is unconnected for instance 'inst_axis_rd_path_new' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:207]
WARNING: [Synth 8-7023] instance 'inst_axis_rd_path_new' of module 'axis_rd_path_new' has 22 connections declared, but only 21 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:207]
WARNING: [Synth 8-7071] port 's_axis_read_desc_id' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_read_desc_dest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_read_desc_user' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_desc_status_error' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tdest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tuser' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_id' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_dest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_user' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_error' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_write_data_tid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_write_data_tdest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_write_data_tuser' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axi_bid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axi_rid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'write_abort' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7023] instance 'inst_axi_dma' of module 'axi_dma' has 79 connections declared, but only 62 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
INFO: [Synth 8-6155] done synthesizing module 'axi_video_bridge__parameterized0' (22#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:15]
WARNING: [Synth 8-7071] port 'frame_done_wr' of module 'axi_video_bridge' is unconnected for instance 'dut_2' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:633]
WARNING: [Synth 8-7071] port 'frame_done_rd' of module 'axi_video_bridge' is unconnected for instance 'dut_2' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:633]
WARNING: [Synth 8-7071] port 'overflow_wr' of module 'axi_video_bridge' is unconnected for instance 'dut_2' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:633]
WARNING: [Synth 8-7071] port 'underflow_rd' of module 'axi_video_bridge' is unconnected for instance 'dut_2' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:633]
WARNING: [Synth 8-7023] instance 'dut_2' of module 'axi_video_bridge' has 53 connections declared, but only 49 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:633]
INFO: [Synth 8-6157] synthesizing module 'axi_video_bridge__parameterized1' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:15]
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 512 - type: integer 
	Parameter DVP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_BURST_LEN bound to: 32 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_A bound to: -2144862208 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_B bound to: -2144206848 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_wr_path_new__parameterized1' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_wr_path_new.v:8]
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DVP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 512 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_A bound to: -2144862208 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_B bound to: -2144206848 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_wr_path_new.v:211]
INFO: [Synth 8-6155] done synthesizing module 'axis_wr_path_new__parameterized1' (22#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_wr_path_new.v:8]
INFO: [Synth 8-6157] synthesizing module 'axis_rd_path_new__parameterized1' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:8]
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DVP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 512 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_A bound to: -2144862208 - type: integer 
	Parameter FRAME_BUFFER_BASE_ADDR_B bound to: -2144206848 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:176]
INFO: [Synth 8-226] default block is never used [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:216]
INFO: [Synth 8-6155] done synthesizing module 'axis_rd_path_new__parameterized1' (22#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axis_rd_path_new.v:8]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tkeep' of module 'axis_rd_path_new' is unconnected for instance 'inst_axis_rd_path_new' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:207]
WARNING: [Synth 8-7023] instance 'inst_axis_rd_path_new' of module 'axis_rd_path_new' has 22 connections declared, but only 21 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:207]
WARNING: [Synth 8-7071] port 's_axis_read_desc_id' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_read_desc_dest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_read_desc_user' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_desc_status_error' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tdest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_read_data_tuser' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_id' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_dest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_user' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axis_write_desc_status_error' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_write_data_tid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_write_data_tdest' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 's_axis_write_data_tuser' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axi_bid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'm_axi_rid' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7071] port 'write_abort' of module 'axi_dma' is unconnected for instance 'inst_axi_dma' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
WARNING: [Synth 8-7023] instance 'inst_axi_dma' of module 'axi_dma' has 79 connections declared, but only 62 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:253]
INFO: [Synth 8-6155] done synthesizing module 'axi_video_bridge__parameterized1' (22#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/axi_video_bridge/axi_video_bridge.v:15]
WARNING: [Synth 8-7071] port 'frame_done_wr' of module 'axi_video_bridge' is unconnected for instance 'dut_3' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:702]
WARNING: [Synth 8-7071] port 'frame_done_rd' of module 'axi_video_bridge' is unconnected for instance 'dut_3' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:702]
WARNING: [Synth 8-7071] port 'overflow_wr' of module 'axi_video_bridge' is unconnected for instance 'dut_3' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:702]
WARNING: [Synth 8-7071] port 'underflow_rd' of module 'axi_video_bridge' is unconnected for instance 'dut_3' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:702]
WARNING: [Synth 8-7023] instance 'dut_3' of module 'axi_video_bridge' has 53 connections declared, but only 49 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:702]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:1035]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_P3KODA' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:2511]
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_data_fifo_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_data_fifo_0' (23#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_regslice_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_regslice_0' (24#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_m00_regslice_0' is unconnected for instance 'm00_regslice' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:2954]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_m00_regslice_0' is unconnected for instance 'm00_regslice' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:2954]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'design_1_m00_regslice_0' has 80 connections declared, but only 78 given [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:2954]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_P3KODA' (25#1) [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:2511]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_19B3V30' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3035]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_0' (26#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s00_data_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_s00_data_fifo_0' is unconnected for instance 's00_data_fifo' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3397]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_s00_data_fifo_0' is unconnected for instance 's00_data_fifo' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3397]
WARNING: [Synth 8-7023] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_0' has 80 connections declared, but only 78 given [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3397]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_0' (27#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_19B3V30' (28#1) [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3035]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_L45D6L' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3559]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_data_fifo_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_data_fifo_0' (29#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s01_data_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_s01_data_fifo_0' is unconnected for instance 's01_data_fifo' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3921]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_s01_data_fifo_0' is unconnected for instance 's01_data_fifo' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3921]
WARNING: [Synth 8-7023] instance 's01_data_fifo' of module 'design_1_s01_data_fifo_0' has 80 connections declared, but only 78 given [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3921]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_regslice_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_regslice_0' (30#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_L45D6L' (31#1) [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:3559]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1A8C1WF' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4083]
INFO: [Synth 8-6157] synthesizing module 'design_1_s02_data_fifo_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s02_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s02_data_fifo_0' (32#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s02_data_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_s02_data_fifo_0' is unconnected for instance 's02_data_fifo' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4445]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_s02_data_fifo_0' is unconnected for instance 's02_data_fifo' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4445]
WARNING: [Synth 8-7023] instance 's02_data_fifo' of module 'design_1_s02_data_fifo_0' has 80 connections declared, but only 78 given [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4445]
INFO: [Synth 8-6157] synthesizing module 'design_1_s02_regslice_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s02_regslice_0' (33#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1A8C1WF' (34#1) [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4083]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_KH77GE' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4607]
INFO: [Synth 8-6157] synthesizing module 'design_1_s03_data_fifo_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s03_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s03_data_fifo_0' (35#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s03_data_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_s03_data_fifo_0' is unconnected for instance 's03_data_fifo' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4969]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_s03_data_fifo_0' is unconnected for instance 's03_data_fifo' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4969]
WARNING: [Synth 8-7023] instance 's03_data_fifo' of module 'design_1_s03_data_fifo_0' has 80 connections declared, but only 78 given [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4969]
INFO: [Synth 8-6157] synthesizing module 'design_1_s03_regslice_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s03_regslice_0' (36#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_s03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_KH77GE' (37#1) [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:4607]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (38#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0' (39#1) [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:1035]
INFO: [Synth 8-6157] synthesizing module 'design_1_mig_7series_0_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mig_7series_0_0' (40#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:963]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:963]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:963]
WARNING: [Synth 8-7071] port 'device_temp' of module 'design_1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:963]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' has 64 connections declared, but only 60 given [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:963]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_mig_7series_0_100M_0' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_mig_7series_0_100M_0' (41#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/design_1_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:1024]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:1024]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:1024]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:1024]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_100M' of module 'design_1_rst_mig_7series_0_100M_0' has 10 connections declared, but only 6 given [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:1024]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (42#1) [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (43#1) [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (44#1) [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (45#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7071] port 'S00_AXI_0_arregion' of module 'design_1_wrapper' is unconnected for instance 'design_1_wrapper_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:760]
WARNING: [Synth 8-7071] port 'S00_AXI_0_awregion' of module 'design_1_wrapper' is unconnected for instance 'design_1_wrapper_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:760]
WARNING: [Synth 8-7071] port 'S01_AXI_0_arregion' of module 'design_1_wrapper' is unconnected for instance 'design_1_wrapper_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:760]
WARNING: [Synth 8-7071] port 'S01_AXI_0_awregion' of module 'design_1_wrapper' is unconnected for instance 'design_1_wrapper_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:760]
WARNING: [Synth 8-7071] port 'S02_AXI_0_arregion' of module 'design_1_wrapper' is unconnected for instance 'design_1_wrapper_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:760]
WARNING: [Synth 8-7071] port 'S02_AXI_0_awregion' of module 'design_1_wrapper' is unconnected for instance 'design_1_wrapper_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:760]
WARNING: [Synth 8-7071] port 'S03_AXI_0_arregion' of module 'design_1_wrapper' is unconnected for instance 'design_1_wrapper_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:760]
WARNING: [Synth 8-7071] port 'S03_AXI_0_awregion' of module 'design_1_wrapper' is unconnected for instance 'design_1_wrapper_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:760]
WARNING: [Synth 8-7023] instance 'design_1_wrapper_inst' of module 'design_1_wrapper' has 176 connections declared, but only 168 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:760]
INFO: [Synth 8-6157] synthesizing module 'uivtc' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/uivtc/uivtc.v:41]
	Parameter H_ActiveSize bound to: 800 - type: integer 
	Parameter H_FrameSize bound to: 1056 - type: integer 
	Parameter H_SyncStart bound to: 840 - type: integer 
	Parameter H_SyncEnd bound to: 968 - type: integer 
	Parameter V_ActiveSize bound to: 600 - type: integer 
	Parameter V_FrameSize bound to: 628 - type: integer 
	Parameter V_SyncStart bound to: 601 - type: integer 
	Parameter V_SyncEnd bound to: 605 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uivtc' (46#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/uivtc/uivtc.v:41]
INFO: [Synth 8-6157] synthesizing module 'rect' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/uivtc/rect.v:23]
	Parameter CW bound to: 10 - type: integer 
	Parameter DW bound to: 16 - type: integer 
	Parameter IMAGE_WIDTH bound to: 800 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rect' (47#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/uivtc/rect.v:23]
WARNING: [Synth 8-7071] port 'i_Image_data' of module 'rect' is unconnected for instance 'rect_1_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:1009]
WARNING: [Synth 8-7023] instance 'rect_1_inst' of module 'rect' has 17 connections declared, but only 16 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:1009]
WARNING: [Synth 8-7071] port 'i_Image_data' of module 'rect' is unconnected for instance 'rect_2_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:1032]
WARNING: [Synth 8-7023] instance 'rect_2_inst' of module 'rect' has 17 connections declared, but only 16 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:1032]
WARNING: [Synth 8-7071] port 'i_Image_data' of module 'rect' is unconnected for instance 'rect_3_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:1055]
WARNING: [Synth 8-7023] instance 'rect_3_inst' of module 'rect' has 17 connections declared, but only 16 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:1055]
WARNING: [Synth 8-689] width (1) of port connection 'o_Image_data' does not match port width (16) of module 'rect' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:1094]
WARNING: [Synth 8-7071] port 'i_Image_data' of module 'rect' is unconnected for instance 'rect_4_inst' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:1078]
WARNING: [Synth 8-7023] instance 'rect_4_inst' of module 'rect' has 17 connections declared, but only 16 given [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:1078]
INFO: [Synth 8-6157] synthesizing module 'uihdmitx_1' [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/uihdmitx_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uihdmitx_1' (48#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/.Xil/Vivado-40936-beelink-ser6/realtime/uihdmitx_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dut'. This will prevent further optimization [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:564]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dut_2'. This will prevent further optimization [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:633]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dut_3'. This will prevent further optimization [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:702]
INFO: [Synth 8-6155] done synthesizing module 'top' (49#1) [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/rtl/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.062 ; gain = 7.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.062 ; gain = 7.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.062 ; gain = 7.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1240.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clk_ibufg_inst' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc] for cell 'u_hdmi_tx'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc] for cell 'u_hdmi_tx'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/xbar'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/xbar'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_0/design_1_s00_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_0/design_1_s00_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s02_regslice_0/design_1_s02_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s02_regslice_0/design_1_s02_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s02_data_fifo_0/design_1_s02_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s02_data_fifo_0/design_1_s02_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s03_regslice_0/design_1_s03_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_regslice'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s03_regslice_0/design_1_s03_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_regslice'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s03_data_fifo_0/design_1_s03_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_s03_data_fifo_0/design_1_s03_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_0/design_1_m00_data_fifo_0/design_1_m00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_m00_data_fifo_0/design_1_m00_data_fifo_0/design_1_m00_data_fifo_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0/design_1_m00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0/design_1_m00_regslice_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/mig_7series_0'
Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'design_1_wrapper_inst/design_1_i/rst_mig_7series_0_100M'
Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/constrs/debug.xdc]
Finished Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/constrs/debug.xdc]
Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/constrs/flash.xdc]
Finished Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/constrs/flash.xdc]
Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/constrs/pin.xdc]
Finished Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/constrs/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/constrs/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/constrs/timing.xdc]
Finished Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/constrs/timing.xdc]
Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1423.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1423.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for o_TMDS1_CLK_N. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_TMDS1_CLK_N. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for o_TMDS1_CLK_P. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_TMDS1_CLK_P. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for o_TMDS1_N[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_TMDS1_N[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for o_TMDS1_N[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_TMDS1_N[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for o_TMDS1_N[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_TMDS1_N[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for o_TMDS1_P[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_TMDS1_P[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for o_TMDS1_P[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_TMDS1_P[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for o_TMDS1_P[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_TMDS1_P[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/ip/uihdmitx_1/uihdmitx_1/uihdmitx_1_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property KEEP_HIERARCHY = SOFT for u_hdmi_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/axi_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_inst/design_1_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_fsm_state_reg' in module 'axis_wr_path_new'
INFO: [Synth 8-802] inferred FSM for state register 'rd_fsm_state_reg' in module 'axis_rd_path_new'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'axis_rd_path_new'
INFO: [Synth 8-802] inferred FSM for state register 'wr_fsm_state_reg' in module 'axis_wr_path_new__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rd_fsm_state_reg' in module 'axis_rd_path_new__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'axis_rd_path_new__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'wr_fsm_state_reg' in module 'axis_wr_path_new__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_fsm_state_reg' in module 'axis_rd_path_new__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'axis_rd_path_new__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WR_IDLE |                              001 |                               00
            WR_SEND_DESC |                              010 |                               01
          WR_WAIT_STATUS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fsm_state_reg' using encoding 'one-hot' in module 'axis_wr_path_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RD_IDLE |                              001 |                               00
            RD_SEND_DESC |                              010 |                               01
          RD_WAIT_STATUS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_fsm_state_reg' using encoding 'one-hot' in module 'axis_rd_path_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            PRE_STORE_ST |                               01 |                               01
               WAIT_READ |                               10 |                               10
             CONTINUE_RD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'axis_rd_path_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WR_IDLE |                              001 |                               00
            WR_SEND_DESC |                              010 |                               01
          WR_WAIT_STATUS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fsm_state_reg' using encoding 'one-hot' in module 'axis_wr_path_new__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RD_IDLE |                              001 |                               00
            RD_SEND_DESC |                              010 |                               01
          RD_WAIT_STATUS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_fsm_state_reg' using encoding 'one-hot' in module 'axis_rd_path_new__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            PRE_STORE_ST |                               01 |                               01
               WAIT_READ |                               10 |                               10
             CONTINUE_RD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'axis_rd_path_new__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WR_IDLE |                              001 |                               00
            WR_SEND_DESC |                              010 |                               01
          WR_WAIT_STATUS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fsm_state_reg' using encoding 'one-hot' in module 'axis_wr_path_new__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RD_IDLE |                              001 |                               00
            RD_SEND_DESC |                              010 |                               01
          RD_WAIT_STATUS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_fsm_state_reg' using encoding 'one-hot' in module 'axis_rd_path_new__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            PRE_STORE_ST |                               01 |                               01
               WAIT_READ |                               10 |                               10
             CONTINUE_RD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'axis_rd_path_new__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rect_3_inst' (rect) to 'rect_4_inst'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 51    
	   3 Input   32 Bit       Adders := 9     
	   4 Input   32 Bit       Adders := 6     
	   2 Input   28 Bit       Adders := 9     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 6     
	   4 Input   10 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 24    
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 36    
	   3 Input    6 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 6     
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 12    
	   2 Input    1 Bit       Adders := 138   
+---XORs : 
	   2 Input      6 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 204   
+---Registers : 
	              256 Bit    Registers := 18    
	               32 Bit    Registers := 40    
	               28 Bit    Registers := 9     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 66    
	                8 Bit    Registers := 36    
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 384   
+---RAMs : 
	             128K Bit	(512 X 256 bit)          RAMs := 6     
	             1024 Bit	(32 X 32 bit)          RAMs := 3     
	              256 Bit	(32 X 8 bit)          RAMs := 9     
	               32 Bit	(32 X 1 bit)          RAMs := 6     
+---Muxes : 
	   6 Input  256 Bit        Muxes := 3     
	   2 Input  256 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 112   
	   6 Input   32 Bit        Muxes := 18    
	   6 Input   28 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 11    
	   2 Input    8 Bit        Muxes := 36    
	   6 Input    8 Bit        Muxes := 6     
	  33 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 15    
	   4 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 51    
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 279   
	   6 Input    1 Bit        Muxes := 93    
	   3 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_dma:/axi_dma_wr_inst | status_fifo_len_reg                          | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut                      | inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|dut                      | inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|axi_dma:/axi_dma_wr_inst | status_fifo_len_reg                          | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut_2                    | inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|dut_2                    | inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|axi_dma:/axi_dma_wr_inst | status_fifo_len_reg                          | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut_3                    | inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|dut_3                    | inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------+------------------------------------+----------------+----------------------+---------------+
|Module Name              | RTL Object                         | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------+------------------------------------+----------------+----------------------+---------------+
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tdata_reg | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tlast_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | status_fifo_tag_reg                | Implied        | 32 x 8               | RAM32M x 2    | 
|axi_dma:/axi_dma_wr_inst | status_fifo_last_reg               | Implied        | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wdata_reg                 | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wstrb_reg                 | User Attribute | 32 x 32              | RAM32M x 6    | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wlast_reg                 | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tdata_reg | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tlast_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | status_fifo_tag_reg                | Implied        | 32 x 8               | RAM32M x 2    | 
|axi_dma:/axi_dma_wr_inst | status_fifo_last_reg               | Implied        | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wdata_reg                 | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wstrb_reg                 | User Attribute | 32 x 32              | RAM32M x 6    | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wlast_reg                 | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tdata_reg | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tlast_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | status_fifo_tag_reg                | Implied        | 32 x 8               | RAM32M x 2    | 
|axi_dma:/axi_dma_wr_inst | status_fifo_last_reg               | Implied        | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wdata_reg                 | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wstrb_reg                 | User Attribute | 32 x 32              | RAM32M x 6    | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wlast_reg                 | User Attribute | 32 x 1               | RAM32X1D x 1  | 
+-------------------------+------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_dma:/axi_dma_wr_inst | status_fifo_len_reg                          | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut                      | inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|dut                      | inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|axi_dma:/axi_dma_wr_inst | status_fifo_len_reg                          | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut_2                    | inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|dut_2                    | inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|axi_dma:/axi_dma_wr_inst | status_fifo_len_reg                          | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut_3                    | inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|dut_3                    | inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg | 512 x 256(NO_CHANGE)   | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------+------------------------------------+----------------+----------------------+---------------+
|Module Name              | RTL Object                         | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------+------------------------------------+----------------+----------------------+---------------+
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tdata_reg | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tlast_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | status_fifo_tag_reg                | Implied        | 32 x 8               | RAM32M x 2    | 
|axi_dma:/axi_dma_wr_inst | status_fifo_last_reg               | Implied        | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wdata_reg                 | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wstrb_reg                 | User Attribute | 32 x 32              | RAM32M x 6    | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wlast_reg                 | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tdata_reg | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tlast_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | status_fifo_tag_reg                | Implied        | 32 x 8               | RAM32M x 2    | 
|axi_dma:/axi_dma_wr_inst | status_fifo_last_reg               | Implied        | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wdata_reg                 | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wstrb_reg                 | User Attribute | 32 x 32              | RAM32M x 6    | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wlast_reg                 | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tdata_reg | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:                 | axi_dma_rd_inst/out_fifo_tlast_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | status_fifo_tag_reg                | Implied        | 32 x 8               | RAM32M x 2    | 
|axi_dma:/axi_dma_wr_inst | status_fifo_last_reg               | Implied        | 32 x 1               | RAM32X1D x 1  | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wdata_reg                 | User Attribute | 32 x 256             | RAM32M x 43   | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wstrb_reg                 | User Attribute | 32 x 32              | RAM32M x 6    | 
|axi_dma:/axi_dma_wr_inst | out_fifo_wlast_reg                 | User Attribute | 32 x 1               | RAM32X1D x 1  | 
+-------------------------+------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dut/inst_axi_dma/axi_dma_wr_inst/status_fifo_len_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_2/inst_axi_dma/axi_dma_wr_inst/status_fifo_len_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_2/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_2/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_2/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_2/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_2/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_2/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_2/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_2/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_3/inst_axi_dma/axi_dma_wr_inst/status_fifo_len_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_3/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_3/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_3/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_3/inst_axis_wr_path_new/u_dc_fifo/FifoBuff_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_3/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_3/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_3/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut_3/inst_axis_rd_path_new/u_dc_fifo/FifoBuff_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |uihdmitx_1                        |         1|
|2     |design_1_xbar_0                   |         1|
|3     |design_1_m00_data_fifo_0          |         1|
|4     |design_1_m00_regslice_0           |         1|
|5     |design_1_s00_data_fifo_0          |         1|
|6     |design_1_s00_regslice_0           |         1|
|7     |design_1_s01_data_fifo_0          |         1|
|8     |design_1_s01_regslice_0           |         1|
|9     |design_1_s02_data_fifo_0          |         1|
|10    |design_1_s02_regslice_0           |         1|
|11    |design_1_s03_data_fifo_0          |         1|
|12    |design_1_s03_regslice_0           |         1|
|13    |design_1_mig_7series_0_0          |         1|
|14    |design_1_rst_mig_7series_0_100M_0 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_m00_data_fifo          |     1|
|2     |design_1_m00_regslice           |     1|
|3     |design_1_mig_7series_0          |     1|
|4     |design_1_rst_mig_7series_0_100M |     1|
|5     |design_1_s00_data_fifo          |     1|
|6     |design_1_s00_regslice           |     1|
|7     |design_1_s01_data_fifo          |     1|
|8     |design_1_s01_regslice           |     1|
|9     |design_1_s02_data_fifo          |     1|
|10    |design_1_s02_regslice           |     1|
|11    |design_1_s03_data_fifo          |     1|
|12    |design_1_s03_regslice           |     1|
|13    |design_1_xbar                   |     1|
|14    |uihdmitx                        |     1|
|15    |BUFG                            |     5|
|16    |CARRY4                          |   527|
|17    |LUT1                            |   589|
|18    |LUT2                            |  1645|
|19    |LUT3                            |   691|
|20    |LUT4                            |   552|
|21    |LUT5                            |   639|
|22    |LUT6                            |   841|
|23    |MMCME2_BASE                     |     1|
|24    |MUXF7                           |    80|
|25    |MUXF8                           |    40|
|26    |RAM32M                          |   264|
|27    |RAM32X1D                        |    15|
|28    |RAMB18E1                        |     3|
|29    |RAMB36E1                        |    24|
|30    |FDCE                            |   744|
|31    |FDPE                            |    58|
|32    |FDRE                            |  3829|
|33    |FDSE                            |    48|
|34    |IBUFG                           |     1|
|35    |OBUF                            |    11|
|36    |OBUFT                           |    11|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1423.938 ; gain = 191.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1423.938 ; gain = 7.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1423.938 ; gain = 191.324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1423.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 955 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clk_ibufg_inst' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1441.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 281 instances were transformed.
  IBUFG => IBUF: 1 instance 
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 264 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances

Synth Design complete, checksum: 15194dd
INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 174 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1441.984 ; gain = 209.371
INFO: [Common 17-1381] The checkpoint 'C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/k7_dma/k7_dma.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 12 19:04:08 2025...
