# Generated by vmake version 2.2

# Define path to each library
LIB_ECP3 = /opt/diamond/3.11_x64/ispfpga/vhdl/data/ecp3/mti/work
LIB_ECP5U = /opt/diamond/3.11_x64/ispfpga/vhdl/data/ecp5u/mti/ecp5u
LIB_STD = /opt/modeltech/linux_x86_64/../std
LIB_IEEE = /opt/modeltech/linux_x86_64/../ieee
LIB_UNISIM = /opt/Xilinx/14.7/ISE_DS/ISE/vhdl/mti_se/10.1b/lin64/unisim
LIB_WORK = hdl4fpga
LIB_HDL4FPGA = hdl4fpga

# Define path to each design unit
ECP3__components = $(LIB_ECP3)/components/_primary.dat
IEEE__math_real = $(LIB_IEEE)/math_real/_primary.dat
ECP5U__components = $(LIB_ECP5U)/components/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
IEEE__std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
HDL4FPGA__xcs3_ddrphy__xnlx = $(LIB_HDL4FPGA)/xcs3_ddrphy/xnlx.dat
HDL4FPGA__xcs3_ddrphy = $(LIB_HDL4FPGA)/xcs3_ddrphy/_primary.dat
HDL4FPGA__xcs3_ddrdqphy__xlnx = $(LIB_HDL4FPGA)/xcs3_ddrdqphy/xlnx.dat
HDL4FPGA__xcs3_ddrdqphy = $(LIB_HDL4FPGA)/xcs3_ddrdqphy/_primary.dat
HDL4FPGA__xcs3_ddrbaphy__xlnx = $(LIB_HDL4FPGA)/xcs3_ddrbaphy/xlnx.dat
HDL4FPGA__xcs3_ddrbaphy = $(LIB_HDL4FPGA)/xcs3_ddrbaphy/_primary.dat
HDL4FPGA__videopkg__body = $(LIB_HDL4FPGA)/videopkg/body.dat
HDL4FPGA__videopkg = $(LIB_HDL4FPGA)/videopkg/_primary.dat
HDL4FPGA__videobox_layout__def = $(LIB_HDL4FPGA)/videobox_layout/def.dat
HDL4FPGA__videobox_layout = $(LIB_HDL4FPGA)/videobox_layout/_primary.dat
HDL4FPGA__videobox__def = $(LIB_HDL4FPGA)/videobox/def.dat
HDL4FPGA__videobox = $(LIB_HDL4FPGA)/videobox/_primary.dat
HDL4FPGA__video_sync__mix = $(LIB_HDL4FPGA)/video_sync/mix.dat
HDL4FPGA__video_sync = $(LIB_HDL4FPGA)/video_sync/_primary.dat
HDL4FPGA__vga2dvid__behavioral = $(LIB_HDL4FPGA)/vga2dvid/behavioral.dat
HDL4FPGA__vga2dvid = $(LIB_HDL4FPGA)/vga2dvid/_primary.dat
HDL4FPGA__vector__def = $(LIB_HDL4FPGA)/vector/def.dat
HDL4FPGA__vector = $(LIB_HDL4FPGA)/vector/_primary.dat
HDL4FPGA__uart_tx__def = $(LIB_HDL4FPGA)/uart_tx/def.dat
HDL4FPGA__uart_tx = $(LIB_HDL4FPGA)/uart_tx/_primary.dat
HDL4FPGA__uart_rx__def = $(LIB_HDL4FPGA)/uart_rx/def.dat
HDL4FPGA__uart_rx = $(LIB_HDL4FPGA)/uart_rx/_primary.dat
HDL4FPGA__tmds_encoder__behavioral = $(LIB_HDL4FPGA)/tmds_encoder/behavioral.dat
HDL4FPGA__tmds_encoder = $(LIB_HDL4FPGA)/tmds_encoder/_primary.dat
HDL4FPGA__timer__def = $(LIB_HDL4FPGA)/timer/def.dat
HDL4FPGA__timer = $(LIB_HDL4FPGA)/timer/_primary.dat
HDL4FPGA__textboxpkg__body = $(LIB_HDL4FPGA)/textboxpkg/body.dat
HDL4FPGA__textboxpkg = $(LIB_HDL4FPGA)/textboxpkg/_primary.dat
HDL4FPGA__stof__def = $(LIB_HDL4FPGA)/stof/def.dat
HDL4FPGA__stof = $(LIB_HDL4FPGA)/stof/_primary.dat
HDL4FPGA__std__body = $(LIB_HDL4FPGA)/std/body.dat
HDL4FPGA__std = $(LIB_HDL4FPGA)/std/_primary.dat
HDL4FPGA__sff__xilinx = $(LIB_HDL4FPGA)/sff/xilinx.dat
HDL4FPGA__sff = $(LIB_HDL4FPGA)/sff/_primary.dat
HDL4FPGA__serdes__def = $(LIB_HDL4FPGA)/serdes/def.dat
HDL4FPGA__serdes = $(LIB_HDL4FPGA)/serdes/_primary.dat
HDL4FPGA__sdrphy__ecp = $(LIB_HDL4FPGA)/sdrphy/ecp.dat
HDL4FPGA__sdrphy = $(LIB_HDL4FPGA)/sdrphy/_primary.dat
HDL4FPGA__sdrdqphy__ecp = $(LIB_HDL4FPGA)/sdrdqphy/ecp.dat
HDL4FPGA__sdrdqphy = $(LIB_HDL4FPGA)/sdrdqphy/_primary.dat
HDL4FPGA__sdrbaphy__ecp = $(LIB_HDL4FPGA)/sdrbaphy/ecp.dat
HDL4FPGA__sdrbaphy = $(LIB_HDL4FPGA)/sdrbaphy/_primary.dat
HDL4FPGA__scopeiopkg__body = $(LIB_HDL4FPGA)/scopeiopkg/body.dat
HDL4FPGA__scopeiopkg = $(LIB_HDL4FPGA)/scopeiopkg/_primary.dat
HDL4FPGA__scopeio_video__beh = $(LIB_HDL4FPGA)/scopeio_video/beh.dat
HDL4FPGA__scopeio_video = $(LIB_HDL4FPGA)/scopeio_video/_primary.dat
HDL4FPGA__scopeio_udpipdaisy__beh = $(LIB_HDL4FPGA)/scopeio_udpipdaisy/beh.dat
HDL4FPGA__scopeio_udpipdaisy = $(LIB_HDL4FPGA)/scopeio_udpipdaisy/_primary.dat
HDL4FPGA__scopeio_trigger__beh = $(LIB_HDL4FPGA)/scopeio_trigger/beh.dat
HDL4FPGA__scopeio_trigger = $(LIB_HDL4FPGA)/scopeio_trigger/_primary.dat
HDL4FPGA__scopeio_tracer__def = $(LIB_HDL4FPGA)/scopeio_tracer/def.dat
HDL4FPGA__scopeio_tracer = $(LIB_HDL4FPGA)/scopeio_tracer/_primary.dat
HDL4FPGA__scopeio_textbox__def = $(LIB_HDL4FPGA)/scopeio_textbox/def.dat
HDL4FPGA__scopeio_textbox = $(LIB_HDL4FPGA)/scopeio_textbox/_primary.dat
HDL4FPGA__scopeio_tds__mix = $(LIB_HDL4FPGA)/scopeio_tds/mix.dat
HDL4FPGA__scopeio_tds = $(LIB_HDL4FPGA)/scopeio_tds/_primary.dat
HDL4FPGA__scopeio_sin__beh = $(LIB_HDL4FPGA)/scopeio_sin/beh.dat
HDL4FPGA__scopeio_sin = $(LIB_HDL4FPGA)/scopeio_sin/_primary.dat
HDL4FPGA__scopeio_segment__def = $(LIB_HDL4FPGA)/scopeio_segment/def.dat
HDL4FPGA__scopeio_segment = $(LIB_HDL4FPGA)/scopeio_segment/_primary.dat
HDL4FPGA__scopeio_rgtrvtaxis__def = $(LIB_HDL4FPGA)/scopeio_rgtrvtaxis/def.dat
HDL4FPGA__scopeio_rgtrvtaxis = $(LIB_HDL4FPGA)/scopeio_rgtrvtaxis/_primary.dat
HDL4FPGA__scopeio_rgtrtrigger__def = $(LIB_HDL4FPGA)/scopeio_rgtrtrigger/def.dat
HDL4FPGA__scopeio_rgtrtrigger = $(LIB_HDL4FPGA)/scopeio_rgtrtrigger/_primary.dat
HDL4FPGA__scopeio_rgtrpointer__def = $(LIB_HDL4FPGA)/scopeio_rgtrpointer/def.dat
HDL4FPGA__scopeio_rgtrpointer = $(LIB_HDL4FPGA)/scopeio_rgtrpointer/_primary.dat
HDL4FPGA__scopeio_rgtrpalette__def = $(LIB_HDL4FPGA)/scopeio_rgtrpalette/def.dat
HDL4FPGA__scopeio_rgtrpalette = $(LIB_HDL4FPGA)/scopeio_rgtrpalette/_primary.dat
HDL4FPGA__scopeio_rgtrmyip__def = $(LIB_HDL4FPGA)/scopeio_rgtrmyip/def.dat
HDL4FPGA__scopeio_rgtrmyip = $(LIB_HDL4FPGA)/scopeio_rgtrmyip/_primary.dat
HDL4FPGA__scopeio_rgtrhzaxis__def = $(LIB_HDL4FPGA)/scopeio_rgtrhzaxis/def.dat
HDL4FPGA__scopeio_rgtrhzaxis = $(LIB_HDL4FPGA)/scopeio_rgtrhzaxis/_primary.dat
HDL4FPGA__scopeio_rgtrgain__def = $(LIB_HDL4FPGA)/scopeio_rgtrgain/def.dat
HDL4FPGA__scopeio_rgtrgain = $(LIB_HDL4FPGA)/scopeio_rgtrgain/_primary.dat
HDL4FPGA__scopeio_rgtr__def = $(LIB_HDL4FPGA)/scopeio_rgtr/def.dat
HDL4FPGA__scopeio_rgtr = $(LIB_HDL4FPGA)/scopeio_rgtr/_primary.dat
HDL4FPGA__scopeio_resize__beh = $(LIB_HDL4FPGA)/scopeio_resize/beh.dat
HDL4FPGA__scopeio_resize = $(LIB_HDL4FPGA)/scopeio_resize/_primary.dat
HDL4FPGA__scopeio_pointer__beh = $(LIB_HDL4FPGA)/scopeio_pointer/beh.dat
HDL4FPGA__scopeio_pointer = $(LIB_HDL4FPGA)/scopeio_pointer/_primary.dat
HDL4FPGA__scopeio_palette__beh = $(LIB_HDL4FPGA)/scopeio_palette/beh.dat
HDL4FPGA__scopeio_palette = $(LIB_HDL4FPGA)/scopeio_palette/_primary.dat
HDL4FPGA__scopeio_miiudp__struct = $(LIB_HDL4FPGA)/scopeio_miiudp/struct.dat
HDL4FPGA__scopeio_miiudp = $(LIB_HDL4FPGA)/scopeio_miiudp/_primary.dat
HDL4FPGA__scopeio_layout__beh = $(LIB_HDL4FPGA)/scopeio_layout/beh.dat
HDL4FPGA__scopeio_layout = $(LIB_HDL4FPGA)/scopeio_layout/_primary.dat
HDL4FPGA__scopeio_istreamdaisy__beh = $(LIB_HDL4FPGA)/scopeio_istreamdaisy/beh.dat
HDL4FPGA__scopeio_istreamdaisy = $(LIB_HDL4FPGA)/scopeio_istreamdaisy/_primary.dat
HDL4FPGA__scopeio_istream__struct = $(LIB_HDL4FPGA)/scopeio_istream/struct.dat
HDL4FPGA__scopeio_istream = $(LIB_HDL4FPGA)/scopeio_istream/_primary.dat
HDL4FPGA__scopeio_grid__def = $(LIB_HDL4FPGA)/scopeio_grid/def.dat
HDL4FPGA__scopeio_grid = $(LIB_HDL4FPGA)/scopeio_grid/_primary.dat
HDL4FPGA__scopeio_float2btof__def = $(LIB_HDL4FPGA)/scopeio_float2btof/def.dat
HDL4FPGA__scopeio_float2btof = $(LIB_HDL4FPGA)/scopeio_float2btof/_primary.dat
HDL4FPGA__scopeio_downsampler__beh = $(LIB_HDL4FPGA)/scopeio_downsampler/beh.dat
HDL4FPGA__scopeio_downsampler = $(LIB_HDL4FPGA)/scopeio_downsampler/_primary.dat
HDL4FPGA__scopeio_capture__beh = $(LIB_HDL4FPGA)/scopeio_capture/beh.dat
HDL4FPGA__scopeio_capture = $(LIB_HDL4FPGA)/scopeio_capture/_primary.dat
HDL4FPGA__scopeio_btof__def = $(LIB_HDL4FPGA)/scopeio_btof/def.dat
HDL4FPGA__scopeio_btof = $(LIB_HDL4FPGA)/scopeio_btof/_primary.dat
HDL4FPGA__scopeio_axis__def = $(LIB_HDL4FPGA)/scopeio_axis/def.dat
HDL4FPGA__scopeio_axis = $(LIB_HDL4FPGA)/scopeio_axis/_primary.dat
HDL4FPGA__scopeio_amp__beh = $(LIB_HDL4FPGA)/scopeio_amp/beh.dat
HDL4FPGA__scopeio_amp = $(LIB_HDL4FPGA)/scopeio_amp/_primary.dat
HDL4FPGA__scopeio__beh = $(LIB_HDL4FPGA)/scopeio/beh.dat
HDL4FPGA__scopeio = $(LIB_HDL4FPGA)/scopeio/_primary.dat
HDL4FPGA__rom__def = $(LIB_HDL4FPGA)/rom/def.dat
HDL4FPGA__rom = $(LIB_HDL4FPGA)/rom/_primary.dat
HDL4FPGA__pgm_delay__mix = $(LIB_HDL4FPGA)/pgm_delay/mix.dat
HDL4FPGA__pgm_delay = $(LIB_HDL4FPGA)/pgm_delay/_primary.dat
HDL4FPGA__omdr__beh = $(LIB_HDL4FPGA)/omdr/beh.dat
HDL4FPGA__omdr = $(LIB_HDL4FPGA)/omdr/_primary.dat
HDL4FPGA__oddrt__ecp3 = $(LIB_HDL4FPGA)/oddrt/ecp3.dat
HDL4FPGA__oddrt = $(LIB_HDL4FPGA)/oddrt/_primary.dat
HDL4FPGA__oddrdqst__ecp3 = $(LIB_HDL4FPGA)/oddrdqst/ecp3.dat
HDL4FPGA__oddrdqst = $(LIB_HDL4FPGA)/oddrdqst/_primary.dat
HDL4FPGA__oddrdqs__ecp3 = $(LIB_HDL4FPGA)/oddrdqs/ecp3.dat
HDL4FPGA__oddrdqs = $(LIB_HDL4FPGA)/oddrdqs/_primary.dat
HDL4FPGA__oddr__ecp3 = $(LIB_HDL4FPGA)/oddr/ecp3.dat
HDL4FPGA__oddr = $(LIB_HDL4FPGA)/oddr/_primary.dat
HDL4FPGA__modeline_calculator__body = $(LIB_HDL4FPGA)/modeline_calculator/body.dat
HDL4FPGA__modeline_calculator = $(LIB_HDL4FPGA)/modeline_calculator/_primary.dat
HDL4FPGA__miitx_dll__mix = $(LIB_HDL4FPGA)/miitx_dll/mix.dat
HDL4FPGA__miitx_dll = $(LIB_HDL4FPGA)/miitx_dll/_primary.dat
HDL4FPGA__miirx_pre__def = $(LIB_HDL4FPGA)/miirx_pre/def.dat
HDL4FPGA__miirx_pre = $(LIB_HDL4FPGA)/miirx_pre/_primary.dat
HDL4FPGA__mii_romcmp__def = $(LIB_HDL4FPGA)/mii_romcmp/def.dat
HDL4FPGA__mii_romcmp = $(LIB_HDL4FPGA)/mii_romcmp/_primary.dat
HDL4FPGA__mii_rom__def = $(LIB_HDL4FPGA)/mii_rom/def.dat
HDL4FPGA__mii_rom = $(LIB_HDL4FPGA)/mii_rom/_primary.dat
HDL4FPGA__mii_ram__def = $(LIB_HDL4FPGA)/mii_ram/def.dat
HDL4FPGA__mii_ram = $(LIB_HDL4FPGA)/mii_ram/_primary.dat
HDL4FPGA__mii_pllcmp__def = $(LIB_HDL4FPGA)/mii_pllcmp/def.dat
HDL4FPGA__mii_pllcmp = $(LIB_HDL4FPGA)/mii_pllcmp/_primary.dat
HDL4FPGA__mii_pll2ser__def = $(LIB_HDL4FPGA)/mii_pll2ser/def.dat
HDL4FPGA__mii_pll2ser = $(LIB_HDL4FPGA)/mii_pll2ser/_primary.dat
HDL4FPGA__mii_ipcfg__struct = $(LIB_HDL4FPGA)/mii_ipcfg/struct.dat
HDL4FPGA__mii_ipcfg = $(LIB_HDL4FPGA)/mii_ipcfg/_primary.dat
HDL4FPGA__mii_crc32__def = $(LIB_HDL4FPGA)/mii_crc32/def.dat
HDL4FPGA__mii_crc32 = $(LIB_HDL4FPGA)/mii_crc32/_primary.dat
HDL4FPGA__mii_cmp__def = $(LIB_HDL4FPGA)/mii_cmp/def.dat
HDL4FPGA__mii_cmp = $(LIB_HDL4FPGA)/mii_cmp/_primary.dat
HDL4FPGA__mii_cat__def = $(LIB_HDL4FPGA)/mii_cat/def.dat
HDL4FPGA__mii_cat = $(LIB_HDL4FPGA)/mii_cat/_primary.dat
HDL4FPGA__mii_1chksum__beh = $(LIB_HDL4FPGA)/mii_1chksum/beh.dat
HDL4FPGA__mii_1chksum = $(LIB_HDL4FPGA)/mii_1chksum/_primary.dat
HDL4FPGA__lfsr__beh = $(LIB_HDL4FPGA)/lfsr/beh.dat
HDL4FPGA__lfsr = $(LIB_HDL4FPGA)/lfsr/_primary.dat
HDL4FPGA__iofifo__mix = $(LIB_HDL4FPGA)/iofifo/mix.dat
HDL4FPGA__iofifo = $(LIB_HDL4FPGA)/iofifo/_primary.dat
HDL4FPGA__iddr__ecp3 = $(LIB_HDL4FPGA)/iddr/ecp3.dat
HDL4FPGA__iddr = $(LIB_HDL4FPGA)/iddr/_primary.dat
HDL4FPGA__graphic__def = $(LIB_HDL4FPGA)/graphic/def.dat
HDL4FPGA__graphic = $(LIB_HDL4FPGA)/graphic/_primary.dat
HDL4FPGA__grant__def = $(LIB_HDL4FPGA)/grant/def.dat
HDL4FPGA__grant = $(LIB_HDL4FPGA)/grant/_primary.dat
HDL4FPGA__fifo__def = $(LIB_HDL4FPGA)/fifo/def.dat
HDL4FPGA__fifo = $(LIB_HDL4FPGA)/fifo/_primary.dat
HDL4FPGA__ff__xilinx = $(LIB_HDL4FPGA)/ff/xilinx.dat
HDL4FPGA__ff = $(LIB_HDL4FPGA)/ff/_primary.dat
HDL4FPGA__ecp3_ddrphy__lscc = $(LIB_HDL4FPGA)/ecp3_ddrphy/lscc.dat
HDL4FPGA__ecp3_ddrphy = $(LIB_HDL4FPGA)/ecp3_ddrphy/_primary.dat
HDL4FPGA__ecp3_ddrdqphy__lscc = $(LIB_HDL4FPGA)/ecp3_ddrdqphy/lscc.dat
HDL4FPGA__ecp3_ddrdqphy = $(LIB_HDL4FPGA)/ecp3_ddrdqphy/_primary.dat
HDL4FPGA__ecp3_ddrbaphy__lscc = $(LIB_HDL4FPGA)/ecp3_ddrbaphy/lscc.dat
HDL4FPGA__ecp3_ddrbaphy = $(LIB_HDL4FPGA)/ecp3_ddrbaphy/_primary.dat
HDL4FPGA__dtos__def = $(LIB_HDL4FPGA)/dtos/def.dat
HDL4FPGA__dtos = $(LIB_HDL4FPGA)/dtos/_primary.dat
HDL4FPGA__draw_vline__def = $(LIB_HDL4FPGA)/draw_vline/def.dat
HDL4FPGA__draw_vline = $(LIB_HDL4FPGA)/draw_vline/_primary.dat
HDL4FPGA__draw_line__def = $(LIB_HDL4FPGA)/draw_line/def.dat
HDL4FPGA__draw_line = $(LIB_HDL4FPGA)/draw_line/_primary.dat
HDL4FPGA__dpram__def = $(LIB_HDL4FPGA)/dpram/def.dat
HDL4FPGA__dpram = $(LIB_HDL4FPGA)/dpram/_primary.dat
HDL4FPGA__dmatrans__def = $(LIB_HDL4FPGA)/dmatrans/def.dat
HDL4FPGA__dmatrans = $(LIB_HDL4FPGA)/dmatrans/_primary.dat
HDL4FPGA__dmactlr__def = $(LIB_HDL4FPGA)/dmactlr/def.dat
HDL4FPGA__dmactlr = $(LIB_HDL4FPGA)/dmactlr/_primary.dat
HDL4FPGA__dfsdcm__spartan3 = $(LIB_HDL4FPGA)/dfsdcm/spartan3.dat
HDL4FPGA__dfsdcm = $(LIB_HDL4FPGA)/dfsdcm/_primary.dat
HDL4FPGA__dfs__xilinx = $(LIB_HDL4FPGA)/dfs/xilinx.dat
HDL4FPGA__dfs = $(LIB_HDL4FPGA)/dfs/_primary.dat
HDL4FPGA__desser__mux = $(LIB_HDL4FPGA)/desser/mux.dat
HDL4FPGA__desser = $(LIB_HDL4FPGA)/desser/_primary.dat
HDL4FPGA__ddrwl__beh = $(LIB_HDL4FPGA)/ddrwl/beh.dat
HDL4FPGA__ddrwl = $(LIB_HDL4FPGA)/ddrwl/_primary.dat
HDL4FPGA__ddrto__spartan3 = $(LIB_HDL4FPGA)/ddrto/spartan3.dat
HDL4FPGA__ddrto = $(LIB_HDL4FPGA)/ddrto/_primary.dat
HDL4FPGA__ddrpll__ecp3 = $(LIB_HDL4FPGA)/ddrpll/ecp3.dat
HDL4FPGA__ddrpll = $(LIB_HDL4FPGA)/ddrpll/_primary.dat
HDL4FPGA__ddro__spartan3 = $(LIB_HDL4FPGA)/ddro/spartan3.dat
HDL4FPGA__ddro = $(LIB_HDL4FPGA)/ddro/_primary.dat
HDL4FPGA__ddrdma__def = $(LIB_HDL4FPGA)/ddrdma/def.dat
HDL4FPGA__ddrdma = $(LIB_HDL4FPGA)/ddrdma/_primary.dat
HDL4FPGA__ddr_wrfifo__struct = $(LIB_HDL4FPGA)/ddr_wrfifo/struct.dat
HDL4FPGA__ddr_wrfifo = $(LIB_HDL4FPGA)/ddr_wrfifo/_primary.dat
HDL4FPGA__ddr_timer__def = $(LIB_HDL4FPGA)/ddr_timer/def.dat
HDL4FPGA__ddr_timer = $(LIB_HDL4FPGA)/ddr_timer/_primary.dat
HDL4FPGA__ddr_sch__def = $(LIB_HDL4FPGA)/ddr_sch/def.dat
HDL4FPGA__ddr_sch = $(LIB_HDL4FPGA)/ddr_sch/_primary.dat
HDL4FPGA__ddr_rdfifo__struct = $(LIB_HDL4FPGA)/ddr_rdfifo/struct.dat
HDL4FPGA__ddr_rdfifo = $(LIB_HDL4FPGA)/ddr_rdfifo/_primary.dat
HDL4FPGA__ddr_ph__slr = $(LIB_HDL4FPGA)/ddr_ph/slr.dat
HDL4FPGA__ddr_ph = $(LIB_HDL4FPGA)/ddr_ph/_primary.dat
HDL4FPGA__ddr_pgm__registered = $(LIB_HDL4FPGA)/ddr_pgm/registered.dat
HDL4FPGA__ddr_pgm = $(LIB_HDL4FPGA)/ddr_pgm/_primary.dat
HDL4FPGA__ddr_param__body = $(LIB_HDL4FPGA)/ddr_param/body.dat
HDL4FPGA__ddr_param = $(LIB_HDL4FPGA)/ddr_param/_primary.dat
HDL4FPGA__ddr_mpu__arch = $(LIB_HDL4FPGA)/ddr_mpu/arch.dat
HDL4FPGA__ddr_mpu = $(LIB_HDL4FPGA)/ddr_mpu/_primary.dat
HDL4FPGA__ddr_init__def = $(LIB_HDL4FPGA)/ddr_init/def.dat
HDL4FPGA__ddr_init = $(LIB_HDL4FPGA)/ddr_init/_primary.dat
HDL4FPGA__ddr_db__body = $(LIB_HDL4FPGA)/ddr_db/body.dat
HDL4FPGA__ddr_db = $(LIB_HDL4FPGA)/ddr_db/_primary.dat
HDL4FPGA__ddr_ctlr__mix = $(LIB_HDL4FPGA)/ddr_ctlr/mix.dat
HDL4FPGA__ddr_ctlr = $(LIB_HDL4FPGA)/ddr_ctlr/_primary.dat
HDL4FPGA__ddr3iob__ecp3 = $(LIB_HDL4FPGA)/ddr3iob/ecp3.dat
HDL4FPGA__ddr3iob = $(LIB_HDL4FPGA)/ddr3iob/_primary.dat
HDL4FPGA__dbram__xilinx = $(LIB_HDL4FPGA)/dbram/xilinx.dat
HDL4FPGA__dbram__lscc = $(LIB_HDL4FPGA)/dbram/lscc.dat
HDL4FPGA__dbram = $(LIB_HDL4FPGA)/dbram/_primary.dat
HDL4FPGA__dbdbbl__def = $(LIB_HDL4FPGA)/dbdbbl/def.dat
HDL4FPGA__dbdbbl = $(LIB_HDL4FPGA)/dbdbbl/_primary.dat
HDL4FPGA__cp850x8x8x128to255 = $(LIB_HDL4FPGA)/cp850x8x8x128to255/_primary.dat
HDL4FPGA__cp850x8x8x0to127 = $(LIB_HDL4FPGA)/cp850x8x8x0to127/_primary.dat
HDL4FPGA__cp850x8x16x128to255 = $(LIB_HDL4FPGA)/cp850x8x16x128to255/_primary.dat
HDL4FPGA__cp850x8x16x0to127 = $(LIB_HDL4FPGA)/cp850x8x16x0to127/_primary.dat
HDL4FPGA__cntrcs__def = $(LIB_HDL4FPGA)/cntrcs/def.dat
HDL4FPGA__cntrcs = $(LIB_HDL4FPGA)/cntrcs/_primary.dat
HDL4FPGA__clk_start__ecp3 = $(LIB_HDL4FPGA)/clk_start/ecp3.dat
HDL4FPGA__clk_start = $(LIB_HDL4FPGA)/clk_start/_primary.dat
HDL4FPGA__cgafonts__body = $(LIB_HDL4FPGA)/cgafonts/body.dat
HDL4FPGA__cgafonts = $(LIB_HDL4FPGA)/cgafonts/_primary.dat
HDL4FPGA__cga_rom__beh = $(LIB_HDL4FPGA)/cga_rom/beh.dat
HDL4FPGA__cga_rom = $(LIB_HDL4FPGA)/cga_rom/_primary.dat
HDL4FPGA__cga_adapter__struct = $(LIB_HDL4FPGA)/cga_adapter/struct.dat
HDL4FPGA__cga_adapter = $(LIB_HDL4FPGA)/cga_adapter/_primary.dat
HDL4FPGA__btof__def = $(LIB_HDL4FPGA)/btof/def.dat
HDL4FPGA__btof = $(LIB_HDL4FPGA)/btof/_primary.dat
HDL4FPGA__btod__def = $(LIB_HDL4FPGA)/btod/def.dat
HDL4FPGA__btod = $(LIB_HDL4FPGA)/btod/_primary.dat
HDL4FPGA__box_edges__def = $(LIB_HDL4FPGA)/box_edges/def.dat
HDL4FPGA__box_edges = $(LIB_HDL4FPGA)/box_edges/_primary.dat
HDL4FPGA__bcdfonts = $(LIB_HDL4FPGA)/bcdfonts/_primary.dat
HDL4FPGA__bcddiv2e__def = $(LIB_HDL4FPGA)/bcddiv2e/def.dat
HDL4FPGA__bcddiv2e = $(LIB_HDL4FPGA)/bcddiv2e/_primary.dat
HDL4FPGA__barrel__beh = $(LIB_HDL4FPGA)/barrel/beh.dat
HDL4FPGA__barrel = $(LIB_HDL4FPGA)/barrel/_primary.dat
HDL4FPGA__arbiter__mix = $(LIB_HDL4FPGA)/arbiter/mix.dat
HDL4FPGA__arbiter = $(LIB_HDL4FPGA)/arbiter/_primary.dat
HDL4FPGA__align__arch = $(LIB_HDL4FPGA)/align/arch.dat
HDL4FPGA__align = $(LIB_HDL4FPGA)/align/_primary.dat
HDL4FPGA__aff__xilinx = $(LIB_HDL4FPGA)/aff/xilinx.dat
HDL4FPGA__aff = $(LIB_HDL4FPGA)/aff/_primary.dat
HDL4FPGA__adjdqs__beh = $(LIB_HDL4FPGA)/adjdqs/beh.dat
HDL4FPGA__adjdqs = $(LIB_HDL4FPGA)/adjdqs/_primary.dat
HDL4FPGA__adjdll__beh = $(LIB_HDL4FPGA)/adjdll/beh.dat
HDL4FPGA__adjdll = $(LIB_HDL4FPGA)/adjdll/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(HDL4FPGA__xcs3_ddrphy__xnlx) \
    $(HDL4FPGA__xcs3_ddrphy) \
    $(HDL4FPGA__xcs3_ddrdqphy__xlnx) \
    $(HDL4FPGA__xcs3_ddrdqphy) \
    $(HDL4FPGA__xcs3_ddrbaphy__xlnx) \
    $(HDL4FPGA__xcs3_ddrbaphy) \
    $(HDL4FPGA__videopkg__body) \
    $(HDL4FPGA__videopkg) \
    $(HDL4FPGA__videobox_layout__def) \
    $(HDL4FPGA__videobox_layout) \
    $(HDL4FPGA__videobox__def) \
    $(HDL4FPGA__videobox) \
    $(HDL4FPGA__video_sync__mix) \
    $(HDL4FPGA__video_sync) \
    $(HDL4FPGA__vga2dvid__behavioral) \
    $(HDL4FPGA__vga2dvid) \
    $(HDL4FPGA__vector__def) \
    $(HDL4FPGA__vector) \
    $(HDL4FPGA__uart_tx__def) \
    $(HDL4FPGA__uart_tx) \
    $(HDL4FPGA__uart_rx__def) \
    $(HDL4FPGA__uart_rx) \
    $(HDL4FPGA__tmds_encoder__behavioral) \
    $(HDL4FPGA__tmds_encoder) \
    $(HDL4FPGA__timer__def) \
    $(HDL4FPGA__timer) \
    $(HDL4FPGA__textboxpkg__body) \
    $(HDL4FPGA__textboxpkg) \
    $(HDL4FPGA__stof__def) \
    $(HDL4FPGA__stof) \
    $(HDL4FPGA__std__body) \
    $(HDL4FPGA__std) \
    $(HDL4FPGA__sff__xilinx) \
    $(HDL4FPGA__sff) \
    $(HDL4FPGA__serdes__def) \
    $(HDL4FPGA__serdes) \
    $(HDL4FPGA__sdrphy__ecp) \
    $(HDL4FPGA__sdrphy) \
    $(HDL4FPGA__sdrdqphy__ecp) \
    $(HDL4FPGA__sdrdqphy) \
    $(HDL4FPGA__sdrbaphy__ecp) \
    $(HDL4FPGA__sdrbaphy) \
    $(HDL4FPGA__scopeiopkg__body) \
    $(HDL4FPGA__scopeiopkg) \
    $(HDL4FPGA__scopeio_video__beh) \
    $(HDL4FPGA__scopeio_video) \
    $(HDL4FPGA__scopeio_udpipdaisy__beh) \
    $(HDL4FPGA__scopeio_udpipdaisy) \
    $(HDL4FPGA__scopeio_trigger__beh) \
    $(HDL4FPGA__scopeio_trigger) \
    $(HDL4FPGA__scopeio_tracer__def) \
    $(HDL4FPGA__scopeio_tracer) \
    $(HDL4FPGA__scopeio_textbox__def) \
    $(HDL4FPGA__scopeio_textbox) \
    $(HDL4FPGA__scopeio_tds__mix) \
    $(HDL4FPGA__scopeio_tds) \
    $(HDL4FPGA__scopeio_sin__beh) \
    $(HDL4FPGA__scopeio_sin) \
    $(HDL4FPGA__scopeio_segment__def) \
    $(HDL4FPGA__scopeio_segment) \
    $(HDL4FPGA__scopeio_rgtrvtaxis__def) \
    $(HDL4FPGA__scopeio_rgtrvtaxis) \
    $(HDL4FPGA__scopeio_rgtrtrigger__def) \
    $(HDL4FPGA__scopeio_rgtrtrigger) \
    $(HDL4FPGA__scopeio_rgtrpointer__def) \
    $(HDL4FPGA__scopeio_rgtrpointer) \
    $(HDL4FPGA__scopeio_rgtrpalette__def) \
    $(HDL4FPGA__scopeio_rgtrpalette) \
    $(HDL4FPGA__scopeio_rgtrmyip__def) \
    $(HDL4FPGA__scopeio_rgtrmyip) \
    $(HDL4FPGA__scopeio_rgtrhzaxis__def) \
    $(HDL4FPGA__scopeio_rgtrhzaxis) \
    $(HDL4FPGA__scopeio_rgtrgain__def) \
    $(HDL4FPGA__scopeio_rgtrgain) \
    $(HDL4FPGA__scopeio_rgtr__def) \
    $(HDL4FPGA__scopeio_rgtr) \
    $(HDL4FPGA__scopeio_resize__beh) \
    $(HDL4FPGA__scopeio_resize) \
    $(HDL4FPGA__scopeio_pointer__beh) \
    $(HDL4FPGA__scopeio_pointer) \
    $(HDL4FPGA__scopeio_palette__beh) \
    $(HDL4FPGA__scopeio_palette) \
    $(HDL4FPGA__scopeio_miiudp__struct) \
    $(HDL4FPGA__scopeio_miiudp) \
    $(HDL4FPGA__scopeio_layout__beh) \
    $(HDL4FPGA__scopeio_layout) \
    $(HDL4FPGA__scopeio_istreamdaisy__beh) \
    $(HDL4FPGA__scopeio_istreamdaisy) \
    $(HDL4FPGA__scopeio_istream__struct) \
    $(HDL4FPGA__scopeio_istream) \
    $(HDL4FPGA__scopeio_grid__def) \
    $(HDL4FPGA__scopeio_grid) \
    $(HDL4FPGA__scopeio_float2btof__def) \
    $(HDL4FPGA__scopeio_float2btof) \
    $(HDL4FPGA__scopeio_downsampler__beh) \
    $(HDL4FPGA__scopeio_downsampler) \
    $(HDL4FPGA__scopeio_capture__beh) \
    $(HDL4FPGA__scopeio_capture) \
    $(HDL4FPGA__scopeio_btof__def) \
    $(HDL4FPGA__scopeio_btof) \
    $(HDL4FPGA__scopeio_axis__def) \
    $(HDL4FPGA__scopeio_axis) \
    $(HDL4FPGA__scopeio_amp__beh) \
    $(HDL4FPGA__scopeio_amp) \
    $(HDL4FPGA__scopeio__beh) \
    $(HDL4FPGA__scopeio) \
    $(HDL4FPGA__rom__def) \
    $(HDL4FPGA__rom) \
    $(HDL4FPGA__pgm_delay__mix) \
    $(HDL4FPGA__pgm_delay) \
    $(HDL4FPGA__omdr__beh) \
    $(HDL4FPGA__omdr) \
    $(HDL4FPGA__oddrt__ecp3) \
    $(HDL4FPGA__oddrt) \
    $(HDL4FPGA__oddrdqst__ecp3) \
    $(HDL4FPGA__oddrdqst) \
    $(HDL4FPGA__oddrdqs__ecp3) \
    $(HDL4FPGA__oddrdqs) \
    $(HDL4FPGA__oddr__ecp3) \
    $(HDL4FPGA__oddr) \
    $(HDL4FPGA__modeline_calculator__body) \
    $(HDL4FPGA__modeline_calculator) \
    $(HDL4FPGA__miitx_dll__mix) \
    $(HDL4FPGA__miitx_dll) \
    $(HDL4FPGA__miirx_pre__def) \
    $(HDL4FPGA__miirx_pre) \
    $(HDL4FPGA__mii_romcmp__def) \
    $(HDL4FPGA__mii_romcmp) \
    $(HDL4FPGA__mii_rom__def) \
    $(HDL4FPGA__mii_rom) \
    $(HDL4FPGA__mii_ram__def) \
    $(HDL4FPGA__mii_ram) \
    $(HDL4FPGA__mii_pllcmp__def) \
    $(HDL4FPGA__mii_pllcmp) \
    $(HDL4FPGA__mii_pll2ser__def) \
    $(HDL4FPGA__mii_pll2ser) \
    $(HDL4FPGA__mii_ipcfg__struct) \
    $(HDL4FPGA__mii_ipcfg) \
    $(HDL4FPGA__mii_crc32__def) \
    $(HDL4FPGA__mii_crc32) \
    $(HDL4FPGA__mii_cmp__def) \
    $(HDL4FPGA__mii_cmp) \
    $(HDL4FPGA__mii_cat__def) \
    $(HDL4FPGA__mii_cat) \
    $(HDL4FPGA__mii_1chksum__beh) \
    $(HDL4FPGA__mii_1chksum) \
    $(HDL4FPGA__lfsr__beh) \
    $(HDL4FPGA__lfsr) \
    $(HDL4FPGA__iofifo__mix) \
    $(HDL4FPGA__iofifo) \
    $(HDL4FPGA__iddr__ecp3) \
    $(HDL4FPGA__iddr) \
    $(HDL4FPGA__graphic__def) \
    $(HDL4FPGA__graphic) \
    $(HDL4FPGA__grant__def) \
    $(HDL4FPGA__grant) \
    $(HDL4FPGA__fifo__def) \
    $(HDL4FPGA__fifo) \
    $(HDL4FPGA__ff__xilinx) \
    $(HDL4FPGA__ff) \
    $(HDL4FPGA__ecp3_ddrphy__lscc) \
    $(HDL4FPGA__ecp3_ddrphy) \
    $(HDL4FPGA__ecp3_ddrdqphy__lscc) \
    $(HDL4FPGA__ecp3_ddrdqphy) \
    $(HDL4FPGA__ecp3_ddrbaphy__lscc) \
    $(HDL4FPGA__ecp3_ddrbaphy) \
    $(HDL4FPGA__dtos__def) \
    $(HDL4FPGA__dtos) \
    $(HDL4FPGA__draw_vline__def) \
    $(HDL4FPGA__draw_vline) \
    $(HDL4FPGA__draw_line__def) \
    $(HDL4FPGA__draw_line) \
    $(HDL4FPGA__dpram__def) \
    $(HDL4FPGA__dpram) \
    $(HDL4FPGA__dmatrans__def) \
    $(HDL4FPGA__dmatrans) \
    $(HDL4FPGA__dmactlr__def) \
    $(HDL4FPGA__dmactlr) \
    $(HDL4FPGA__dfsdcm__spartan3) \
    $(HDL4FPGA__dfsdcm) \
    $(HDL4FPGA__dfs__xilinx) \
    $(HDL4FPGA__dfs) \
    $(HDL4FPGA__desser__mux) \
    $(HDL4FPGA__desser) \
    $(HDL4FPGA__ddrwl__beh) \
    $(HDL4FPGA__ddrwl) \
    $(HDL4FPGA__ddrto__spartan3) \
    $(HDL4FPGA__ddrto) \
    $(HDL4FPGA__ddrpll__ecp3) \
    $(HDL4FPGA__ddrpll) \
    $(HDL4FPGA__ddro__spartan3) \
    $(HDL4FPGA__ddro) \
    $(HDL4FPGA__ddrdma__def) \
    $(HDL4FPGA__ddrdma) \
    $(HDL4FPGA__ddr_wrfifo__struct) \
    $(HDL4FPGA__ddr_wrfifo) \
    $(HDL4FPGA__ddr_timer__def) \
    $(HDL4FPGA__ddr_timer) \
    $(HDL4FPGA__ddr_sch__def) \
    $(HDL4FPGA__ddr_sch) \
    $(HDL4FPGA__ddr_rdfifo__struct) \
    $(HDL4FPGA__ddr_rdfifo) \
    $(HDL4FPGA__ddr_ph__slr) \
    $(HDL4FPGA__ddr_ph) \
    $(HDL4FPGA__ddr_pgm__registered) \
    $(HDL4FPGA__ddr_pgm) \
    $(HDL4FPGA__ddr_param__body) \
    $(HDL4FPGA__ddr_param) \
    $(HDL4FPGA__ddr_mpu__arch) \
    $(HDL4FPGA__ddr_mpu) \
    $(HDL4FPGA__ddr_init__def) \
    $(HDL4FPGA__ddr_init) \
    $(HDL4FPGA__ddr_db__body) \
    $(HDL4FPGA__ddr_db) \
    $(HDL4FPGA__ddr_ctlr__mix) \
    $(HDL4FPGA__ddr_ctlr) \
    $(HDL4FPGA__ddr3iob__ecp3) \
    $(HDL4FPGA__ddr3iob) \
    $(HDL4FPGA__dbram__xilinx) \
    $(HDL4FPGA__dbram__lscc) \
    $(HDL4FPGA__dbram) \
    $(HDL4FPGA__dbdbbl__def) \
    $(HDL4FPGA__dbdbbl) \
    $(HDL4FPGA__cp850x8x8x128to255) \
    $(HDL4FPGA__cp850x8x8x0to127) \
    $(HDL4FPGA__cp850x8x16x128to255) \
    $(HDL4FPGA__cp850x8x16x0to127) \
    $(HDL4FPGA__cntrcs__def) \
    $(HDL4FPGA__cntrcs) \
    $(HDL4FPGA__clk_start__ecp3) \
    $(HDL4FPGA__clk_start) \
    $(HDL4FPGA__cgafonts__body) \
    $(HDL4FPGA__cgafonts) \
    $(HDL4FPGA__cga_rom__beh) \
    $(HDL4FPGA__cga_rom) \
    $(HDL4FPGA__cga_adapter__struct) \
    $(HDL4FPGA__cga_adapter) \
    $(HDL4FPGA__btof__def) \
    $(HDL4FPGA__btof) \
    $(HDL4FPGA__btod__def) \
    $(HDL4FPGA__btod) \
    $(HDL4FPGA__box_edges__def) \
    $(HDL4FPGA__box_edges) \
    $(HDL4FPGA__bcdfonts) \
    $(HDL4FPGA__bcddiv2e__def) \
    $(HDL4FPGA__bcddiv2e) \
    $(HDL4FPGA__barrel__beh) \
    $(HDL4FPGA__barrel) \
    $(HDL4FPGA__arbiter__mix) \
    $(HDL4FPGA__arbiter) \
    $(HDL4FPGA__align__arch) \
    $(HDL4FPGA__align) \
    $(HDL4FPGA__aff__xilinx) \
    $(HDL4FPGA__aff) \
    $(HDL4FPGA__adjdqs__beh) \
    $(HDL4FPGA__adjdqs) \
    $(HDL4FPGA__adjdll__beh) \
    $(HDL4FPGA__adjdll)

$(HDL4FPGA__adjdll) \
$(HDL4FPGA__adjdll__beh) : ../latticesemi/ecp3/adjdll.vhd \
		$(HDL4FPGA__ff) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP3__components)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/adjdll.vhd

$(HDL4FPGA__adjdqs) \
$(HDL4FPGA__adjdqs__beh) : ../latticesemi/ecp3/adjdqs.vhd \
		$(HDL4FPGA__ff) \
		$(HDL4FPGA__std) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/adjdqs.vhd

$(HDL4FPGA__align) \
$(HDL4FPGA__align__arch) : ../common/align.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/align.vhd

$(HDL4FPGA__arbiter) \
$(HDL4FPGA__arbiter__mix) : ../common/arbiter.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/arbiter.vhd

$(HDL4FPGA__barrel) \
$(HDL4FPGA__barrel__beh) : ../common/barrel.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/barrel.vhd

$(HDL4FPGA__bcddiv2e) \
$(HDL4FPGA__bcddiv2e__def) : ../common/bcddiv2e.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../common/bcddiv2e.vhd

$(HDL4FPGA__bcdfonts) : ../video/fonts/bcdfonts.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/bcdfonts.vhd

$(HDL4FPGA__btod) \
$(HDL4FPGA__btod__def) : ../common/btod.vhd \
		$(HDL4FPGA__dbdbbl) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/btod.vhd

$(HDL4FPGA__btof) \
$(HDL4FPGA__btof__def) : ../common/btof.vhd \
		$(HDL4FPGA__vector) \
		$(HDL4FPGA__stof) \
		$(HDL4FPGA__dtos) \
		$(HDL4FPGA__btod) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/btof.vhd

$(HDL4FPGA__cga_adapter) \
$(HDL4FPGA__cga_adapter__struct) : ../video/cga_adapter.vhd \
		$(HDL4FPGA__cga_rom) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/cga_adapter.vhd

$(HDL4FPGA__cga_rom) \
$(HDL4FPGA__cga_rom__beh) : ../video/cga_rom.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__rom) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/cga_rom.vhd

$(HDL4FPGA__cgafonts) \
$(HDL4FPGA__cgafonts__body) : ../video/cgafonts.vhd \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/cgafonts.vhd

$(HDL4FPGA__clk_start) \
$(HDL4FPGA__clk_start__ecp3) : ../latticesemi/ecp3/clkstart.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/clkstart.vhd

$(HDL4FPGA__cntrcs) \
$(HDL4FPGA__cntrcs__def) : ../common/cntrcs.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/cntrcs.vhd

$(HDL4FPGA__cp850x8x16x0to127) : ../video/fonts/cp850x8x16x0to127.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x16x0to127.vhd

$(HDL4FPGA__cp850x8x16x128to255) : ../video/fonts/cp850x8x16x128to255.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x16x128to255.vhd

$(HDL4FPGA__cp850x8x8x0to127) : ../video/fonts/cp850x8x8x0to127.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x8x0to127.vhd

$(HDL4FPGA__cp850x8x8x128to255) : ../video/fonts/cp850x8x8x128to255.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x8x128to255.vhd

$(HDL4FPGA__dbdbbl) \
$(HDL4FPGA__dbdbbl__def) : ../common/dbdbbl.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/dbdbbl.vhd

$(HDL4FPGA__dbram) \
$(HDL4FPGA__dbram__lscc) : ../latticesemi/ecp3/dbram.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP3__components)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/dbram.vhd

$(HDL4FPGA__dbram__xilinx) : ../xilinx/dbram.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__dbram) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/dbram.vhd

$(HDL4FPGA__ddr3iob) \
$(HDL4FPGA__ddr3iob__ecp3) : ../latticesemi/ecp3/ddr3iob.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/ddr3iob.vhd

$(HDL4FPGA__ddr_ctlr) \
$(HDL4FPGA__ddr_ctlr__mix) : ../ddr/ddr_ctlr.vhd \
		$(HDL4FPGA__ddr_wrfifo) \
		$(HDL4FPGA__barrel) \
		$(HDL4FPGA__ddr_rdfifo) \
		$(HDL4FPGA__ddr_sch) \
		$(HDL4FPGA__ddr_mpu) \
		$(HDL4FPGA__ddr_pgm) \
		$(HDL4FPGA__ddr_init) \
		$(HDL4FPGA__ddr_param) \
		$(HDL4FPGA__ddr_db) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_ctlr.vhd

$(HDL4FPGA__ddr_db) \
$(HDL4FPGA__ddr_db__body) : ../ddr/ddr_db.vhd \
		$(HDL4FPGA__std) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_db.vhd

$(HDL4FPGA__ddr_init) \
$(HDL4FPGA__ddr_init__def) : ../ddr/ddr_init.vhd \
		$(HDL4FPGA__ddr_timer) \
		$(HDL4FPGA__ddr_db) \
		$(HDL4FPGA__ddr_param) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_init.vhd

$(HDL4FPGA__ddr_mpu) \
$(HDL4FPGA__ddr_mpu__arch) : ../ddr/ddr_mpu.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_mpu.vhd

$(HDL4FPGA__ddr_param) \
$(HDL4FPGA__ddr_param__body) : ../ddr/ddr_param.vhd \
		$(HDL4FPGA__ddr_db) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_param.vhd

$(HDL4FPGA__ddr_pgm) \
$(HDL4FPGA__ddr_pgm__registered) : ../ddr/ddr_pgm.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_pgm.vhd

$(HDL4FPGA__ddr_ph) \
$(HDL4FPGA__ddr_ph__slr) : ../ddr/ddr_ph.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_ph.vhd

$(HDL4FPGA__ddr_rdfifo) \
$(HDL4FPGA__ddr_rdfifo__struct) : ../ddr/ddr_rdfifo.vhd \
		$(HDL4FPGA__iofifo) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_rdfifo.vhd

$(HDL4FPGA__ddr_sch) \
$(HDL4FPGA__ddr_sch__def) : ../ddr/ddr_sch.vhd \
		$(HDL4FPGA__ddr_ph) \
		$(HDL4FPGA__ddr_db) \
		$(HDL4FPGA__ddr_param) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_sch.vhd

$(HDL4FPGA__ddr_timer) \
$(HDL4FPGA__ddr_timer__def) : ../ddr/ddr_timer.vhd \
		$(HDL4FPGA__timer) \
		$(HDL4FPGA__ddr_db) \
		$(HDL4FPGA__ddr_param) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_timer.vhd

$(HDL4FPGA__ddr_wrfifo) \
$(HDL4FPGA__ddr_wrfifo__struct) : ../ddr/ddr_wrfifo.vhd \
		$(HDL4FPGA__iofifo) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_wrfifo.vhd

$(HDL4FPGA__ddrdma) \
$(HDL4FPGA__ddrdma__def) : ../ddr/ddrdma.vhd \
		$(HDL4FPGA__cntrcs) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddrdma.vhd

$(HDL4FPGA__ddrpll) \
$(HDL4FPGA__ddrpll__ecp3) : ../../ecp3versa/scopeio/ddrpll.vhd \
		$(HDL4FPGA__adjdll) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP3__components)
	$(VCOM) -2002 -work hdl4fpga ../../ecp3versa/scopeio/ddrpll.vhd

$(HDL4FPGA__ddro) \
$(HDL4FPGA__ddro__spartan3) \
$(HDL4FPGA__ddrto) \
$(HDL4FPGA__ddrto__spartan3) : ../xilinx/spartan3/ddro.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/spartan3/ddro.vhd

$(HDL4FPGA__ddrwl) \
$(HDL4FPGA__ddrwl__beh) : ../latticesemi/ecp3/ddrwl.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/ddrwl.vhd

$(HDL4FPGA__desser) \
$(HDL4FPGA__desser__mux) : ../common/desser.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/desser.vhd

$(HDL4FPGA__dfs) \
$(HDL4FPGA__dfs__xilinx) : ../xilinx/dfs.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/dfs.vhd

$(HDL4FPGA__dfsdcm) \
$(HDL4FPGA__dfsdcm__spartan3) : ../xilinx/dfsdcm.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/dfsdcm.vhd

$(HDL4FPGA__dmactlr) \
$(HDL4FPGA__dmactlr__def) : ../ddr/dmactlr.vhd \
		$(HDL4FPGA__ddr_param) \
		$(HDL4FPGA__ddr_db) \
		$(HDL4FPGA__dmatrans) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__grant) \
		$(HDL4FPGA__align) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../ddr/dmactlr.vhd

$(HDL4FPGA__dmatrans) \
$(HDL4FPGA__dmatrans__def) : ../ddr/dmatrans.vhd \
		$(HDL4FPGA__ddrdma) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__ddr_param) \
		$(HDL4FPGA__ddr_db) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../ddr/dmatrans.vhd

$(HDL4FPGA__dpram) \
$(HDL4FPGA__dpram__def) : ../common/dpram.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/dpram.vhd

$(HDL4FPGA__dtos) \
$(HDL4FPGA__dtos__def) : ../common/dtos.vhd \
		$(HDL4FPGA__bcddiv2e) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/dtos.vhd

$(HDL4FPGA__ecp3_ddrbaphy) \
$(HDL4FPGA__ecp3_ddrbaphy__lscc) : ../latticesemi/ecp3/ecp3_ddrbaphy.vhd \
		$(ECP3__components) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/ecp3_ddrbaphy.vhd

$(HDL4FPGA__ecp3_ddrdqphy) \
$(HDL4FPGA__ecp3_ddrdqphy__lscc) : ../latticesemi/ecp3/ecp3_ddrdqphy.vhd \
		$(HDL4FPGA__std) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__adjdqs) \
		$(ECP3__components) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/ecp3_ddrdqphy.vhd

$(HDL4FPGA__ecp3_ddrphy) \
$(HDL4FPGA__ecp3_ddrphy__lscc) : ../latticesemi/ecp3/ecp3_ddrphy.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__ecp3_ddrdqphy) \
		$(HDL4FPGA__ff) \
		$(HDL4FPGA__aff) \
		$(HDL4FPGA__clk_start) \
		$(HDL4FPGA__ecp3_ddrbaphy) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(ECP3__components) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/ecp3_ddrphy.vhd

$(HDL4FPGA__fifo) \
$(HDL4FPGA__fifo__def) : ../common/fifo.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__dpram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/fifo.vhd

$(HDL4FPGA__grant) \
$(HDL4FPGA__grant__def) : ../common/grant.vhd \
		$(HDL4FPGA__arbiter) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/grant.vhd

$(HDL4FPGA__graphic) \
$(HDL4FPGA__graphic__def) : ../video/graphic.vhd \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/graphic.vhd

$(HDL4FPGA__iofifo) \
$(HDL4FPGA__iofifo__mix) : ../ddr/ddr_iofifo.vhd \
		$(HDL4FPGA__dbram) \
		$(HDL4FPGA__sff) \
		$(HDL4FPGA__aff) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../ddr/ddr_iofifo.vhd

$(HDL4FPGA__lfsr) \
$(HDL4FPGA__lfsr__beh) : ../common/lfsr.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/lfsr.vhd

$(HDL4FPGA__mii_1chksum) \
$(HDL4FPGA__mii_1chksum__beh) : ../mii/mii_1chksum.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_1chksum.vhd

$(HDL4FPGA__mii_cat) \
$(HDL4FPGA__mii_cat__def) : ../mii/mii_cat.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_cat.vhd

$(HDL4FPGA__mii_cmp) \
$(HDL4FPGA__mii_cmp__def) : ../mii/mii_cmp.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_cmp.vhd

$(HDL4FPGA__mii_crc32) \
$(HDL4FPGA__mii_crc32__def) : ../mii/mii_crc32.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_crc32.vhd

$(HDL4FPGA__mii_ipcfg) \
$(HDL4FPGA__mii_ipcfg__struct) : ../mii/mii_ipcfg.vhd \
		$(HDL4FPGA__mii_pllcmp) \
		$(HDL4FPGA__mii_1chksum) \
		$(HDL4FPGA__mii_pll2ser) \
		$(HDL4FPGA__mii_cat) \
		$(HDL4FPGA__mii_cmp) \
		$(HDL4FPGA__mii_romcmp) \
		$(HDL4FPGA__miirx_pre) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__miitx_dll) \
		$(HDL4FPGA__mii_rom) \
		$(HDL4FPGA__mii_ram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_ipcfg.vhd

$(HDL4FPGA__mii_pll2ser) \
$(HDL4FPGA__mii_pll2ser__def) : ../mii/mii_pll2ser.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_pll2ser.vhd

$(HDL4FPGA__mii_pllcmp) \
$(HDL4FPGA__mii_pllcmp__def) : ../mii/mii_pllcmp.vhd \
		$(HDL4FPGA__mii_pll2ser) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_pllcmp.vhd

$(HDL4FPGA__mii_ram) \
$(HDL4FPGA__mii_ram__def) : ../mii/mii_ram.vhd \
		$(HDL4FPGA__dpram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_ram.vhd

$(HDL4FPGA__mii_rom) \
$(HDL4FPGA__mii_rom__def) : ../mii/mii_rom.vhd \
		$(HDL4FPGA__rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_rom.vhd

$(HDL4FPGA__mii_romcmp) \
$(HDL4FPGA__mii_romcmp__def) : ../mii/mii_romcmp.vhd \
		$(HDL4FPGA__mii_rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_romcmp.vhd

$(HDL4FPGA__miirx_pre) \
$(HDL4FPGA__miirx_pre__def) : ../mii/miirx_pre.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/miirx_pre.vhd

$(HDL4FPGA__miitx_dll) \
$(HDL4FPGA__miitx_dll__mix) : ../mii/miitx_dll.vhd \
		$(HDL4FPGA__mii_crc32) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__mii_rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/miitx_dll.vhd

$(HDL4FPGA__modeline_calculator) \
$(HDL4FPGA__modeline_calculator__body) : ../video/modeline_calculator.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/modeline_calculator.vhd

$(HDL4FPGA__iddr) \
$(HDL4FPGA__iddr__ecp3) \
$(HDL4FPGA__oddr) \
$(HDL4FPGA__oddr__ecp3) \
$(HDL4FPGA__oddrdqs) \
$(HDL4FPGA__oddrdqs__ecp3) \
$(HDL4FPGA__oddrdqst) \
$(HDL4FPGA__oddrdqst__ecp3) \
$(HDL4FPGA__oddrt) \
$(HDL4FPGA__oddrt__ecp3) : ../latticesemi/ecp3/oddr.vhd \
		$(HDL4FPGA__ff) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP3__components)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/ecp3/oddr.vhd

$(HDL4FPGA__omdr) \
$(HDL4FPGA__omdr__beh) : ../xilinx/omdr.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/omdr.vhd

$(HDL4FPGA__pgm_delay) \
$(HDL4FPGA__pgm_delay__mix) : ../xilinx/pgm_delay.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/pgm_delay.vhd

$(HDL4FPGA__rom) \
$(HDL4FPGA__rom__def) : ../common/rom.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../common/rom.vhd

$(HDL4FPGA__scopeio) \
$(HDL4FPGA__scopeio__beh) : ../scope/scopeio.vhd \
		$(HDL4FPGA__scopeio_video) \
		$(HDL4FPGA__scopeio_amp) \
		$(HDL4FPGA__scopeio_rgtrgain) \
		$(HDL4FPGA__scopeio_sin) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio.vhd

$(HDL4FPGA__scopeio_amp) \
$(HDL4FPGA__scopeio_amp__beh) : ../scope/scopeio_amp.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_amp.vhd

$(HDL4FPGA__scopeio_axis) \
$(HDL4FPGA__scopeio_axis__def) : ../scope/scopeio_axis.vhd \
		$(HDL4FPGA__cga_rom) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_axis.vhd

$(HDL4FPGA__scopeio_btof) \
$(HDL4FPGA__scopeio_btof__def) : ../scope/scopeio_btof.vhd \
		$(HDL4FPGA__btof) \
		$(HDL4FPGA__arbiter) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_btof.vhd

$(HDL4FPGA__scopeio_capture) \
$(HDL4FPGA__scopeio_capture__beh) : ../scope/scopeio_capture.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_capture.vhd

$(HDL4FPGA__scopeio_downsampler) \
$(HDL4FPGA__scopeio_downsampler__beh) : ../scope/scopeio_downsampler.vhd \
		$(HDL4FPGA__rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_downsampler.vhd

$(HDL4FPGA__scopeio_float2btof) \
$(HDL4FPGA__scopeio_float2btof__def) : ../scope/scopeio_float2btof.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_float2btof.vhd

$(HDL4FPGA__scopeio_grid) \
$(HDL4FPGA__scopeio_grid__def) : ../scope/scopeio_grid.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__draw_line) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_grid.vhd

$(HDL4FPGA__scopeio_istream) \
$(HDL4FPGA__scopeio_istream__struct) : ../scope/scopeio_istream.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_istream.vhd

$(HDL4FPGA__scopeio_istreamdaisy) \
$(HDL4FPGA__scopeio_istreamdaisy__beh) : ../scope/scopeio_istreamdaisy.vhd \
		$(HDL4FPGA__scopeio_istream) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_istreamdaisy.vhd

$(HDL4FPGA__scopeio_layout) \
$(HDL4FPGA__scopeio_layout__beh) : ../scope/scopeio_layout.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__videobox) \
		$(HDL4FPGA__videobox_layout) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_layout.vhd

$(HDL4FPGA__scopeio_miiudp) \
$(HDL4FPGA__scopeio_miiudp__struct) : ../scope/scopeio_miiudp.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__mii_ipcfg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_miiudp.vhd

$(HDL4FPGA__scopeio_palette) \
$(HDL4FPGA__scopeio_palette__beh) : ../scope/scopeio_palette.vhd \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__scopeio_rgtrpalette) \
		$(HDL4FPGA__scopeio_rgtrgain) \
		$(HDL4FPGA__scopeio_rgtrvtaxis) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_palette.vhd

$(HDL4FPGA__scopeio_pointer) \
$(HDL4FPGA__scopeio_pointer__beh) : ../scope/scopeio_pointer.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(HDL4FPGA__scopeio_rgtrpointer) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_pointer.vhd

$(HDL4FPGA__scopeio_resize) \
$(HDL4FPGA__scopeio_resize__beh) : ../scope/scopeio_resize.vhd \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_resize.vhd

$(HDL4FPGA__scopeio_rgtr) \
$(HDL4FPGA__scopeio_rgtr__def) : ../scope/scopeio_rgtr.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_rgtr.vhd

$(HDL4FPGA__scopeio_rgtrgain) \
$(HDL4FPGA__scopeio_rgtrgain__def) : ../scope/scopeio_rgtrgain.vhd \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_rgtrgain.vhd

$(HDL4FPGA__scopeio_rgtrhzaxis) \
$(HDL4FPGA__scopeio_rgtrhzaxis__def) : ../scope/scopeio_rgtrhzaxis.vhd \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_rgtrhzaxis.vhd

$(HDL4FPGA__scopeio_rgtrmyip) \
$(HDL4FPGA__scopeio_rgtrmyip__def) : ../scope/scopeio_rgtrmyip.vhd \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_rgtrmyip.vhd

$(HDL4FPGA__scopeio_rgtrpalette) \
$(HDL4FPGA__scopeio_rgtrpalette__def) : ../scope/scopeio_rgtrpalette.vhd \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_rgtrpalette.vhd

$(HDL4FPGA__scopeio_rgtrpointer) \
$(HDL4FPGA__scopeio_rgtrpointer__def) : ../scope/scopeio_rgtrpointer.vhd \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_rgtrpointer.vhd

$(HDL4FPGA__scopeio_rgtrtrigger) \
$(HDL4FPGA__scopeio_rgtrtrigger__def) : ../scope/scopeio_rgtrtrigger.vhd \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_rgtrtrigger.vhd

$(HDL4FPGA__scopeio_rgtrvtaxis) \
$(HDL4FPGA__scopeio_rgtrvtaxis__def) : ../scope/scopeio_rgtrvtaxis.vhd \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_rgtrvtaxis.vhd

$(HDL4FPGA__scopeio_segment) \
$(HDL4FPGA__scopeio_segment__def) : ../scope/scopeio_segment.vhd \
		$(HDL4FPGA__scopeio_tracer) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__draw_line) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__scopeio_axis) \
		$(HDL4FPGA__scopeio_grid) \
		$(HDL4FPGA__scopeio_rgtrvtaxis) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_segment.vhd

$(HDL4FPGA__scopeio_sin) \
$(HDL4FPGA__scopeio_sin__beh) : ../scope/scopeio_sin.vhd \
		$(HDL4FPGA__serdes) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_sin.vhd

$(HDL4FPGA__scopeio_tds) \
$(HDL4FPGA__scopeio_tds__mix) : ../scope/scopeio_tds.vhd \
		$(HDL4FPGA__scopeio_capture) \
		$(HDL4FPGA__scopeio_downsampler) \
		$(HDL4FPGA__scopeio_resize) \
		$(HDL4FPGA__scopeio_trigger) \
		$(HDL4FPGA__scopeio_rgtrtrigger) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_tds.vhd

$(HDL4FPGA__scopeio_textbox) \
$(HDL4FPGA__scopeio_textbox__def) : ../scope/scopeio_textbox.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__cga_adapter) \
		$(HDL4FPGA__scopeio_float2btof) \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__scopeio_rgtrvtaxis) \
		$(HDL4FPGA__scopeio_rgtrtrigger) \
		$(HDL4FPGA__scopeio_rgtrmyip) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_textbox.vhd

$(HDL4FPGA__scopeio_tracer) \
$(HDL4FPGA__scopeio_tracer__def) : ../scope/scopeio_tracer.vhd \
		$(HDL4FPGA__draw_vline) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_tracer.vhd

$(HDL4FPGA__scopeio_trigger) \
$(HDL4FPGA__scopeio_trigger__beh) : ../scope/scopeio_trigger.vhd \
		$(HDL4FPGA__align) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_trigger.vhd

$(HDL4FPGA__scopeio_udpipdaisy) \
$(HDL4FPGA__scopeio_udpipdaisy__beh) : ../scope/scopeio_udpipdaisy.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__mii_rom) \
		$(HDL4FPGA__scopeio_miiudp) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_udpipdaisy.vhd

$(HDL4FPGA__scopeio_video) \
$(HDL4FPGA__scopeio_video__beh) : ../scope/scopeio_video.vhd \
		$(HDL4FPGA__scopeio_pointer) \
		$(HDL4FPGA__scopeio_palette) \
		$(HDL4FPGA__scopeio_segment) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__scopeio_textbox) \
		$(HDL4FPGA__scopeio_layout) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__video_sync) \
		$(HDL4FPGA__scopeio_btof) \
		$(HDL4FPGA__scopeio_rgtrhzaxis) \
		$(HDL4FPGA__scopeio_rgtrtrigger) \
		$(IEEE__math_real) \
		$(HDL4FPGA__scopeiopkg) \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeio_video.vhd

$(HDL4FPGA__scopeiopkg) \
$(HDL4FPGA__scopeiopkg__body) : ../scope/scopeiopkg.vhd \
		$(HDL4FPGA__textboxpkg) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../scope/scopeiopkg.vhd

$(HDL4FPGA__sdrbaphy) \
$(HDL4FPGA__sdrbaphy__ecp) : ../latticesemi/sdrbaphy.vhd \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP5U__components)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/sdrbaphy.vhd

$(HDL4FPGA__sdrdqphy) \
$(HDL4FPGA__sdrdqphy__ecp) : ../latticesemi/sdrdqphy.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP5U__components)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/sdrdqphy.vhd

$(HDL4FPGA__sdrphy) \
$(HDL4FPGA__sdrphy__ecp) : ../latticesemi/sdrphy.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__sdrdqphy) \
		$(HDL4FPGA__sdrbaphy) \
		$(IEEE__std_logic_arith) \
		$(ECP5U__components) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../latticesemi/sdrphy.vhd

$(HDL4FPGA__serdes) \
$(HDL4FPGA__serdes__def) : ../common/serdes.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/serdes.vhd

$(HDL4FPGA__aff) \
$(HDL4FPGA__aff__xilinx) \
$(HDL4FPGA__ff) \
$(HDL4FPGA__ff__xilinx) \
$(HDL4FPGA__sff) \
$(HDL4FPGA__sff__xilinx) : ../xilinx/ff.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/ff.vhd

$(HDL4FPGA__std) \
$(HDL4FPGA__std__body) : ../common/std.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../common/std.vhd

$(HDL4FPGA__stof) \
$(HDL4FPGA__stof__def) : ../common/stof.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/stof.vhd

$(HDL4FPGA__textboxpkg) \
$(HDL4FPGA__textboxpkg__body) : ../scope/textboxpkg.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../scope/textboxpkg.vhd

$(HDL4FPGA__timer) \
$(HDL4FPGA__timer__def) : ../common/timer.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/timer.vhd

$(HDL4FPGA__tmds_encoder) \
$(HDL4FPGA__tmds_encoder__behavioral) : ../video/tmds_encoder.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/tmds_encoder.vhd

$(HDL4FPGA__uart_rx) \
$(HDL4FPGA__uart_rx__def) : ../uart/uart_rx.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../uart/uart_rx.vhd

$(HDL4FPGA__uart_tx) \
$(HDL4FPGA__uart_tx__def) : ../uart/uart_tx.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../uart/uart_tx.vhd

$(HDL4FPGA__vector) \
$(HDL4FPGA__vector__def) : ../common/vector.vhd \
		$(HDL4FPGA__dpram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/vector.vhd

$(HDL4FPGA__vga2dvid) \
$(HDL4FPGA__vga2dvid__behavioral) : ../video/vga2dvid.vhd \
		$(HDL4FPGA__tmds_encoder) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/vga2dvid.vhd

$(HDL4FPGA__box_edges) \
$(HDL4FPGA__box_edges__def) \
$(HDL4FPGA__draw_line) \
$(HDL4FPGA__draw_line__def) \
$(HDL4FPGA__draw_vline) \
$(HDL4FPGA__draw_vline__def) \
$(HDL4FPGA__video_sync) \
$(HDL4FPGA__video_sync__mix) \
$(HDL4FPGA__videobox) \
$(HDL4FPGA__videobox__def) \
$(HDL4FPGA__videobox_layout) \
$(HDL4FPGA__videobox_layout__def) : ../video/video.vhd \
		$(HDL4FPGA__rom) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/video.vhd

$(HDL4FPGA__videopkg) \
$(HDL4FPGA__videopkg__body) : ../video/videopkg.vhd \
		$(HDL4FPGA__modeline_calculator) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/videopkg.vhd

$(HDL4FPGA__xcs3_ddrbaphy) \
$(HDL4FPGA__xcs3_ddrbaphy__xlnx) : ../xilinx/xcs3_ddrbaphy.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__omdr) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xcs3_ddrbaphy.vhd

$(HDL4FPGA__xcs3_ddrdqphy) \
$(HDL4FPGA__xcs3_ddrdqphy__xlnx) : ../xilinx/xcs3_ddrdqphy.vhd \
		$(HDL4FPGA__ddro) \
		$(HDL4FPGA__ddrto) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xcs3_ddrdqphy.vhd

$(HDL4FPGA__xcs3_ddrphy) \
$(HDL4FPGA__xcs3_ddrphy__xnlx) : ../xilinx/xcs3_ddrphy.vhd \
		$(HDL4FPGA__pgm_delay) \
		$(HDL4FPGA__xcs3_ddrdqphy) \
		$(HDL4FPGA__xcs3_ddrbaphy) \
		$(HDL4FPGA__ddro) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/xcs3_ddrphy.vhd

