{
  "module_name": "debugfs_htt_stats.h",
  "hash_id": "1fc6976766373c4ac0b5f9c25a98f3f3d8651f46c0df62762724ec0850cbf33d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath11k/debugfs_htt_stats.h",
  "human_readable_source": " \n \n\n#ifndef DEBUG_HTT_STATS_H\n#define DEBUG_HTT_STATS_H\n\n#define HTT_STATS_COOKIE_LSB    GENMASK_ULL(31, 0)\n#define HTT_STATS_COOKIE_MSB    GENMASK_ULL(63, 32)\n#define HTT_STATS_MAGIC_VALUE   0xF0F0F0F0\n\nenum htt_tlv_tag_t {\n\tHTT_STATS_TX_PDEV_CMN_TAG                           = 0,\n\tHTT_STATS_TX_PDEV_UNDERRUN_TAG                      = 1,\n\tHTT_STATS_TX_PDEV_SIFS_TAG                          = 2,\n\tHTT_STATS_TX_PDEV_FLUSH_TAG                         = 3,\n\tHTT_STATS_TX_PDEV_PHY_ERR_TAG                       = 4,\n\tHTT_STATS_STRING_TAG                                = 5,\n\tHTT_STATS_TX_HWQ_CMN_TAG                            = 6,\n\tHTT_STATS_TX_HWQ_DIFS_LATENCY_TAG                   = 7,\n\tHTT_STATS_TX_HWQ_CMD_RESULT_TAG                     = 8,\n\tHTT_STATS_TX_HWQ_CMD_STALL_TAG                      = 9,\n\tHTT_STATS_TX_HWQ_FES_STATUS_TAG                     = 10,\n\tHTT_STATS_TX_TQM_GEN_MPDU_TAG                       = 11,\n\tHTT_STATS_TX_TQM_LIST_MPDU_TAG                      = 12,\n\tHTT_STATS_TX_TQM_LIST_MPDU_CNT_TAG                  = 13,\n\tHTT_STATS_TX_TQM_CMN_TAG                            = 14,\n\tHTT_STATS_TX_TQM_PDEV_TAG                           = 15,\n\tHTT_STATS_TX_TQM_CMDQ_STATUS_TAG                    = 16,\n\tHTT_STATS_TX_DE_EAPOL_PACKETS_TAG                   = 17,\n\tHTT_STATS_TX_DE_CLASSIFY_FAILED_TAG                 = 18,\n\tHTT_STATS_TX_DE_CLASSIFY_STATS_TAG                  = 19,\n\tHTT_STATS_TX_DE_CLASSIFY_STATUS_TAG                 = 20,\n\tHTT_STATS_TX_DE_ENQUEUE_PACKETS_TAG                 = 21,\n\tHTT_STATS_TX_DE_ENQUEUE_DISCARD_TAG                 = 22,\n\tHTT_STATS_TX_DE_CMN_TAG                             = 23,\n\tHTT_STATS_RING_IF_TAG                               = 24,\n\tHTT_STATS_TX_PDEV_MU_MIMO_STATS_TAG                 = 25,\n\tHTT_STATS_SFM_CMN_TAG                               = 26,\n\tHTT_STATS_SRING_STATS_TAG                           = 27,\n\tHTT_STATS_RX_PDEV_FW_STATS_TAG                      = 28,\n\tHTT_STATS_RX_PDEV_FW_RING_MPDU_ERR_TAG              = 29,\n\tHTT_STATS_RX_PDEV_FW_MPDU_DROP_TAG                  = 30,\n\tHTT_STATS_RX_SOC_FW_STATS_TAG                       = 31,\n\tHTT_STATS_RX_SOC_FW_REFILL_RING_EMPTY_TAG           = 32,\n\tHTT_STATS_RX_SOC_FW_REFILL_RING_NUM_REFILL_TAG      = 33,\n\tHTT_STATS_TX_PDEV_RATE_STATS_TAG                    = 34,\n\tHTT_STATS_RX_PDEV_RATE_STATS_TAG                    = 35,\n\tHTT_STATS_TX_PDEV_SCHEDULER_TXQ_STATS_TAG           = 36,\n\tHTT_STATS_TX_SCHED_CMN_TAG                          = 37,\n\tHTT_STATS_TX_PDEV_MUMIMO_MPDU_STATS_TAG             = 38,\n\tHTT_STATS_SCHED_TXQ_CMD_POSTED_TAG                  = 39,\n\tHTT_STATS_RING_IF_CMN_TAG                           = 40,\n\tHTT_STATS_SFM_CLIENT_USER_TAG                       = 41,\n\tHTT_STATS_SFM_CLIENT_TAG                            = 42,\n\tHTT_STATS_TX_TQM_ERROR_STATS_TAG                    = 43,\n\tHTT_STATS_SCHED_TXQ_CMD_REAPED_TAG                  = 44,\n\tHTT_STATS_SRING_CMN_TAG                             = 45,\n\tHTT_STATS_TX_SELFGEN_AC_ERR_STATS_TAG               = 46,\n\tHTT_STATS_TX_SELFGEN_CMN_STATS_TAG                  = 47,\n\tHTT_STATS_TX_SELFGEN_AC_STATS_TAG                   = 48,\n\tHTT_STATS_TX_SELFGEN_AX_STATS_TAG                   = 49,\n\tHTT_STATS_TX_SELFGEN_AX_ERR_STATS_TAG               = 50,\n\tHTT_STATS_TX_HWQ_MUMIMO_SCH_STATS_TAG               = 51,\n\tHTT_STATS_TX_HWQ_MUMIMO_MPDU_STATS_TAG              = 52,\n\tHTT_STATS_TX_HWQ_MUMIMO_CMN_STATS_TAG               = 53,\n\tHTT_STATS_HW_INTR_MISC_TAG                          = 54,\n\tHTT_STATS_HW_WD_TIMEOUT_TAG                         = 55,\n\tHTT_STATS_HW_PDEV_ERRS_TAG                          = 56,\n\tHTT_STATS_COUNTER_NAME_TAG                          = 57,\n\tHTT_STATS_TX_TID_DETAILS_TAG                        = 58,\n\tHTT_STATS_RX_TID_DETAILS_TAG                        = 59,\n\tHTT_STATS_PEER_STATS_CMN_TAG                        = 60,\n\tHTT_STATS_PEER_DETAILS_TAG                          = 61,\n\tHTT_STATS_PEER_TX_RATE_STATS_TAG                    = 62,\n\tHTT_STATS_PEER_RX_RATE_STATS_TAG                    = 63,\n\tHTT_STATS_PEER_MSDU_FLOWQ_TAG                       = 64,\n\tHTT_STATS_TX_DE_COMPL_STATS_TAG                     = 65,\n\tHTT_STATS_WHAL_TX_TAG                               = 66,\n\tHTT_STATS_TX_PDEV_SIFS_HIST_TAG                     = 67,\n\tHTT_STATS_RX_PDEV_FW_STATS_PHY_ERR_TAG              = 68,\n\tHTT_STATS_TX_TID_DETAILS_V1_TAG                     = 69,\n\tHTT_STATS_PDEV_CCA_1SEC_HIST_TAG                    = 70,\n\tHTT_STATS_PDEV_CCA_100MSEC_HIST_TAG                 = 71,\n\tHTT_STATS_PDEV_CCA_STAT_CUMULATIVE_TAG              = 72,\n\tHTT_STATS_PDEV_CCA_COUNTERS_TAG                     = 73,\n\tHTT_STATS_TX_PDEV_MPDU_STATS_TAG                    = 74,\n\tHTT_STATS_PDEV_TWT_SESSIONS_TAG                     = 75,\n\tHTT_STATS_PDEV_TWT_SESSION_TAG                      = 76,\n\tHTT_STATS_RX_REFILL_RXDMA_ERR_TAG                   = 77,\n\tHTT_STATS_RX_REFILL_REO_ERR_TAG                     = 78,\n\tHTT_STATS_RX_REO_RESOURCE_STATS_TAG                 = 79,\n\tHTT_STATS_TX_SOUNDING_STATS_TAG                     = 80,\n\tHTT_STATS_TX_PDEV_TX_PPDU_STATS_TAG                 = 81,\n\tHTT_STATS_TX_PDEV_TRIED_MPDU_CNT_HIST_TAG           = 82,\n\tHTT_STATS_TX_HWQ_TRIED_MPDU_CNT_HIST_TAG            = 83,\n\tHTT_STATS_TX_HWQ_TXOP_USED_CNT_HIST_TAG             = 84,\n\tHTT_STATS_TX_DE_FW2WBM_RING_FULL_HIST_TAG           = 85,\n\tHTT_STATS_SCHED_TXQ_SCHED_ORDER_SU_TAG              = 86,\n\tHTT_STATS_SCHED_TXQ_SCHED_INELIGIBILITY_TAG         = 87,\n\tHTT_STATS_PDEV_OBSS_PD_TAG                          = 88,\n\tHTT_STATS_HW_WAR_TAG\t\t\t\t    = 89,\n\tHTT_STATS_RING_BACKPRESSURE_STATS_TAG\t\t    = 90,\n\tHTT_STATS_PEER_CTRL_PATH_TXRX_STATS_TAG\t\t    = 101,\n\tHTT_STATS_PDEV_TX_RATE_TXBF_STATS_TAG\t\t    = 108,\n\tHTT_STATS_TXBF_OFDMA_NDPA_STATS_TAG\t\t    = 113,\n\tHTT_STATS_TXBF_OFDMA_NDP_STATS_TAG\t\t    = 114,\n\tHTT_STATS_TXBF_OFDMA_BRP_STATS_TAG\t\t    = 115,\n\tHTT_STATS_TXBF_OFDMA_STEER_STATS_TAG\t\t    = 116,\n\tHTT_STATS_PHY_COUNTERS_TAG\t\t\t    = 121,\n\tHTT_STATS_PHY_STATS_TAG\t\t\t\t    = 122,\n\tHTT_STATS_PHY_RESET_COUNTERS_TAG\t\t    = 123,\n\tHTT_STATS_PHY_RESET_STATS_TAG\t\t\t    = 124,\n\n\tHTT_STATS_MAX_TAG,\n};\n\n#define HTT_STATS_MAX_STRING_SZ32            4\n#define HTT_STATS_MACID_INVALID              0xff\n#define HTT_TX_HWQ_MAX_DIFS_LATENCY_BINS     10\n#define HTT_TX_HWQ_MAX_CMD_RESULT_STATS      13\n#define HTT_TX_HWQ_MAX_CMD_STALL_STATS       5\n#define HTT_TX_HWQ_MAX_FES_RESULT_STATS      10\n\nenum htt_tx_pdev_underrun_enum {\n\tHTT_STATS_TX_PDEV_NO_DATA_UNDERRUN           = 0,\n\tHTT_STATS_TX_PDEV_DATA_UNDERRUN_BETWEEN_MPDU = 1,\n\tHTT_STATS_TX_PDEV_DATA_UNDERRUN_WITHIN_MPDU  = 2,\n\tHTT_TX_PDEV_MAX_URRN_STATS                   = 3,\n};\n\n#define HTT_TX_PDEV_MAX_FLUSH_REASON_STATS     71\n#define HTT_TX_PDEV_MAX_SIFS_BURST_STATS       9\n#define HTT_TX_PDEV_MAX_SIFS_BURST_HIST_STATS  10\n#define HTT_TX_PDEV_MAX_PHY_ERR_STATS          18\n#define HTT_TX_PDEV_SCHED_TX_MODE_MAX          4\n#define HTT_TX_PDEV_NUM_SCHED_ORDER_LOG        20\n\n#define HTT_RX_STATS_REFILL_MAX_RING         4\n#define HTT_RX_STATS_RXDMA_MAX_ERR           16\n#define HTT_RX_STATS_FW_DROP_REASON_MAX      16\n\n \n \nstruct htt_stats_string_tlv {\n\t  \n\tDECLARE_FLEX_ARRAY(u32, data);\n} __packed;\n\n#define HTT_STATS_MAC_ID\tGENMASK(7, 0)\n\n \nstruct htt_tx_pdev_stats_cmn_tlv {\n\tu32 mac_id__word;\n\tu32 hw_queued;\n\tu32 hw_reaped;\n\tu32 underrun;\n\tu32 hw_paused;\n\tu32 hw_flush;\n\tu32 hw_filt;\n\tu32 tx_abort;\n\tu32 mpdu_requeued;\n\tu32 tx_xretry;\n\tu32 data_rc;\n\tu32 mpdu_dropped_xretry;\n\tu32 illgl_rate_phy_err;\n\tu32 cont_xretry;\n\tu32 tx_timeout;\n\tu32 pdev_resets;\n\tu32 phy_underrun;\n\tu32 txop_ovf;\n\tu32 seq_posted;\n\tu32 seq_failed_queueing;\n\tu32 seq_completed;\n\tu32 seq_restarted;\n\tu32 mu_seq_posted;\n\tu32 seq_switch_hw_paused;\n\tu32 next_seq_posted_dsr;\n\tu32 seq_posted_isr;\n\tu32 seq_ctrl_cached;\n\tu32 mpdu_count_tqm;\n\tu32 msdu_count_tqm;\n\tu32 mpdu_removed_tqm;\n\tu32 msdu_removed_tqm;\n\tu32 mpdus_sw_flush;\n\tu32 mpdus_hw_filter;\n\tu32 mpdus_truncated;\n\tu32 mpdus_ack_failed;\n\tu32 mpdus_expired;\n\tu32 mpdus_seq_hw_retry;\n\tu32 ack_tlv_proc;\n\tu32 coex_abort_mpdu_cnt_valid;\n\tu32 coex_abort_mpdu_cnt;\n\tu32 num_total_ppdus_tried_ota;\n\tu32 num_data_ppdus_tried_ota;\n\tu32 local_ctrl_mgmt_enqued;\n\tu32 local_ctrl_mgmt_freed;\n\tu32 local_data_enqued;\n\tu32 local_data_freed;\n\tu32 mpdu_tried;\n\tu32 isr_wait_seq_posted;\n\n\tu32 tx_active_dur_us_low;\n\tu32 tx_active_dur_us_high;\n};\n\n \nstruct htt_tx_pdev_stats_urrn_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, urrn_stats);\n};\n\n \nstruct htt_tx_pdev_stats_flush_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, flush_errs);\n};\n\n \nstruct htt_tx_pdev_stats_sifs_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, sifs_status);\n};\n\n \nstruct htt_tx_pdev_stats_phy_err_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, phy_errs);\n};\n\n \nstruct htt_tx_pdev_stats_sifs_hist_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, sifs_hist_status);\n};\n\nstruct htt_tx_pdev_stats_tx_ppdu_stats_tlv_v {\n\tu32 num_data_ppdus_legacy_su;\n\tu32 num_data_ppdus_ac_su;\n\tu32 num_data_ppdus_ax_su;\n\tu32 num_data_ppdus_ac_su_txbf;\n\tu32 num_data_ppdus_ax_su_txbf;\n};\n\n \nstruct htt_tx_pdev_stats_tried_mpdu_cnt_hist_tlv_v {\n\tu32 hist_bin_size;\n\tu32 tried_mpdu_cnt_hist[];  \n};\n\n \n\n \n#define HTT_STATS_MAX_HW_INTR_NAME_LEN 8\nstruct htt_hw_stats_intr_misc_tlv {\n\t \n\tu8 hw_intr_name[HTT_STATS_MAX_HW_INTR_NAME_LEN];\n\tu32 mask;\n\tu32 count;\n};\n\n#define HTT_STATS_MAX_HW_MODULE_NAME_LEN 8\nstruct htt_hw_stats_wd_timeout_tlv {\n\t \n\tu8 hw_module_name[HTT_STATS_MAX_HW_MODULE_NAME_LEN];\n\tu32 count;\n};\n\nstruct htt_hw_stats_pdev_errs_tlv {\n\tu32    mac_id__word;  \n\tu32    tx_abort;\n\tu32    tx_abort_fail_count;\n\tu32    rx_abort;\n\tu32    rx_abort_fail_count;\n\tu32    warm_reset;\n\tu32    cold_reset;\n\tu32    tx_flush;\n\tu32    tx_glb_reset;\n\tu32    tx_txq_reset;\n\tu32    rx_timeout_reset;\n};\n\nstruct htt_hw_stats_whal_tx_tlv {\n\tu32 mac_id__word;\n\tu32 last_unpause_ppdu_id;\n\tu32 hwsch_unpause_wait_tqm_write;\n\tu32 hwsch_dummy_tlv_skipped;\n\tu32 hwsch_misaligned_offset_received;\n\tu32 hwsch_reset_count;\n\tu32 hwsch_dev_reset_war;\n\tu32 hwsch_delayed_pause;\n\tu32 hwsch_long_delayed_pause;\n\tu32 sch_rx_ppdu_no_response;\n\tu32 sch_selfgen_response;\n\tu32 sch_rx_sifs_resp_trigger;\n};\n\n \n#define\tHTT_MSDU_FLOW_STATS_TX_FLOW_NO\tGENMASK(15, 0)\n#define\tHTT_MSDU_FLOW_STATS_TID_NUM\tGENMASK(19, 16)\n#define\tHTT_MSDU_FLOW_STATS_DROP_RULE\tBIT(20)\n\nstruct htt_msdu_flow_stats_tlv {\n\tu32 last_update_timestamp;\n\tu32 last_add_timestamp;\n\tu32 last_remove_timestamp;\n\tu32 total_processed_msdu_count;\n\tu32 cur_msdu_count_in_flowq;\n\tu32 sw_peer_id;\n\tu32 tx_flow_no__tid_num__drop_rule;\n\tu32 last_cycle_enqueue_count;\n\tu32 last_cycle_dequeue_count;\n\tu32 last_cycle_drop_count;\n\tu32 current_drop_th;\n};\n\n#define MAX_HTT_TID_NAME 8\n\n#define\tHTT_TX_TID_STATS_SW_PEER_ID\t\tGENMASK(15, 0)\n#define\tHTT_TX_TID_STATS_TID_NUM\t\tGENMASK(31, 16)\n#define\tHTT_TX_TID_STATS_NUM_SCHED_PENDING\tGENMASK(7, 0)\n#define\tHTT_TX_TID_STATS_NUM_PPDU_IN_HWQ\tGENMASK(15, 8)\n\n \nstruct htt_tx_tid_stats_tlv {\n\t \n\tu8     tid_name[MAX_HTT_TID_NAME];\n\tu32 sw_peer_id__tid_num;\n\tu32 num_sched_pending__num_ppdu_in_hwq;\n\tu32 tid_flags;\n\tu32 hw_queued;\n\tu32 hw_reaped;\n\tu32 mpdus_hw_filter;\n\n\tu32 qdepth_bytes;\n\tu32 qdepth_num_msdu;\n\tu32 qdepth_num_mpdu;\n\tu32 last_scheduled_tsmp;\n\tu32 pause_module_id;\n\tu32 block_module_id;\n\tu32 tid_tx_airtime;\n};\n\n#define\tHTT_TX_TID_STATS_V1_SW_PEER_ID\t\tGENMASK(15, 0)\n#define\tHTT_TX_TID_STATS_V1_TID_NUM\t\tGENMASK(31, 16)\n#define\tHTT_TX_TID_STATS_V1_NUM_SCHED_PENDING\tGENMASK(7, 0)\n#define\tHTT_TX_TID_STATS_V1_NUM_PPDU_IN_HWQ\tGENMASK(15, 8)\n\n \nstruct htt_tx_tid_stats_v1_tlv {\n\t \n\tu8 tid_name[MAX_HTT_TID_NAME];\n\tu32 sw_peer_id__tid_num;\n\tu32 num_sched_pending__num_ppdu_in_hwq;\n\tu32 tid_flags;\n\tu32 max_qdepth_bytes;\n\tu32 max_qdepth_n_msdus;\n\tu32 rsvd;\n\n\tu32 qdepth_bytes;\n\tu32 qdepth_num_msdu;\n\tu32 qdepth_num_mpdu;\n\tu32 last_scheduled_tsmp;\n\tu32 pause_module_id;\n\tu32 block_module_id;\n\tu32 tid_tx_airtime;\n\tu32 allow_n_flags;\n\tu32 sendn_frms_allowed;\n};\n\n#define\tHTT_RX_TID_STATS_SW_PEER_ID\tGENMASK(15, 0)\n#define\tHTT_RX_TID_STATS_TID_NUM\tGENMASK(31, 16)\n\nstruct htt_rx_tid_stats_tlv {\n\tu32 sw_peer_id__tid_num;\n\tu8 tid_name[MAX_HTT_TID_NAME];\n\tu32 dup_in_reorder;\n\tu32 dup_past_outside_window;\n\tu32 dup_past_within_window;\n\tu32 rxdesc_err_decrypt;\n\tu32 tid_rx_airtime;\n};\n\n#define HTT_MAX_COUNTER_NAME 8\nstruct htt_counter_tlv {\n\tu8 counter_name[HTT_MAX_COUNTER_NAME];\n\tu32 count;\n};\n\nstruct htt_peer_stats_cmn_tlv {\n\tu32 ppdu_cnt;\n\tu32 mpdu_cnt;\n\tu32 msdu_cnt;\n\tu32 pause_bitmap;\n\tu32 block_bitmap;\n\tu32 current_timestamp;\n\tu32 peer_tx_airtime;\n\tu32 peer_rx_airtime;\n\ts32 rssi;\n\tu32 peer_enqueued_count_low;\n\tu32 peer_enqueued_count_high;\n\tu32 peer_dequeued_count_low;\n\tu32 peer_dequeued_count_high;\n\tu32 peer_dropped_count_low;\n\tu32 peer_dropped_count_high;\n\tu32 ppdu_transmitted_bytes_low;\n\tu32 ppdu_transmitted_bytes_high;\n\tu32 peer_ttl_removed_count;\n\tu32 inactive_time;\n};\n\n#define HTT_PEER_DETAILS_VDEV_ID\tGENMASK(7, 0)\n#define HTT_PEER_DETAILS_PDEV_ID\tGENMASK(15, 8)\n#define HTT_PEER_DETAILS_AST_IDX\tGENMASK(31, 16)\n\nstruct htt_peer_details_tlv {\n\tu32 peer_type;\n\tu32 sw_peer_id;\n\tu32 vdev_pdev_ast_idx;\n\tstruct htt_mac_addr mac_addr;\n\tu32 peer_flags;\n\tu32 qpeer_flags;\n};\n\nenum htt_stats_param_type {\n\tHTT_STATS_PREAM_OFDM,\n\tHTT_STATS_PREAM_CCK,\n\tHTT_STATS_PREAM_HT,\n\tHTT_STATS_PREAM_VHT,\n\tHTT_STATS_PREAM_HE,\n\tHTT_STATS_PREAM_RSVD,\n\tHTT_STATS_PREAM_RSVD1,\n\n\tHTT_STATS_PREAM_COUNT,\n};\n\n#define HTT_TX_PEER_STATS_NUM_MCS_COUNTERS        12\n#define HTT_TX_PEER_STATS_NUM_GI_COUNTERS          4\n#define HTT_TX_PEER_STATS_NUM_DCM_COUNTERS         5\n#define HTT_TX_PEER_STATS_NUM_BW_COUNTERS          4\n#define HTT_TX_PEER_STATS_NUM_SPATIAL_STREAMS      8\n#define HTT_TX_PEER_STATS_NUM_PREAMBLE_TYPES       HTT_STATS_PREAM_COUNT\n\nstruct htt_tx_peer_rate_stats_tlv {\n\tu32 tx_ldpc;\n\tu32 rts_cnt;\n\tu32 ack_rssi;\n\n\tu32 tx_mcs[HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];\n\tu32 tx_su_mcs[HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];\n\tu32 tx_mu_mcs[HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];\n\t \n\tu32 tx_nss[HTT_TX_PEER_STATS_NUM_SPATIAL_STREAMS];\n\t \n\tu32 tx_bw[HTT_TX_PEER_STATS_NUM_BW_COUNTERS];\n\tu32 tx_stbc[HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];\n\tu32 tx_pream[HTT_TX_PEER_STATS_NUM_PREAMBLE_TYPES];\n\n\t \n\tu32 tx_gi[HTT_TX_PEER_STATS_NUM_GI_COUNTERS][HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];\n\n\t \n\tu32 tx_dcm[HTT_TX_PEER_STATS_NUM_DCM_COUNTERS];\n\n};\n\n#define HTT_RX_PEER_STATS_NUM_MCS_COUNTERS        12\n#define HTT_RX_PEER_STATS_NUM_GI_COUNTERS          4\n#define HTT_RX_PEER_STATS_NUM_DCM_COUNTERS         5\n#define HTT_RX_PEER_STATS_NUM_BW_COUNTERS          4\n#define HTT_RX_PEER_STATS_NUM_SPATIAL_STREAMS      8\n#define HTT_RX_PEER_STATS_NUM_PREAMBLE_TYPES       HTT_STATS_PREAM_COUNT\n\nstruct htt_rx_peer_rate_stats_tlv {\n\tu32 nsts;\n\n\t \n\tu32 rx_ldpc;\n\t \n\tu32 rts_cnt;\n\n\tu32 rssi_mgmt;  \n\tu32 rssi_data;  \n\tu32 rssi_comb;  \n\tu32 rx_mcs[HTT_RX_PEER_STATS_NUM_MCS_COUNTERS];\n\t \n\tu32 rx_nss[HTT_RX_PEER_STATS_NUM_SPATIAL_STREAMS];\n\tu32 rx_dcm[HTT_RX_PEER_STATS_NUM_DCM_COUNTERS];\n\tu32 rx_stbc[HTT_RX_PEER_STATS_NUM_MCS_COUNTERS];\n\t \n\tu32 rx_bw[HTT_RX_PEER_STATS_NUM_BW_COUNTERS];\n\tu32 rx_pream[HTT_RX_PEER_STATS_NUM_PREAMBLE_TYPES];\n\t \n\tu8 rssi_chain[HTT_RX_PEER_STATS_NUM_SPATIAL_STREAMS]\n\t\t     [HTT_RX_PEER_STATS_NUM_BW_COUNTERS];\n\n\t \n\tu32 rx_gi[HTT_RX_PEER_STATS_NUM_GI_COUNTERS]\n\t\t [HTT_RX_PEER_STATS_NUM_MCS_COUNTERS];\n};\n\nenum htt_peer_stats_req_mode {\n\tHTT_PEER_STATS_REQ_MODE_NO_QUERY,\n\tHTT_PEER_STATS_REQ_MODE_QUERY_TQM,\n\tHTT_PEER_STATS_REQ_MODE_FLUSH_TQM,\n};\n\nenum htt_peer_stats_tlv_enum {\n\tHTT_PEER_STATS_CMN_TLV       = 0,\n\tHTT_PEER_DETAILS_TLV         = 1,\n\tHTT_TX_PEER_RATE_STATS_TLV   = 2,\n\tHTT_RX_PEER_RATE_STATS_TLV   = 3,\n\tHTT_TX_TID_STATS_TLV         = 4,\n\tHTT_RX_TID_STATS_TLV         = 5,\n\tHTT_MSDU_FLOW_STATS_TLV      = 6,\n\n\tHTT_PEER_STATS_MAX_TLV       = 31,\n};\n\n \n \nstruct htt_tx_hwq_mu_mimo_sch_stats_tlv {\n\tu32 mu_mimo_sch_posted;\n\tu32 mu_mimo_sch_failed;\n\tu32 mu_mimo_ppdu_posted;\n};\n\nstruct htt_tx_hwq_mu_mimo_mpdu_stats_tlv {\n\tu32 mu_mimo_mpdus_queued_usr;\n\tu32 mu_mimo_mpdus_tried_usr;\n\tu32 mu_mimo_mpdus_failed_usr;\n\tu32 mu_mimo_mpdus_requeued_usr;\n\tu32 mu_mimo_err_no_ba_usr;\n\tu32 mu_mimo_mpdu_underrun_usr;\n\tu32 mu_mimo_ampdu_underrun_usr;\n};\n\n#define\tHTT_TX_HWQ_STATS_MAC_ID\tGENMASK(7, 0)\n#define\tHTT_TX_HWQ_STATS_HWQ_ID\tGENMASK(15, 8)\n\nstruct htt_tx_hwq_mu_mimo_cmn_stats_tlv {\n\tu32 mac_id__hwq_id__word;\n};\n\n \nstruct htt_tx_hwq_stats_cmn_tlv {\n\tu32 mac_id__hwq_id__word;\n\n\t \n\tu32 xretry;\n\tu32 underrun_cnt;\n\tu32 flush_cnt;\n\tu32 filt_cnt;\n\tu32 null_mpdu_bmap;\n\tu32 user_ack_failure;\n\tu32 ack_tlv_proc;\n\tu32 sched_id_proc;\n\tu32 null_mpdu_tx_count;\n\tu32 mpdu_bmap_not_recvd;\n\n\t \n\tu32 num_bar;\n\tu32 rts;\n\tu32 cts2self;\n\tu32 qos_null;\n\n\t \n\tu32 mpdu_tried_cnt;\n\tu32 mpdu_queued_cnt;\n\tu32 mpdu_ack_fail_cnt;\n\tu32 mpdu_filt_cnt;\n\tu32 false_mpdu_ack_count;\n\n\tu32 txq_timeout;\n};\n\n \nstruct htt_tx_hwq_difs_latency_stats_tlv_v {\n\tu32 hist_intvl;\n\t \n\tu32 difs_latency_hist[];  \n};\n\n \nstruct htt_tx_hwq_cmd_result_stats_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, cmd_result);\n};\n\n \nstruct htt_tx_hwq_cmd_stall_stats_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, cmd_stall_status);\n};\n\n \nstruct htt_tx_hwq_fes_result_stats_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, fes_result);\n};\n\n \nstruct htt_tx_hwq_tried_mpdu_cnt_hist_tlv_v {\n\tu32 hist_bin_size;\n\t \n\tu32 tried_mpdu_cnt_hist[];  \n};\n\n \nstruct htt_tx_hwq_txop_used_cnt_hist_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, txop_used_cnt_hist);\n};\n\n \nstruct htt_tx_selfgen_cmn_stats_tlv {\n\tu32 mac_id__word;\n\tu32 su_bar;\n\tu32 rts;\n\tu32 cts2self;\n\tu32 qos_null;\n\tu32 delayed_bar_1;  \n\tu32 delayed_bar_2;  \n\tu32 delayed_bar_3;  \n\tu32 delayed_bar_4;  \n\tu32 delayed_bar_5;  \n\tu32 delayed_bar_6;  \n\tu32 delayed_bar_7;  \n};\n\nstruct htt_tx_selfgen_ac_stats_tlv {\n\t \n\tu32 ac_su_ndpa;\n\tu32 ac_su_ndp;\n\tu32 ac_mu_mimo_ndpa;\n\tu32 ac_mu_mimo_ndp;\n\tu32 ac_mu_mimo_brpoll_1;  \n\tu32 ac_mu_mimo_brpoll_2;  \n\tu32 ac_mu_mimo_brpoll_3;  \n};\n\nstruct htt_tx_selfgen_ax_stats_tlv {\n\t \n\tu32 ax_su_ndpa;\n\tu32 ax_su_ndp;\n\tu32 ax_mu_mimo_ndpa;\n\tu32 ax_mu_mimo_ndp;\n\tu32 ax_mu_mimo_brpoll_1;  \n\tu32 ax_mu_mimo_brpoll_2;  \n\tu32 ax_mu_mimo_brpoll_3;  \n\tu32 ax_mu_mimo_brpoll_4;  \n\tu32 ax_mu_mimo_brpoll_5;  \n\tu32 ax_mu_mimo_brpoll_6;  \n\tu32 ax_mu_mimo_brpoll_7;  \n\tu32 ax_basic_trigger;\n\tu32 ax_bsr_trigger;\n\tu32 ax_mu_bar_trigger;\n\tu32 ax_mu_rts_trigger;\n\tu32 ax_ulmumimo_trigger;\n};\n\nstruct htt_tx_selfgen_ac_err_stats_tlv {\n\t \n\tu32 ac_su_ndp_err;\n\tu32 ac_su_ndpa_err;\n\tu32 ac_mu_mimo_ndpa_err;\n\tu32 ac_mu_mimo_ndp_err;\n\tu32 ac_mu_mimo_brp1_err;\n\tu32 ac_mu_mimo_brp2_err;\n\tu32 ac_mu_mimo_brp3_err;\n};\n\nstruct htt_tx_selfgen_ax_err_stats_tlv {\n\t \n\tu32 ax_su_ndp_err;\n\tu32 ax_su_ndpa_err;\n\tu32 ax_mu_mimo_ndpa_err;\n\tu32 ax_mu_mimo_ndp_err;\n\tu32 ax_mu_mimo_brp1_err;\n\tu32 ax_mu_mimo_brp2_err;\n\tu32 ax_mu_mimo_brp3_err;\n\tu32 ax_mu_mimo_brp4_err;\n\tu32 ax_mu_mimo_brp5_err;\n\tu32 ax_mu_mimo_brp6_err;\n\tu32 ax_mu_mimo_brp7_err;\n\tu32 ax_basic_trigger_err;\n\tu32 ax_bsr_trigger_err;\n\tu32 ax_mu_bar_trigger_err;\n\tu32 ax_mu_rts_trigger_err;\n\tu32 ax_ulmumimo_trigger_err;\n};\n\n \n#define HTT_TX_PDEV_STATS_NUM_AC_MUMIMO_USER_STATS 4\n#define HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS 8\n#define HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS    74\n#define HTT_TX_PDEV_STATS_NUM_UL_MUMIMO_USER_STATS 8\n\nstruct htt_tx_pdev_mu_mimo_sch_stats_tlv {\n\t \n\tu32 mu_mimo_sch_posted;\n\tu32 mu_mimo_sch_failed;\n\t \n\tu32 mu_mimo_ppdu_posted;\n\t \n\tu32 ac_mu_mimo_sch_nusers[HTT_TX_PDEV_STATS_NUM_AC_MUMIMO_USER_STATS];\n\tu32 ax_mu_mimo_sch_nusers[HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS];\n\tu32 ax_ofdma_sch_nusers[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\tu32 ax_ul_ofdma_basic_sch_nusers[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\tu32 ax_ul_ofdma_bsr_sch_nusers[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\tu32 ax_ul_ofdma_bar_sch_nusers[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\tu32 ax_ul_ofdma_brp_sch_nusers[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\n\t \n\t \n\tu32 ax_ul_mumimo_basic_sch_nusers[HTT_TX_PDEV_STATS_NUM_UL_MUMIMO_USER_STATS];\n\n\t \n\tu32 ax_ul_mumimo_brp_sch_nusers[HTT_TX_PDEV_STATS_NUM_UL_MUMIMO_USER_STATS];\n\n\tu32 ac_mu_mimo_sch_posted_per_grp_sz[HTT_TX_PDEV_STATS_NUM_AC_MUMIMO_USER_STATS];\n\tu32 ax_mu_mimo_sch_posted_per_grp_sz[HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS];\n};\n\nstruct htt_tx_pdev_mu_mimo_mpdu_stats_tlv {\n\tu32 mu_mimo_mpdus_queued_usr;\n\tu32 mu_mimo_mpdus_tried_usr;\n\tu32 mu_mimo_mpdus_failed_usr;\n\tu32 mu_mimo_mpdus_requeued_usr;\n\tu32 mu_mimo_err_no_ba_usr;\n\tu32 mu_mimo_mpdu_underrun_usr;\n\tu32 mu_mimo_ampdu_underrun_usr;\n\n\tu32 ax_mu_mimo_mpdus_queued_usr;\n\tu32 ax_mu_mimo_mpdus_tried_usr;\n\tu32 ax_mu_mimo_mpdus_failed_usr;\n\tu32 ax_mu_mimo_mpdus_requeued_usr;\n\tu32 ax_mu_mimo_err_no_ba_usr;\n\tu32 ax_mu_mimo_mpdu_underrun_usr;\n\tu32 ax_mu_mimo_ampdu_underrun_usr;\n\n\tu32 ax_ofdma_mpdus_queued_usr;\n\tu32 ax_ofdma_mpdus_tried_usr;\n\tu32 ax_ofdma_mpdus_failed_usr;\n\tu32 ax_ofdma_mpdus_requeued_usr;\n\tu32 ax_ofdma_err_no_ba_usr;\n\tu32 ax_ofdma_mpdu_underrun_usr;\n\tu32 ax_ofdma_ampdu_underrun_usr;\n};\n\n#define HTT_STATS_TX_SCHED_MODE_MU_MIMO_AC  1\n#define HTT_STATS_TX_SCHED_MODE_MU_MIMO_AX  2\n#define HTT_STATS_TX_SCHED_MODE_MU_OFDMA_AX 3\n\nstruct htt_tx_pdev_mpdu_stats_tlv {\n\t \n\tu32 mpdus_queued_usr;\n\tu32 mpdus_tried_usr;\n\tu32 mpdus_failed_usr;\n\tu32 mpdus_requeued_usr;\n\tu32 err_no_ba_usr;\n\tu32 mpdu_underrun_usr;\n\tu32 ampdu_underrun_usr;\n\tu32 user_index;\n\tu32 tx_sched_mode;  \n};\n\n \n \nstruct htt_sched_txq_cmd_posted_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, sched_cmd_posted);\n};\n\n \nstruct htt_sched_txq_cmd_reaped_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, sched_cmd_reaped);\n};\n\n \nstruct htt_sched_txq_sched_order_su_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, sched_order_su);\n};\n\nenum htt_sched_txq_sched_ineligibility_tlv_enum {\n\tHTT_SCHED_TID_SKIP_SCHED_MASK_DISABLED = 0,\n\tHTT_SCHED_TID_SKIP_NOTIFY_MPDU,\n\tHTT_SCHED_TID_SKIP_MPDU_STATE_INVALID,\n\tHTT_SCHED_TID_SKIP_SCHED_DISABLED,\n\tHTT_SCHED_TID_SKIP_TQM_BYPASS_CMD_PENDING,\n\tHTT_SCHED_TID_SKIP_SECOND_SU_SCHEDULE,\n\n\tHTT_SCHED_TID_SKIP_CMD_SLOT_NOT_AVAIL,\n\tHTT_SCHED_TID_SKIP_NO_ENQ,\n\tHTT_SCHED_TID_SKIP_LOW_ENQ,\n\tHTT_SCHED_TID_SKIP_PAUSED,\n\tHTT_SCHED_TID_SKIP_UL,\n\tHTT_SCHED_TID_REMOVE_PAUSED,\n\tHTT_SCHED_TID_REMOVE_NO_ENQ,\n\tHTT_SCHED_TID_REMOVE_UL,\n\tHTT_SCHED_TID_QUERY,\n\tHTT_SCHED_TID_SU_ONLY,\n\tHTT_SCHED_TID_ELIGIBLE,\n\tHTT_SCHED_INELIGIBILITY_MAX,\n};\n\n \nstruct htt_sched_txq_sched_ineligibility_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, sched_ineligibility);\n};\n\n#define\tHTT_TX_PDEV_STATS_SCHED_PER_TXQ_MAC_ID\tGENMASK(7, 0)\n#define\tHTT_TX_PDEV_STATS_SCHED_PER_TXQ_ID\tGENMASK(15, 8)\n\nstruct htt_tx_pdev_stats_sched_per_txq_tlv {\n\tu32 mac_id__txq_id__word;\n\tu32 sched_policy;\n\tu32 last_sched_cmd_posted_timestamp;\n\tu32 last_sched_cmd_compl_timestamp;\n\tu32 sched_2_tac_lwm_count;\n\tu32 sched_2_tac_ring_full;\n\tu32 sched_cmd_post_failure;\n\tu32 num_active_tids;\n\tu32 num_ps_schedules;\n\tu32 sched_cmds_pending;\n\tu32 num_tid_register;\n\tu32 num_tid_unregister;\n\tu32 num_qstats_queried;\n\tu32 qstats_update_pending;\n\tu32 last_qstats_query_timestamp;\n\tu32 num_tqm_cmdq_full;\n\tu32 num_de_sched_algo_trigger;\n\tu32 num_rt_sched_algo_trigger;\n\tu32 num_tqm_sched_algo_trigger;\n\tu32 notify_sched;\n\tu32 dur_based_sendn_term;\n};\n\nstruct htt_stats_tx_sched_cmn_tlv {\n\t \n\tu32 mac_id__word;\n\t \n\tu32 current_timestamp;\n};\n\n \n#define HTT_TX_TQM_MAX_GEN_MPDU_END_REASON          16\n#define HTT_TX_TQM_MAX_LIST_MPDU_END_REASON         16\n#define HTT_TX_TQM_MAX_LIST_MPDU_CNT_HISTOGRAM_BINS 16\n\n \nstruct htt_tx_tqm_gen_mpdu_stats_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, gen_mpdu_end_reason);\n};\n\n \nstruct htt_tx_tqm_list_mpdu_stats_tlv_v {\n\t  \n\tDECLARE_FLEX_ARRAY(u32, list_mpdu_end_reason);\n};\n\n \nstruct htt_tx_tqm_list_mpdu_cnt_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, list_mpdu_cnt_hist);\n};\n\nstruct htt_tx_tqm_pdev_stats_tlv_v {\n\tu32 msdu_count;\n\tu32 mpdu_count;\n\tu32 remove_msdu;\n\tu32 remove_mpdu;\n\tu32 remove_msdu_ttl;\n\tu32 send_bar;\n\tu32 bar_sync;\n\tu32 notify_mpdu;\n\tu32 sync_cmd;\n\tu32 write_cmd;\n\tu32 hwsch_trigger;\n\tu32 ack_tlv_proc;\n\tu32 gen_mpdu_cmd;\n\tu32 gen_list_cmd;\n\tu32 remove_mpdu_cmd;\n\tu32 remove_mpdu_tried_cmd;\n\tu32 mpdu_queue_stats_cmd;\n\tu32 mpdu_head_info_cmd;\n\tu32 msdu_flow_stats_cmd;\n\tu32 remove_msdu_cmd;\n\tu32 remove_msdu_ttl_cmd;\n\tu32 flush_cache_cmd;\n\tu32 update_mpduq_cmd;\n\tu32 enqueue;\n\tu32 enqueue_notify;\n\tu32 notify_mpdu_at_head;\n\tu32 notify_mpdu_state_valid;\n\t \n\tu32 sched_udp_notify1;\n\tu32 sched_udp_notify2;\n\tu32 sched_nonudp_notify1;\n\tu32 sched_nonudp_notify2;\n};\n\nstruct htt_tx_tqm_cmn_stats_tlv {\n\tu32 mac_id__word;\n\tu32 max_cmdq_id;\n\tu32 list_mpdu_cnt_hist_intvl;\n\n\t \n\tu32 add_msdu;\n\tu32 q_empty;\n\tu32 q_not_empty;\n\tu32 drop_notification;\n\tu32 desc_threshold;\n};\n\nstruct htt_tx_tqm_error_stats_tlv {\n\t \n\tu32 q_empty_failure;\n\tu32 q_not_empty_failure;\n\tu32 add_msdu_failure;\n};\n\n \n#define\tHTT_TX_TQM_CMDQ_STATUS_MAC_ID\tGENMASK(7, 0)\n#define\tHTT_TX_TQM_CMDQ_STATUS_CMDQ_ID\tGENMASK(15, 8)\n\nstruct htt_tx_tqm_cmdq_status_tlv {\n\tu32 mac_id__cmdq_id__word;\n\tu32 sync_cmd;\n\tu32 write_cmd;\n\tu32 gen_mpdu_cmd;\n\tu32 mpdu_queue_stats_cmd;\n\tu32 mpdu_head_info_cmd;\n\tu32 msdu_flow_stats_cmd;\n\tu32 remove_mpdu_cmd;\n\tu32 remove_msdu_cmd;\n\tu32 flush_cache_cmd;\n\tu32 update_mpduq_cmd;\n\tu32 update_msduq_cmd;\n};\n\n \n \nstruct htt_tx_de_eapol_packets_stats_tlv {\n\tu32 m1_packets;\n\tu32 m2_packets;\n\tu32 m3_packets;\n\tu32 m4_packets;\n\tu32 g1_packets;\n\tu32 g2_packets;\n};\n\nstruct htt_tx_de_classify_failed_stats_tlv {\n\tu32 ap_bss_peer_not_found;\n\tu32 ap_bcast_mcast_no_peer;\n\tu32 sta_delete_in_progress;\n\tu32 ibss_no_bss_peer;\n\tu32 invalid_vdev_type;\n\tu32 invalid_ast_peer_entry;\n\tu32 peer_entry_invalid;\n\tu32 ethertype_not_ip;\n\tu32 eapol_lookup_failed;\n\tu32 qpeer_not_allow_data;\n\tu32 fse_tid_override;\n\tu32 ipv6_jumbogram_zero_length;\n\tu32 qos_to_non_qos_in_prog;\n};\n\nstruct htt_tx_de_classify_stats_tlv {\n\tu32 arp_packets;\n\tu32 igmp_packets;\n\tu32 dhcp_packets;\n\tu32 host_inspected;\n\tu32 htt_included;\n\tu32 htt_valid_mcs;\n\tu32 htt_valid_nss;\n\tu32 htt_valid_preamble_type;\n\tu32 htt_valid_chainmask;\n\tu32 htt_valid_guard_interval;\n\tu32 htt_valid_retries;\n\tu32 htt_valid_bw_info;\n\tu32 htt_valid_power;\n\tu32 htt_valid_key_flags;\n\tu32 htt_valid_no_encryption;\n\tu32 fse_entry_count;\n\tu32 fse_priority_be;\n\tu32 fse_priority_high;\n\tu32 fse_priority_low;\n\tu32 fse_traffic_ptrn_be;\n\tu32 fse_traffic_ptrn_over_sub;\n\tu32 fse_traffic_ptrn_bursty;\n\tu32 fse_traffic_ptrn_interactive;\n\tu32 fse_traffic_ptrn_periodic;\n\tu32 fse_hwqueue_alloc;\n\tu32 fse_hwqueue_created;\n\tu32 fse_hwqueue_send_to_host;\n\tu32 mcast_entry;\n\tu32 bcast_entry;\n\tu32 htt_update_peer_cache;\n\tu32 htt_learning_frame;\n\tu32 fse_invalid_peer;\n\t \n\tu32    mec_notify;\n};\n\nstruct htt_tx_de_classify_status_stats_tlv {\n\tu32 eok;\n\tu32 classify_done;\n\tu32 lookup_failed;\n\tu32 send_host_dhcp;\n\tu32 send_host_mcast;\n\tu32 send_host_unknown_dest;\n\tu32 send_host;\n\tu32 status_invalid;\n};\n\nstruct htt_tx_de_enqueue_packets_stats_tlv {\n\tu32 enqueued_pkts;\n\tu32 to_tqm;\n\tu32 to_tqm_bypass;\n};\n\nstruct htt_tx_de_enqueue_discard_stats_tlv {\n\tu32 discarded_pkts;\n\tu32 local_frames;\n\tu32 is_ext_msdu;\n};\n\nstruct htt_tx_de_compl_stats_tlv {\n\tu32 tcl_dummy_frame;\n\tu32 tqm_dummy_frame;\n\tu32 tqm_notify_frame;\n\tu32 fw2wbm_enq;\n\tu32 tqm_bypass_frame;\n};\n\n \nstruct htt_tx_de_fw2wbm_ring_full_hist_tlv {\n\tDECLARE_FLEX_ARRAY(u32, fw2wbm_ring_full_hist);\n};\n\nstruct htt_tx_de_cmn_stats_tlv {\n\tu32   mac_id__word;\n\n\t \n\tu32   tcl2fw_entry_count;\n\tu32   not_to_fw;\n\tu32   invalid_pdev_vdev_peer;\n\tu32   tcl_res_invalid_addrx;\n\tu32   wbm2fw_entry_count;\n\tu32   invalid_pdev;\n};\n\n \n#define HTT_STATS_LOW_WM_BINS      5\n#define HTT_STATS_HIGH_WM_BINS     5\n\n#define HTT_RING_IF_STATS_NUM_ELEMS\t\tGENMASK(15, 0)\n#define\tHTT_RING_IF_STATS_PREFETCH_TAIL_INDEX\tGENMASK(31, 16)\n#define HTT_RING_IF_STATS_HEAD_IDX\t\tGENMASK(15, 0)\n#define HTT_RING_IF_STATS_TAIL_IDX\t\tGENMASK(31, 16)\n#define HTT_RING_IF_STATS_SHADOW_HEAD_IDX\tGENMASK(15, 0)\n#define HTT_RING_IF_STATS_SHADOW_TAIL_IDX\tGENMASK(31, 16)\n#define HTT_RING_IF_STATS_LWM_THRESH\t\tGENMASK(15, 0)\n#define HTT_RING_IF_STATS_HWM_THRESH\t\tGENMASK(31, 16)\n\nstruct htt_ring_if_stats_tlv {\n\tu32 base_addr;  \n\tu32 elem_size;\n\tu32 num_elems__prefetch_tail_idx;\n\tu32 head_idx__tail_idx;\n\tu32 shadow_head_idx__shadow_tail_idx;\n\tu32 num_tail_incr;\n\tu32 lwm_thresh__hwm_thresh;\n\tu32 overrun_hit_count;\n\tu32 underrun_hit_count;\n\tu32 prod_blockwait_count;\n\tu32 cons_blockwait_count;\n\tu32 low_wm_hit_count[HTT_STATS_LOW_WM_BINS];\n\tu32 high_wm_hit_count[HTT_STATS_HIGH_WM_BINS];\n};\n\nstruct htt_ring_if_cmn_tlv {\n\tu32 mac_id__word;\n\tu32 num_records;\n};\n\n \n \nstruct htt_sfm_client_user_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, dwords_used_by_user_n);\n};\n\nstruct htt_sfm_client_tlv {\n\t \n\tu32 client_id;\n\t \n\tu32 buf_min;\n\t \n\tu32 buf_max;\n\t \n\tu32 buf_busy;\n\t \n\tu32 buf_alloc;\n\t \n\tu32 buf_avail;\n\t \n\tu32 num_users;\n};\n\nstruct htt_sfm_cmn_tlv {\n\tu32 mac_id__word;\n\t \n\tu32 buf_total;\n\t \n\tu32 mem_empty;\n\t \n\tu32 deallocate_bufs;\n\t \n\tu32 num_records;\n};\n\n \n#define\tHTT_SRING_STATS_MAC_ID\t\t\tGENMASK(7, 0)\n#define HTT_SRING_STATS_RING_ID\t\t\tGENMASK(15, 8)\n#define HTT_SRING_STATS_ARENA\t\t\tGENMASK(23, 16)\n#define HTT_SRING_STATS_EP\t\t\tBIT(24)\n#define HTT_SRING_STATS_NUM_AVAIL_WORDS\t\tGENMASK(15, 0)\n#define HTT_SRING_STATS_NUM_VALID_WORDS\t\tGENMASK(31, 16)\n#define HTT_SRING_STATS_HEAD_PTR\t\tGENMASK(15, 0)\n#define HTT_SRING_STATS_TAIL_PTR\t\tGENMASK(31, 16)\n#define HTT_SRING_STATS_CONSUMER_EMPTY\t\tGENMASK(15, 0)\n#define HTT_SRING_STATS_PRODUCER_FULL\t\tGENMASK(31, 16)\n#define HTT_SRING_STATS_PREFETCH_COUNT\t\tGENMASK(15, 0)\n#define HTT_SRING_STATS_INTERNAL_TAIL_PTR\tGENMASK(31, 16)\n\nstruct htt_sring_stats_tlv {\n\tu32 mac_id__ring_id__arena__ep;\n\tu32 base_addr_lsb;  \n\tu32 base_addr_msb;\n\tu32 ring_size;\n\tu32 elem_size;\n\n\tu32 num_avail_words__num_valid_words;\n\tu32 head_ptr__tail_ptr;\n\tu32 consumer_empty__producer_full;\n\tu32 prefetch_count__internal_tail_ptr;\n};\n\nstruct htt_sring_cmn_tlv {\n\tu32 num_records;\n};\n\n \n#define HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS        12\n#define HTT_TX_PDEV_STATS_NUM_GI_COUNTERS          4\n#define HTT_TX_PDEV_STATS_NUM_DCM_COUNTERS         5\n#define HTT_TX_PDEV_STATS_NUM_BW_COUNTERS          4\n#define HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS      8\n#define HTT_TX_PDEV_STATS_NUM_PREAMBLE_TYPES       HTT_STATS_PREAM_COUNT\n#define HTT_TX_PDEV_STATS_NUM_LEGACY_CCK_STATS     4\n#define HTT_TX_PDEV_STATS_NUM_LEGACY_OFDM_STATS    8\n#define HTT_TX_PDEV_STATS_NUM_LTF                  4\n\n#define HTT_TX_NUM_OF_SOUNDING_STATS_WORDS \\\n\t(HTT_TX_PDEV_STATS_NUM_BW_COUNTERS * \\\n\t HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS)\n\nstruct htt_tx_pdev_rate_stats_tlv {\n\tu32 mac_id__word;\n\tu32 tx_ldpc;\n\tu32 rts_cnt;\n\t \n\tu32 ack_rssi;\n\n\tu32 tx_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\n\tu32 tx_su_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 tx_mu_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\n\t \n\tu32 tx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\t \n\tu32 tx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS];\n\tu32 tx_stbc[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 tx_pream[HTT_TX_PDEV_STATS_NUM_PREAMBLE_TYPES];\n\n\t \n\tu32 tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS][HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\n\t \n\tu32 tx_dcm[HTT_TX_PDEV_STATS_NUM_DCM_COUNTERS];\n\t \n\tu32 rts_success;\n\n\t \n\tu32 tx_legacy_cck_rate[HTT_TX_PDEV_STATS_NUM_LEGACY_CCK_STATS];\n\tu32 tx_legacy_ofdm_rate[HTT_TX_PDEV_STATS_NUM_LEGACY_OFDM_STATS];\n\n\tu32 ac_mu_mimo_tx_ldpc;\n\tu32 ax_mu_mimo_tx_ldpc;\n\tu32 ofdma_tx_ldpc;\n\n\t \n\tu32 tx_he_ltf[HTT_TX_PDEV_STATS_NUM_LTF];\n\n\tu32 ac_mu_mimo_tx_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 ax_mu_mimo_tx_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 ofdma_tx_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\n\tu32 ac_mu_mimo_tx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\tu32 ax_mu_mimo_tx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\tu32 ofdma_tx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\n\tu32 ac_mu_mimo_tx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS];\n\tu32 ax_mu_mimo_tx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS];\n\tu32 ofdma_tx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS];\n\n\tu32 ac_mu_mimo_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS]\n\t\t\t    [HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 ax_mu_mimo_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS]\n\t\t\t    [HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 ofdma_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS]\n\t\t       [HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];\n};\n\n \n#define HTT_RX_PDEV_STATS_NUM_LEGACY_CCK_STATS     4\n#define HTT_RX_PDEV_STATS_NUM_LEGACY_OFDM_STATS    8\n#define HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS        12\n#define HTT_RX_PDEV_STATS_NUM_GI_COUNTERS          4\n#define HTT_RX_PDEV_STATS_NUM_DCM_COUNTERS         5\n#define HTT_RX_PDEV_STATS_NUM_BW_COUNTERS          4\n#define HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS      8\n#define HTT_RX_PDEV_STATS_NUM_PREAMBLE_TYPES       HTT_STATS_PREAM_COUNT\n#define HTT_RX_PDEV_MAX_OFDMA_NUM_USER             8\n#define HTT_RX_PDEV_STATS_RXEVM_MAX_PILOTS_PER_NSS 16\n#define HTT_RX_PDEV_STATS_NUM_RU_SIZE_COUNTERS     6\n#define HTT_RX_PDEV_MAX_ULMUMIMO_NUM_USER          8\n\nstruct htt_rx_pdev_rate_stats_tlv {\n\tu32 mac_id__word;\n\tu32 nsts;\n\n\tu32 rx_ldpc;\n\tu32 rts_cnt;\n\n\tu32 rssi_mgmt;  \n\tu32 rssi_data;  \n\tu32 rssi_comb;  \n\tu32 rx_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];\n\t \n\tu32 rx_nss[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\tu32 rx_dcm[HTT_RX_PDEV_STATS_NUM_DCM_COUNTERS];\n\tu32 rx_stbc[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];\n\t \n\tu32 rx_bw[HTT_RX_PDEV_STATS_NUM_BW_COUNTERS];\n\tu32 rx_pream[HTT_RX_PDEV_STATS_NUM_PREAMBLE_TYPES];\n\tu8 rssi_chain[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS]\n\t\t     [HTT_RX_PDEV_STATS_NUM_BW_COUNTERS];\n\t\t\t\t\t \n\n\t \n\tu32 rx_gi[HTT_RX_PDEV_STATS_NUM_GI_COUNTERS][HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];\n\ts32 rssi_in_dbm;  \n\n\tu32 rx_11ax_su_ext;\n\tu32 rx_11ac_mumimo;\n\tu32 rx_11ax_mumimo;\n\tu32 rx_11ax_ofdma;\n\tu32 txbf;\n\tu32 rx_legacy_cck_rate[HTT_RX_PDEV_STATS_NUM_LEGACY_CCK_STATS];\n\tu32 rx_legacy_ofdm_rate[HTT_RX_PDEV_STATS_NUM_LEGACY_OFDM_STATS];\n\tu32 rx_active_dur_us_low;\n\tu32 rx_active_dur_us_high;\n\n\tu32 rx_11ax_ul_ofdma;\n\n\tu32 ul_ofdma_rx_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 ul_ofdma_rx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS]\n\t\t\t  [HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 ul_ofdma_rx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\tu32 ul_ofdma_rx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS];\n\tu32 ul_ofdma_rx_stbc;\n\tu32 ul_ofdma_rx_ldpc;\n\n\t \n\tu32 rx_ulofdma_non_data_ppdu[HTT_RX_PDEV_MAX_OFDMA_NUM_USER];  \n\tu32 rx_ulofdma_data_ppdu[HTT_RX_PDEV_MAX_OFDMA_NUM_USER];      \n\tu32 rx_ulofdma_mpdu_ok[HTT_RX_PDEV_MAX_OFDMA_NUM_USER];        \n\tu32 rx_ulofdma_mpdu_fail[HTT_RX_PDEV_MAX_OFDMA_NUM_USER];      \n\n\tu32 nss_count;\n\tu32 pilot_count;\n\t \n\ts32 rx_pilot_evm_db[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS]\n\t\t\t   [HTT_RX_PDEV_STATS_RXEVM_MAX_PILOTS_PER_NSS];\n\t \n\ts32 rx_pilot_evm_db_mean[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\ts8 rx_ul_fd_rssi[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS]\n\t\t\t[HTT_RX_PDEV_MAX_OFDMA_NUM_USER];  \n\t \n\tu32 per_chain_rssi_pkt_type;\n\ts8 rx_per_chain_rssi_in_dbm[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS]\n\t\t\t\t   [HTT_RX_PDEV_STATS_NUM_BW_COUNTERS];\n\n\tu32 rx_su_ndpa;\n\tu32 rx_11ax_su_txbf_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 rx_mu_ndpa;\n\tu32 rx_11ax_mu_txbf_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 rx_br_poll;\n\tu32 rx_11ax_dl_ofdma_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];\n\tu32 rx_11ax_dl_ofdma_ru[HTT_RX_PDEV_STATS_NUM_RU_SIZE_COUNTERS];\n\n\tu32 rx_ulmumimo_non_data_ppdu[HTT_RX_PDEV_MAX_ULMUMIMO_NUM_USER];\n\tu32 rx_ulmumimo_data_ppdu[HTT_RX_PDEV_MAX_ULMUMIMO_NUM_USER];\n\tu32 rx_ulmumimo_mpdu_ok[HTT_RX_PDEV_MAX_ULMUMIMO_NUM_USER];\n\tu32 rx_ulmumimo_mpdu_fail[HTT_RX_PDEV_MAX_ULMUMIMO_NUM_USER];\n\tu32 rx_ulofdma_non_data_nusers[HTT_RX_PDEV_MAX_OFDMA_NUM_USER];\n\tu32 rx_ulofdma_data_nusers[HTT_RX_PDEV_MAX_OFDMA_NUM_USER];\n};\n\n \nstruct htt_rx_soc_fw_stats_tlv {\n\tu32 fw_reo_ring_data_msdu;\n\tu32 fw_to_host_data_msdu_bcmc;\n\tu32 fw_to_host_data_msdu_uc;\n\tu32 ofld_remote_data_buf_recycle_cnt;\n\tu32 ofld_remote_free_buf_indication_cnt;\n\n\tu32 ofld_buf_to_host_data_msdu_uc;\n\tu32 reo_fw_ring_to_host_data_msdu_uc;\n\n\tu32 wbm_sw_ring_reap;\n\tu32 wbm_forward_to_host_cnt;\n\tu32 wbm_target_recycle_cnt;\n\n\tu32 target_refill_ring_recycle_cnt;\n};\n\n \nstruct htt_rx_soc_fw_refill_ring_empty_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, refill_ring_empty_cnt);\n};\n\n \nstruct htt_rx_soc_fw_refill_ring_num_refill_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, refill_ring_num_refill);\n};\n\n \nenum htt_rx_rxdma_error_code_enum {\n\tHTT_RX_RXDMA_OVERFLOW_ERR                           = 0,\n\tHTT_RX_RXDMA_MPDU_LENGTH_ERR                        = 1,\n\tHTT_RX_RXDMA_FCS_ERR                                = 2,\n\tHTT_RX_RXDMA_DECRYPT_ERR                            = 3,\n\tHTT_RX_RXDMA_TKIP_MIC_ERR                           = 4,\n\tHTT_RX_RXDMA_UNECRYPTED_ERR                         = 5,\n\tHTT_RX_RXDMA_MSDU_LEN_ERR                           = 6,\n\tHTT_RX_RXDMA_MSDU_LIMIT_ERR                         = 7,\n\tHTT_RX_RXDMA_WIFI_PARSE_ERR                         = 8,\n\tHTT_RX_RXDMA_AMSDU_PARSE_ERR                        = 9,\n\tHTT_RX_RXDMA_SA_TIMEOUT_ERR                         = 10,\n\tHTT_RX_RXDMA_DA_TIMEOUT_ERR                         = 11,\n\tHTT_RX_RXDMA_FLOW_TIMEOUT_ERR                       = 12,\n\tHTT_RX_RXDMA_FLUSH_REQUEST                          = 13,\n\tHTT_RX_RXDMA_ERR_CODE_RVSD0                         = 14,\n\tHTT_RX_RXDMA_ERR_CODE_RVSD1                         = 15,\n\n\t \n\tHTT_RX_RXDMA_MAX_ERR_CODE\n};\n\n \nstruct htt_rx_soc_fw_refill_ring_num_rxdma_err_tlv_v {\n\tDECLARE_FLEX_ARRAY(u32, rxdma_err);  \n};\n\n \nenum htt_rx_reo_error_code_enum {\n\tHTT_RX_REO_QUEUE_DESC_ADDR_ZERO                     = 0,\n\tHTT_RX_REO_QUEUE_DESC_NOT_VALID                     = 1,\n\tHTT_RX_AMPDU_IN_NON_BA                              = 2,\n\tHTT_RX_NON_BA_DUPLICATE                             = 3,\n\tHTT_RX_BA_DUPLICATE                                 = 4,\n\tHTT_RX_REGULAR_FRAME_2K_JUMP                        = 5,\n\tHTT_RX_BAR_FRAME_2K_JUMP                            = 6,\n\tHTT_RX_REGULAR_FRAME_OOR                            = 7,\n\tHTT_RX_BAR_FRAME_OOR                                = 8,\n\tHTT_RX_BAR_FRAME_NO_BA_SESSION                      = 9,\n\tHTT_RX_BAR_FRAME_SN_EQUALS_SSN                      = 10,\n\tHTT_RX_PN_CHECK_FAILED                              = 11,\n\tHTT_RX_2K_ERROR_HANDLING_FLAG_SET                   = 12,\n\tHTT_RX_PN_ERROR_HANDLING_FLAG_SET                   = 13,\n\tHTT_RX_QUEUE_DESCRIPTOR_BLOCKED_SET                 = 14,\n\tHTT_RX_REO_ERR_CODE_RVSD                            = 15,\n\n\t \n\tHTT_RX_REO_MAX_ERR_CODE\n};\n\n \nstruct htt_rx_soc_fw_refill_ring_num_reo_err_tlv_v {\n\tDECLARE_FLEX_ARRAY(u32, reo_err);  \n};\n\n \n#define HTT_STATS_SUBTYPE_MAX     16\n\nstruct htt_rx_pdev_fw_stats_tlv {\n\tu32 mac_id__word;\n\tu32 ppdu_recvd;\n\tu32 mpdu_cnt_fcs_ok;\n\tu32 mpdu_cnt_fcs_err;\n\tu32 tcp_msdu_cnt;\n\tu32 tcp_ack_msdu_cnt;\n\tu32 udp_msdu_cnt;\n\tu32 other_msdu_cnt;\n\tu32 fw_ring_mpdu_ind;\n\tu32 fw_ring_mgmt_subtype[HTT_STATS_SUBTYPE_MAX];\n\tu32 fw_ring_ctrl_subtype[HTT_STATS_SUBTYPE_MAX];\n\tu32 fw_ring_mcast_data_msdu;\n\tu32 fw_ring_bcast_data_msdu;\n\tu32 fw_ring_ucast_data_msdu;\n\tu32 fw_ring_null_data_msdu;\n\tu32 fw_ring_mpdu_drop;\n\tu32 ofld_local_data_ind_cnt;\n\tu32 ofld_local_data_buf_recycle_cnt;\n\tu32 drx_local_data_ind_cnt;\n\tu32 drx_local_data_buf_recycle_cnt;\n\tu32 local_nondata_ind_cnt;\n\tu32 local_nondata_buf_recycle_cnt;\n\n\tu32 fw_status_buf_ring_refill_cnt;\n\tu32 fw_status_buf_ring_empty_cnt;\n\tu32 fw_pkt_buf_ring_refill_cnt;\n\tu32 fw_pkt_buf_ring_empty_cnt;\n\tu32 fw_link_buf_ring_refill_cnt;\n\tu32 fw_link_buf_ring_empty_cnt;\n\n\tu32 host_pkt_buf_ring_refill_cnt;\n\tu32 host_pkt_buf_ring_empty_cnt;\n\tu32 mon_pkt_buf_ring_refill_cnt;\n\tu32 mon_pkt_buf_ring_empty_cnt;\n\tu32 mon_status_buf_ring_refill_cnt;\n\tu32 mon_status_buf_ring_empty_cnt;\n\tu32 mon_desc_buf_ring_refill_cnt;\n\tu32 mon_desc_buf_ring_empty_cnt;\n\tu32 mon_dest_ring_update_cnt;\n\tu32 mon_dest_ring_full_cnt;\n\n\tu32 rx_suspend_cnt;\n\tu32 rx_suspend_fail_cnt;\n\tu32 rx_resume_cnt;\n\tu32 rx_resume_fail_cnt;\n\tu32 rx_ring_switch_cnt;\n\tu32 rx_ring_restore_cnt;\n\tu32 rx_flush_cnt;\n\tu32 rx_recovery_reset_cnt;\n};\n\n#define HTT_STATS_PHY_ERR_MAX 43\n\nstruct htt_rx_pdev_fw_stats_phy_err_tlv {\n\tu32 mac_id__word;\n\tu32 total_phy_err_cnt;\n\t \n\tu32 phy_err[HTT_STATS_PHY_ERR_MAX];\n};\n\n \nstruct htt_rx_pdev_fw_ring_mpdu_err_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, fw_ring_mpdu_err);  \n};\n\n \nstruct htt_rx_pdev_fw_mpdu_drop_tlv_v {\n\t \n\tDECLARE_FLEX_ARRAY(u32, fw_mpdu_drop);  \n};\n\n#define HTT_PDEV_CCA_STATS_TX_FRAME_INFO_PRESENT               (0x1)\n#define HTT_PDEV_CCA_STATS_RX_FRAME_INFO_PRESENT               (0x2)\n#define HTT_PDEV_CCA_STATS_RX_CLEAR_INFO_PRESENT               (0x4)\n#define HTT_PDEV_CCA_STATS_MY_RX_FRAME_INFO_PRESENT            (0x8)\n#define HTT_PDEV_CCA_STATS_USEC_CNT_INFO_PRESENT              (0x10)\n#define HTT_PDEV_CCA_STATS_MED_RX_IDLE_INFO_PRESENT           (0x20)\n#define HTT_PDEV_CCA_STATS_MED_TX_IDLE_GLOBAL_INFO_PRESENT    (0x40)\n#define HTT_PDEV_CCA_STATS_CCA_OBBS_USEC_INFO_PRESENT         (0x80)\n\nstruct htt_pdev_stats_cca_counters_tlv {\n\t \n\tu32 tx_frame_usec;\n\tu32 rx_frame_usec;\n\tu32 rx_clear_usec;\n\tu32 my_rx_frame_usec;\n\tu32 usec_cnt;\n\tu32 med_rx_idle_usec;\n\tu32 med_tx_idle_global_usec;\n\tu32 cca_obss_usec;\n};\n\nstruct htt_pdev_cca_stats_hist_v1_tlv {\n\tu32    chan_num;\n\t \n\tu32    num_records;\n\tu32    valid_cca_counters_bitmap;\n\tu32    collection_interval;\n\n\t \n};\n\nstruct htt_pdev_stats_twt_session_tlv {\n\tu32 vdev_id;\n\tstruct htt_mac_addr peer_mac;\n\tu32 flow_id_flags;\n\n\t \n\tu32 dialog_id;\n\tu32 wake_dura_us;\n\tu32 wake_intvl_us;\n\tu32 sp_offset_us;\n};\n\nstruct htt_pdev_stats_twt_sessions_tlv {\n\tu32 pdev_id;\n\tu32 num_sessions;\n\tstruct htt_pdev_stats_twt_session_tlv twt_session[];\n};\n\nenum htt_rx_reo_resource_sample_id_enum {\n\t \n\tHTT_RX_REO_RESOURCE_GLOBAL_LINK_DESC_COUNT_0           = 0,\n\tHTT_RX_REO_RESOURCE_GLOBAL_LINK_DESC_COUNT_1           = 1,\n\tHTT_RX_REO_RESOURCE_GLOBAL_LINK_DESC_COUNT_2           = 2,\n\t \n\tHTT_RX_REO_RESOURCE_BUFFERS_USED_AC0                   = 3,\n\tHTT_RX_REO_RESOURCE_BUFFERS_USED_AC1                   = 4,\n\tHTT_RX_REO_RESOURCE_BUFFERS_USED_AC2                   = 5,\n\tHTT_RX_REO_RESOURCE_BUFFERS_USED_AC3                   = 6,\n\t \n\tHTT_RX_REO_RESOURCE_AGING_NUM_QUEUES_AC0               = 7,\n\tHTT_RX_REO_RESOURCE_AGING_NUM_QUEUES_AC1               = 8,\n\tHTT_RX_REO_RESOURCE_AGING_NUM_QUEUES_AC2               = 9,\n\tHTT_RX_REO_RESOURCE_AGING_NUM_QUEUES_AC3               = 10,\n\n\tHTT_RX_REO_RESOURCE_STATS_MAX                          = 16\n};\n\nstruct htt_rx_reo_resource_stats_tlv_v {\n\t \n\tu32 sample_id;\n\tu32 total_max;\n\tu32 total_avg;\n\tu32 total_sample;\n\tu32 non_zeros_avg;\n\tu32 non_zeros_sample;\n\tu32 last_non_zeros_max;\n\tu32 last_non_zeros_min;\n\tu32 last_non_zeros_avg;\n\tu32 last_non_zeros_sample;\n};\n\n \n\nenum htt_txbf_sound_steer_modes {\n\tHTT_IMPLICIT_TXBF_STEER_STATS                = 0,\n\tHTT_EXPLICIT_TXBF_SU_SIFS_STEER_STATS        = 1,\n\tHTT_EXPLICIT_TXBF_SU_RBO_STEER_STATS         = 2,\n\tHTT_EXPLICIT_TXBF_MU_SIFS_STEER_STATS        = 3,\n\tHTT_EXPLICIT_TXBF_MU_RBO_STEER_STATS         = 4,\n\tHTT_TXBF_MAX_NUM_OF_MODES                    = 5\n};\n\nenum htt_stats_sounding_tx_mode {\n\tHTT_TX_AC_SOUNDING_MODE                      = 0,\n\tHTT_TX_AX_SOUNDING_MODE                      = 1,\n};\n\nstruct htt_tx_sounding_stats_tlv {\n\tu32 tx_sounding_mode;  \n\t \n\tu32 cbf_20[HTT_TXBF_MAX_NUM_OF_MODES];\n\tu32 cbf_40[HTT_TXBF_MAX_NUM_OF_MODES];\n\tu32 cbf_80[HTT_TXBF_MAX_NUM_OF_MODES];\n\tu32 cbf_160[HTT_TXBF_MAX_NUM_OF_MODES];\n\t \n\tu32 sounding[HTT_TX_NUM_OF_SOUNDING_STATS_WORDS];\n};\n\nstruct htt_pdev_obss_pd_stats_tlv {\n\tu32 num_obss_tx_ppdu_success;\n\tu32 num_obss_tx_ppdu_failure;\n\tu32 num_sr_tx_transmissions;\n\tu32 num_spatial_reuse_opportunities;\n\tu32 num_non_srg_opportunities;\n\tu32 num_non_srg_ppdu_tried;\n\tu32 num_non_srg_ppdu_success;\n\tu32 num_srg_opportunities;\n\tu32 num_srg_ppdu_tried;\n\tu32 num_srg_ppdu_success;\n\tu32 num_psr_opportunities;\n\tu32 num_psr_ppdu_tried;\n\tu32 num_psr_ppdu_success;\n};\n\nstruct htt_ring_backpressure_stats_tlv {\n\tu32 pdev_id;\n\tu32 current_head_idx;\n\tu32 current_tail_idx;\n\tu32 num_htt_msgs_sent;\n\t \n\tu32 backpressure_time_ms;\n\t \n\tu32 backpressure_hist[5];\n};\n\n#define HTT_TX_TXBF_RATE_STATS_NUM_MCS_COUNTERS 14\n#define HTT_TX_TXBF_RATE_STATS_NUM_BW_COUNTERS 5\n#define HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS 8\n\nstruct htt_pdev_txrate_txbf_stats_tlv {\n\t \n\tu32 tx_su_txbf_mcs[HTT_TX_TXBF_RATE_STATS_NUM_MCS_COUNTERS];\n\t \n\tu32 tx_su_ibf_mcs[HTT_TX_TXBF_RATE_STATS_NUM_MCS_COUNTERS];\n\t \n\tu32 tx_su_ol_mcs[HTT_TX_TXBF_RATE_STATS_NUM_MCS_COUNTERS];\n\t \n\tu32 tx_su_txbf_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\t \n\tu32 tx_su_ibf_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\t \n\tu32 tx_su_ol_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];\n\t \n\tu32 tx_su_txbf_bw[HTT_TX_TXBF_RATE_STATS_NUM_BW_COUNTERS];\n\t \n\tu32 tx_su_ibf_bw[HTT_TX_TXBF_RATE_STATS_NUM_BW_COUNTERS];\n\t \n\tu32 tx_su_ol_bw[HTT_TX_TXBF_RATE_STATS_NUM_BW_COUNTERS];\n};\n\nstruct htt_txbf_ofdma_ndpa_stats_tlv {\n\t \n\tu32 ax_ofdma_ndpa_queued[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_ndpa_tried[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_ndpa_flushed[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_ndpa_err[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n};\n\nstruct htt_txbf_ofdma_ndp_stats_tlv {\n\t \n\tu32 ax_ofdma_ndp_queued[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_ndp_tried[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_ndp_flushed[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_ndp_err[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n};\n\nstruct htt_txbf_ofdma_brp_stats_tlv {\n\t \n\tu32 ax_ofdma_brpoll_queued[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_brpoll_tried[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_brpoll_flushed[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_brp_err[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_brp_err_num_cbf_rcvd[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS + 1];\n};\n\nstruct htt_txbf_ofdma_steer_stats_tlv {\n\t \n\tu32 ax_ofdma_num_ppdu_steer[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_num_ppdu_ol[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_num_usrs_prefetch[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_num_usrs_sound[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n\t \n\tu32 ax_ofdma_num_usrs_force_sound[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];\n};\n\n#define HTT_MAX_RX_PKT_CNT 8\n#define HTT_MAX_RX_PKT_CRC_PASS_CNT 8\n#define HTT_MAX_PER_BLK_ERR_CNT 20\n#define HTT_MAX_RX_OTA_ERR_CNT 14\n#define HTT_STATS_MAX_CHAINS 8\n#define ATH11K_STATS_MGMT_FRM_TYPE_MAX 16\n\nstruct htt_phy_counters_tlv {\n\t \n\tu32 rx_ofdma_timing_err_cnt;\n\t \n\tu32 rx_cck_fail_cnt;\n\t \n\tu32 mactx_abort_cnt;\n\t \n\tu32 macrx_abort_cnt;\n\t \n\tu32 phytx_abort_cnt;\n\t \n\tu32 phyrx_abort_cnt;\n\t \n\tu32 phyrx_defer_abort_cnt;\n\t \n\tu32 rx_gain_adj_lstf_event_cnt;\n\t \n\tu32 rx_gain_adj_non_legacy_cnt;\n\t \n\tu32 rx_pkt_cnt[HTT_MAX_RX_PKT_CNT];\n\t \n\tu32 rx_pkt_crc_pass_cnt[HTT_MAX_RX_PKT_CRC_PASS_CNT];\n\t \n\tu32 per_blk_err_cnt[HTT_MAX_PER_BLK_ERR_CNT];\n\t \n\tu32 rx_ota_err_cnt[HTT_MAX_RX_OTA_ERR_CNT];\n};\n\nstruct htt_phy_stats_tlv {\n\t \n\ts32 nf_chain[HTT_STATS_MAX_CHAINS];\n\t \n\tu32 false_radar_cnt;\n\t \n\tu32 radar_cs_cnt;\n\t \n\ts32 ani_level;\n\t \n\tu32 fw_run_time;\n};\n\nstruct htt_phy_reset_counters_tlv {\n\tu32 pdev_id;\n\tu32 cf_active_low_fail_cnt;\n\tu32 cf_active_low_pass_cnt;\n\tu32 phy_off_through_vreg_cnt;\n\tu32 force_calibration_cnt;\n\tu32 rf_mode_switch_phy_off_cnt;\n};\n\nstruct htt_phy_reset_stats_tlv {\n\tu32 pdev_id;\n\tu32 chan_mhz;\n\tu32 chan_band_center_freq1;\n\tu32 chan_band_center_freq2;\n\tu32 chan_phy_mode;\n\tu32 chan_flags;\n\tu32 chan_num;\n\tu32 reset_cause;\n\tu32 prev_reset_cause;\n\tu32 phy_warm_reset_src;\n\tu32 rx_gain_tbl_mode;\n\tu32 xbar_val;\n\tu32 force_calibration;\n\tu32 phyrf_mode;\n\tu32 phy_homechan;\n\tu32 phy_tx_ch_mask;\n\tu32 phy_rx_ch_mask;\n\tu32 phybb_ini_mask;\n\tu32 phyrf_ini_mask;\n\tu32 phy_dfs_en_mask;\n\tu32 phy_sscan_en_mask;\n\tu32 phy_synth_sel_mask;\n\tu32 phy_adfs_freq;\n\tu32 cck_fir_settings;\n\tu32 phy_dyn_pri_chan;\n\tu32 cca_thresh;\n\tu32 dyn_cca_status;\n\tu32 rxdesense_thresh_hw;\n\tu32 rxdesense_thresh_sw;\n};\n\nstruct htt_peer_ctrl_path_txrx_stats_tlv {\n\t \n\tu8 peer_mac_addr[ETH_ALEN];\n\tu8 rsvd[2];\n\t \n\tu32 peer_tx_mgmt_subtype[ATH11K_STATS_MGMT_FRM_TYPE_MAX];\n\t \n\tu32 peer_rx_mgmt_subtype[ATH11K_STATS_MGMT_FRM_TYPE_MAX];\n};\n\n#ifdef CONFIG_ATH11K_DEBUGFS\n\nvoid ath11k_debugfs_htt_stats_init(struct ath11k *ar);\nvoid ath11k_debugfs_htt_ext_stats_handler(struct ath11k_base *ab,\n\t\t\t\t\t  struct sk_buff *skb);\nint ath11k_debugfs_htt_stats_req(struct ath11k *ar);\n\n#else  \n\nstatic inline void ath11k_debugfs_htt_stats_init(struct ath11k *ar)\n{\n}\n\nstatic inline void ath11k_debugfs_htt_ext_stats_handler(struct ath11k_base *ab,\n\t\t\t\t\t\t\tstruct sk_buff *skb)\n{\n}\n\nstatic inline int ath11k_debugfs_htt_stats_req(struct ath11k *ar)\n{\n\treturn 0;\n}\n\n#endif  \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}