Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: IO_LOGIC_U.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IO_LOGIC_U.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IO_LOGIC_U"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : IO_LOGIC_U
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Lab_base\IO_LOGIC_U\SyncToClk.vhd" into library work
Parsing package <SyncToClockPckg>.
Parsing entity <SyncToClock>.
Parsing architecture <arch> of entity <synctoclock>.
Parsing entity <SyncBusToClock>.
Parsing architecture <arch> of entity <syncbustoclock>.
Parsing VHDL file "E:\Lab_base\IO_LOGIC_U\Common.vhd" into library work
Parsing package <CommonPckg>.
Parsing package body <CommonPckg>.
Parsing VHDL file "E:\Lab_base\IO_LOGIC_U\sdram_adapter_U.vhd" into library work
Parsing entity <sdram_adapter_U>.
Parsing architecture <Behavioral> of entity <sdram_adapter_u>.
Parsing VHDL file "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" into library work
Parsing package <SdramCntlPckg>.
Parsing entity <SdramCntl_U>.
Parsing architecture <arch> of entity <sdramcntl_u>.
Parsing entity <DualPort>.
Parsing architecture <arch> of entity <dualport>.
Parsing entity <DualPortSdram>.
Parsing architecture <arch> of entity <dualportsdram>.
Parsing VHDL file "E:\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" into library work
Parsing entity <Interface_Ctrl_U>.
Parsing architecture <Behavioral> of entity <interface_ctrl_u>.
Parsing VHDL file "E:\Lab_base\IO_LOGIC_U\HostIoToDut_U.vhd" into library work
Parsing package <HostIoPckg>.
Parsing entity <BscanToHostIo>.
Parsing architecture <arch> of entity <bscantohostio>.
Parsing entity <HostIoHdrScanner>.
Parsing architecture <arch> of entity <hostiohdrscanner>.
Parsing entity <HostIoToRamCore>.
Parsing architecture <arch> of entity <hostiotoramcore>.
Parsing entity <RamCtrlSync>.
Parsing architecture <arch> of entity <ramctrlsync>.
Parsing entity <HostIoToRam>.
Parsing architecture <arch> of entity <hostiotoram>.
Parsing entity <HostIoToDut_U>.
Parsing architecture <arch> of entity <hostiotodut_u>.
Parsing VHDL file "E:\Lab_base\IO_LOGIC_U\ClkGen_U.vhd" into library work
Parsing package <ClkGenPckg>.
Parsing entity <ClkGen_U>.
Parsing architecture <arch> of entity <clkgen_u>.
Parsing entity <ClkToLogic>.
Parsing architecture <arch> of entity <clktologic>.
Parsing VHDL file "E:\Lab_base\IO_LOGIC_U\IO_LOGIC_U.vhd" into library work
Parsing entity <Sync_U>.
Parsing architecture <BEHAVIORAL> of entity <sync_u>.
Parsing entity <IO_LOGIC_U>.
Parsing architecture <BEHAVIORAL> of entity <io_logic_u>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\LSM.vhf" into library work
Parsing entity <GPR_ENVIR_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_lsm>.
Parsing entity <datapath_lab5_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <datapath_lab5_muser_lsm>.
Parsing entity <CONTROL_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <control_muser_lsm>.
Parsing entity <LSM>.
Parsing architecture <BEHAVIORAL> of entity <lsm>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\datapath_lab5.vhf" into library work
Parsing entity <GPR_ENVIR_MUSER_datapath_lab5>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_datapath_lab5>.
Parsing entity <datapath_lab5>.
Parsing architecture <BEHAVIORAL> of entity <datapath_lab5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IO_LOGIC_U> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ClkGen_U> (architecture <arch>) with generics from library <work>.

Elaborating entity <ClkToLogic> (architecture <arch>) from library <work>.

Elaborating entity <HostIoToDut_U> (architecture <arch>) with generics from library <work>.

Elaborating entity <BscanToHostIo> (architecture <arch>) with generics from library <work>.

Elaborating entity <HostIoHdrScanner> (architecture <arch>) with generics from library <work>.

Elaborating entity <Interface_Ctrl_U> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" Line 244: reset_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" Line 245: ready_clk_i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" Line 252: address_in_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd" Line 253: data_in_s should be on the sensitivity list of the process

Elaborating entity <sdram_adapter_U> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\Lab_base\IO_LOGIC_U\sdram_adapter_U.vhd" Line 107. Case statement is complete. others clause is never selected

Elaborating entity <Sync_U> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <RamCtrlSync> (architecture <arch>) from library <work>.

Elaborating entity <SyncToClock> (architecture <arch>) from library <work>.

Elaborating entity <SdramCntl_U> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 436: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 460: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 493: bank_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 636: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 650: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 652: doactivate_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 654: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 658: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 664: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 679: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 681: doactivate_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 683: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 687: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 691: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 707: doselfrfsh_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 709: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 731: row_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 732: bank_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 733: row_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 734: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 754: doselfrfsh_s should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd" Line 771. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IO_LOGIC_U>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\IO_LOGIC_U.vhd".
INFO:Xst:3210 - "E:\Lab_base\IO_LOGIC_U\IO_LOGIC_U.vhd" line 276: Output port <o> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Lab_base\IO_LOGIC_U\IO_LOGIC_U.vhd" line 276: Output port <o_b> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Lab_base\IO_LOGIC_U\IO_LOGIC_U.vhd" line 288: Output port <curr_state_o> of the instance <u2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Lab_base\IO_LOGIC_U\IO_LOGIC_U.vhd" line 320: Output port <sdram_done> of the instance <u3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <IO_LOGIC_U> synthesized.

Synthesizing Unit <ClkGen_U>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\ClkGen_U.vhd".
        BASE_FREQ_G = 12.0
        CLK_MUL_G = 10
        CLK_DIV_G = 2
    Summary:
	no macro.
Unit <ClkGen_U> synthesized.

Synthesizing Unit <ClkToLogic>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\ClkGen_U.vhd".
    Summary:
	no macro.
Unit <ClkToLogic> synthesized.

Synthesizing Unit <HostIoToDut_U>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\HostIoToDut_U.vhd".
        ID_G = "11111111"
        PYLD_CNTR_LENGTH_G = 32
        FPGA_DEVICE_G = spartan6
        TAP_USER_INSTR_G = user1
        SIMPLE_G = true
INFO:Xst:3210 - "E:\Lab_base\IO_LOGIC_U\HostIoToDut_U.vhd" line 951: Output port <pyldCntr_o> of the instance <UHdrScanner> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <opcode_r>.
    Found 1-bit register for signal <opcodeRcvd_r>.
    Found 40-bit register for signal <shiftReg_r>.
    Found 6-bit register for signal <bitCntr_r>.
    Found 40-bit register for signal <vectorToDut_o>.
    Found 1-bit register for signal <activateClk_r>.
    Found 6-bit subtractor for signal <GND_22_o_GND_22_o_sub_8_OUT<5:0>> created at line 1018.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <HostIoToDut_U> synthesized.

Synthesizing Unit <BscanToHostIo>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\HostIoToDut_U.vhd".
        FPGA_DEVICE_G = spartan6
        TAP_USER_INSTR_G = user1
    Summary:
	no macro.
Unit <BscanToHostIo> synthesized.

Synthesizing Unit <HostIoHdrScanner>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\HostIoToDut_U.vhd".
        ID_G = "11111111"
        PYLD_CNTR_LENGTH_G = 32
    Found 32-bit register for signal <pyldCntr_r>.
    Found 1-bit register for signal <hdrRcvd_r>.
    Found 8-bit register for signal <id_r>.
    Found 32-bit subtractor for signal <GND_50_o_GND_50_o_sub_2_OUT<31:0>> created at line 384.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <HostIoHdrScanner> synthesized.

Synthesizing Unit <Interface_Ctrl_U>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\Interface_Ctrl_U.vhd".
WARNING:Xst:647 - Input <input_i<39:38>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MA_i<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MA_i<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <debug_i_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <debug_i_sc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <curr_state>.
    Found 4-bit register for signal <Rst_proc.resetCnt_v>.
    Found 1-bit register for signal <done_s>.
    Found 1-bit register for signal <Ready_clk_i_s>.
    Found 3-bit register for signal <prev_state>.
    Found 1-bit register for signal <in_init_s>.
    Found 32-bit register for signal <address_in_s>.
    Found 32-bit register for signal <data_in_s>.
    Found 2-bit register for signal <feedback_done>.
    Found 1-bit register for signal <in_init_st_s<0>>.
    Found 1-bit register for signal <in_init_st_s<1>>.
    Found 1-bit register for signal <step_en_sh_s>.
    Found 1-bit register for signal <step_en_l_s>.
    Found 32-bit register for signal <data_out_s>.
    Found 1-bit register for signal <reset_s>.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_s (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_51_o_GND_51_o_sub_2_OUT<3:0>> created at line 169.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DO_s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred 177 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Interface_Ctrl_U> synthesized.

Synthesizing Unit <sdram_adapter_U>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\sdram_adapter_U.vhd".
WARNING:Xst:647 - Input <opBegun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdPending> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_d>.
    Found 1-bit register for signal <as_d>.
    Found 2-bit register for signal <curr_state>.
    Found 32-bit register for signal <int_DO>.
    Found 1-bit register for signal <XSA_done_deasserted>.
    Found finite state machine <FSM_1> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | bufclk (rising_edge)                           |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_adapter_U> synthesized.

Synthesizing Unit <Sync_U>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\IO_LOGIC_U.vhd".
    Summary:
	no macro.
Unit <Sync_U> synthesized.

Synthesizing Unit <RamCtrlSync>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\HostIoToDut_U.vhd".
WARNING:Xst:647 - Input <drck_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <prevCtrlIn_v>.
    Found 1-bit register for signal <doneOut_o>.
    Found 1-bit register for signal <ctrlOut_o>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <RamCtrlSync> synthesized.

Synthesizing Unit <SyncToClock>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\SyncToClk.vhd".
    Found 2-bit register for signal <sync_r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SyncToClock> synthesized.

Synthesizing Unit <SdramCntl_U>.
    Related source file is "E:\Lab_base\IO_LOGIC_U\SdramCntl.vhd".
        FREQ_G = 60.0
        IN_PHASE_G = true
        PIPE_EN_G = false
        MAX_NOP_G = 10000
        ENABLE_REFRESH_G = true
        MULTIPLE_ACTIVE_ROWS_G = false
        DATA_WIDTH_G = 16
        NROWS_G = 8192
        NCOLS_G = 512
        HADDR_WIDTH_G = 24
        SADDR_WIDTH_G = 13
        T_INIT_G = 200000.0
        T_RAS_G = 45.0
        T_RCD_G = 20.0
        T_REF_G = 64000000.0
        T_RFC_G = 65.0
        T_RP_G = 20.0
        T_XSR_G = 75.0
    Register <wrPipeline_r<0>> equivalent to <sDataDir_r> has been removed
    Found 14-bit register for signal <rfshCntr_r>.
    Found 14-bit register for signal <timer_r>.
    Found 14-bit register for signal <nopCntr_r>.
    Found 2-bit register for signal <rasTimer_r>.
    Found 2-bit register for signal <wrTimer_r>.
    Found 2-bit register for signal <ba_r>.
    Found 5-bit register for signal <rdPipeline_r>.
    Found 6-bit register for signal <cmd_r>.
    Found 13-bit register for signal <sAddr_r>.
    Found 16-bit register for signal <sData_r>.
    Found 16-bit register for signal <sdramData_r>.
    Found 3-bit register for signal <state_r>.
    Found 9-bit register for signal <refTimer_r>.
    Found 1-bit register for signal <activeFlag_r>.
    Found 1-bit register for signal <opBegun_r>.
    Found 1-bit register for signal <cke_r>.
    Found 1-bit register for signal <sDataDir_r>.
    Found 2-bit register for signal <activeBank_r>.
    Found 13-bit register for signal <activeRow_r<0>>.
    Found finite state machine <FSM_2> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | initwait                                       |
    | Power Up State     | initwait                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <nopCntr_r[13]_GND_91_o_add_11_OUT> created at line 510.
    Found 14-bit adder for signal <rfshCntr_r[13]_GND_91_o_add_22_OUT> created at line 556.
    Found 2-bit subtractor for signal <GND_91_o_GND_91_o_sub_16_OUT<1:0>> created at line 526.
    Found 2-bit subtractor for signal <GND_91_o_GND_91_o_sub_19_OUT<1:0>> created at line 539.
    Found 9-bit subtractor for signal <GND_91_o_GND_91_o_sub_22_OUT<8:0>> created at line 550.
    Found 14-bit subtractor for signal <GND_91_o_GND_91_o_sub_27_OUT<13:0>> created at line 565.
    Found 14-bit subtractor for signal <GND_91_o_GND_91_o_sub_82_OUT<13:0>> created at line 746.
    Found 13-bit 7-to-1 multiplexer for signal <state_r[2]_col_s[11]_wide_mux_91_OUT> created at line 574.
    Found 1-bit tristate buffer for signal <sdData_io<15>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<14>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<13>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<12>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<11>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<10>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<9>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<8>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<7>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<6>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<5>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<4>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<3>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<2>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<1>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<0>> created at line 394
    Found 2-bit comparator not equal for signal <n0026> created at line 493
    Found 13-bit comparator not equal for signal <n0028> created at line 493
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  67 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <SdramCntl_U> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 14-bit adder                                          : 2
 14-bit subtractor                                     : 2
 2-bit subtractor                                      : 2
 32-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 53
 1-bit register                                        : 24
 13-bit register                                       : 2
 14-bit register                                       : 3
 16-bit register                                       : 2
 2-bit register                                        : 8
 3-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 1
 40-bit register                                       : 2
 5-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 2
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 259
 1-bit 2-to-1 multiplexer                              : 198
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 19
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 10
 21-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 4
 40-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <ba_r_0> has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ba_r_1> has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeBank_r_0> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeBank_r_1> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <address_in_s_21> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_22> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_23> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_25> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_26> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_27> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_28> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_29> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_30> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <address_in_s_31> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <vectorToDut_o_38> of sequential type is unconnected in block <u1>.
WARNING:Xst:2677 - Node <vectorToDut_o_39> of sequential type is unconnected in block <u1>.

Synthesizing (advanced) Unit <Interface_Ctrl_U>.
The following registers are absorbed into counter <Rst_proc.resetCnt_v>: 1 register on signal <Rst_proc.resetCnt_v>.
Unit <Interface_Ctrl_U> synthesized (advanced).

Synthesizing (advanced) Unit <SdramCntl_U>.
The following registers are absorbed into counter <timer_r>: 1 register on signal <timer_r>.
The following registers are absorbed into counter <nopCntr_r>: 1 register on signal <nopCntr_r>.
Unit <SdramCntl_U> synthesized (advanced).
WARNING:Xst:2677 - Node <address_in_s_21> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_22> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_23> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_25> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_26> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_27> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_28> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_29> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_30> of sequential type is unconnected in block <Interface_Ctrl_U>.
WARNING:Xst:2677 - Node <address_in_s_31> of sequential type is unconnected in block <Interface_Ctrl_U>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 14-bit adder                                          : 1
 14-bit subtractor                                     : 1
 2-bit subtractor                                      : 2
 32-bit subtractor                                     : 1
 6-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 14-bit down counter                                   : 1
 14-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 379
 Flip-Flops                                            : 379
# Comparators                                          : 2
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 266
 1-bit 2-to-1 multiplexer                              : 208
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 17
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 10
 21-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 4
 40-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u2/FSM_0> on signal <curr_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 011   | 011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u3/FSM_1> on signal <curr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u5/FSM_2> on signal <state_r[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 initwait    | 000
 initpchg    | 001
 initsetmode | 010
 initrfsh    | 011
 rw          | 100
 activate    | 101
 refreshrow  | 110
 selfrefresh | 111
-------------------------
WARNING:Xst:1293 - FF/Latch <cmd_r_0> has a constant value of 0 in block <SdramCntl_U>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_1> has a constant value of 0 in block <SdramCntl_U>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_5> has a constant value of 0 in block <SdramCntl_U>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <IO_LOGIC_U> ...

Optimizing unit <Interface_Ctrl_U> ...
WARNING:Xst:1294 - Latch <DO_s_31> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_30> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_29> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_28> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_25> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_27> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_26> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_24> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_23> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_22> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_21> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_18> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_20> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_19> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_17> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_16> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_15> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_14> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_11> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_13> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_12> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_10> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_9> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_8> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_7> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_4> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_6> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_5> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_3> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_2> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_1> is equivalent to a wire in block <Interface_Ctrl_U>.
WARNING:Xst:1294 - Latch <DO_s_0> is equivalent to a wire in block <Interface_Ctrl_U>.

Optimizing unit <sdram_adapter_U> ...

Optimizing unit <HostIoToDut_U> ...

Optimizing unit <HostIoHdrScanner> ...
WARNING:Xst:1710 - FF/Latch <u5/activeBank_r_1> (without init value) has a constant value of 0 in block <IO_LOGIC_U>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u5/activeBank_r_0> (without init value) has a constant value of 0 in block <IO_LOGIC_U>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u5/ba_r_1> has a constant value of 0 in block <IO_LOGIC_U>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u5/ba_r_0> has a constant value of 0 in block <IO_LOGIC_U>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u5/opBegun_r> of sequential type is unconnected in block <IO_LOGIC_U>.
WARNING:Xst:2677 - Node <u1/vectorToDut_o_39> of sequential type is unconnected in block <IO_LOGIC_U>.
WARNING:Xst:2677 - Node <u1/vectorToDut_o_38> of sequential type is unconnected in block <IO_LOGIC_U>.
WARNING:Xst:1293 - FF/Latch <u2/Rst_proc.resetCnt_v_3> has a constant value of 0 in block <IO_LOGIC_U>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u5/sDataDir_r> in Unit <IO_LOGIC_U> is equivalent to the following FF/Latch, which will be removed : <u5/wrTimer_r_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IO_LOGIC_U, actual ratio is 4.
FlipFlop u2/address_in_s_24 has been replicated 1 time(s)
FlipFlop u2/curr_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop u2/curr_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop u2/curr_state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 411
 Flip-Flops                                            : 411

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IO_LOGIC_U.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 848
#      GND                         : 1
#      INV                         : 64
#      LUT1                        : 16
#      LUT2                        : 43
#      LUT3                        : 68
#      LUT4                        : 83
#      LUT5                        : 94
#      LUT6                        : 280
#      MUXCY                       : 90
#      MUXF7                       : 19
#      OR2                         : 1
#      VCC                         : 1
#      XORCY                       : 88
# FlipFlops/Latches                : 412
#      FD                          : 62
#      FDC                         : 84
#      FDCE                        : 46
#      FDE                         : 141
#      FDP                         : 9
#      FDPE                        : 16
#      FDR                         : 4
#      FDRE                        : 47
#      FDSE                        : 2
#      ODDR2                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 213
#      IBUF                        : 124
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 72
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             412  out of  30064     1%  
 Number of Slice LUTs:                  648  out of  15032     4%  
    Number used as Logic:               648  out of  15032     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    721
   Number with an unused Flip Flop:     309  out of    721    42%  
   Number with an unused LUT:            73  out of    721    10%  
   Number of fully used LUT-FF pairs:   339  out of    721    47%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                         223
 Number of bonded IOBs:                 213  out of    186   114% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
sdClkFb_i                          | IBUF+BUFG                | 282   |
fpgaClk_i                          | DCM_SP:CLKFX             | 1     |
fpgaClk_i                          | DCM_SP:CLKFX180          | 1     |
u1/drck_s                          | NONE(u1/vectorToDut_o_37)| 129   |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.111ns (Maximum Frequency: 140.632MHz)
   Minimum input arrival time before clock: 8.372ns
   Maximum output required time after clock: 9.247ns
   Maximum combinational path delay: 10.925ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sdClkFb_i'
  Clock period: 7.111ns (frequency: 140.632MHz)
  Total number of paths / destination ports: 9297 / 399
-------------------------------------------------------------------------
Delay:               7.111ns (Levels of Logic = 5)
  Source:            u5/rdPipeline_r_1 (FF)
  Destination:       u5/timer_r_0 (FF)
  Source Clock:      sdClkFb_i rising
  Destination Clock: sdClkFb_i rising

  Data Path: u5/rdPipeline_r_1 to u5/timer_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.525   1.261  u5/rdPipeline_r_1 (u5/rdPipeline_r_1)
     LUT4:I3->O            9   0.254   0.976  u5/rdInProgress_s_INV_201_o<4>1 (u5/rdInProgress_s_INV_201_o)
     LUT5:I4->O           33   0.254   1.537  u5/state_r_FSM_FFd2-In2111 (u5/state_r_FSM_FFd2-In211)
     LUT6:I5->O            1   0.254   0.682  u5/Mmux_GND_91_o_GND_91_o_mux_62_OUT61_SW8_G (N322)
     LUT3:I2->O            1   0.254   0.790  u5/Mmux_GND_91_o_GND_91_o_mux_62_OUT61_SW81 (N221)
     LUT6:I4->O            1   0.250   0.000  u5/Mcount_timer_r_eqn_02 (u5/Mcount_timer_r_eqn_0)
     FDC:D                     0.074          u5/timer_r_0
    ----------------------------------------
    Total                      7.111ns (1.865ns logic, 5.246ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/drck_s'
  Clock period: 6.397ns (frequency: 156.312MHz)
  Total number of paths / destination ports: 3734 / 264
-------------------------------------------------------------------------
Delay:               6.397ns (Levels of Logic = 4)
  Source:            u1/UHdrScanner/hdrRcvd_r (FF)
  Destination:       u1/UHdrScanner/pyldCntr_r_31 (FF)
  Source Clock:      u1/drck_s rising
  Destination Clock: u1/drck_s rising

  Data Path: u1/UHdrScanner/hdrRcvd_r to u1/UHdrScanner/pyldCntr_r_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              44   0.525   1.721  u1/UHdrScanner/hdrRcvd_r (u1/UHdrScanner/hdrRcvd_r)
     LUT6:I5->O            1   0.254   0.682  u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o1 (u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o1)
     LUT6:I5->O            2   0.254   0.726  u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o7 (u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o7)
     LUT4:I3->O           40   0.254   1.654  u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o8 (u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o)
     LUT4:I3->O            1   0.254   0.000  u1/UHdrScanner/Mmux_GND_50_o_PWR_17_o_mux_5_OUT110 (u1/UHdrScanner/GND_50_o_PWR_17_o_mux_5_OUT<0>)
     FD:D                      0.074          u1/UHdrScanner/pyldCntr_r_0
    ----------------------------------------
    Total                      6.397ns (1.615ns logic, 4.782ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 1190 / 182
-------------------------------------------------------------------------
Offset:              8.372ns (Levels of Logic = 10)
  Source:            in_init_i (PAD)
  Destination:       u5/cmd_r_2 (FF)
  Destination Clock: sdClkFb_i rising

  Data Path: in_init_i to u5/cmd_r_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.328   2.431  in_init_i_IBUF (in_init_i_IBUF)
     LUT6:I0->O            5   0.254   0.949  u2/GND_51_o_is_not_sdram_AND_23_o1_1 (u2/GND_51_o_is_not_sdram_AND_23_o1)
     LUT5:I3->O            1   0.250   0.000  u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_lut<0> (u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_cy<0> (u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_cy<1> (u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_cy<2> (u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_cy<3> (u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_cy<3>)
     MUXCY:CI->O          24   0.023   1.488  u5/Mcompar_row_s[12]_activeRow_r[0][12]_not_equal_9_o_cy<4> (u5/row_s[12]_activeRow_r[0][12]_not_equal_9_o)
     LUT6:I4->O            1   0.250   0.790  u5/Mmux_cmd_x31 (u5/Mmux_cmd_x3)
     LUT6:I4->O            1   0.250   0.000  u5/Mmux_cmd_x33 (u5/cmd_x<2>)
     FDP:D                     0.074          u5/cmd_r_2
    ----------------------------------------
    Total                      8.372ns (2.714ns logic, 5.658ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1/drck_s'
  Total number of paths / destination ports: 126 / 43
-------------------------------------------------------------------------
Offset:              3.238ns (Levels of Logic = 2)
  Source:            u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:RESET (PAD)
  Destination:       u1/UHdrScanner/pyldCntr_r_31 (FF)
  Destination Clock: u1/drck_s rising

  Data Path: u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:RESET to u1/UHdrScanner/pyldCntr_r_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:RESET    2   0.000   1.002  u1/USimple.UBscanHostIo/spartan6_bscan.UBscanUser (u1/USimple.UBscanHostIo/bscanReset_s)
     LUT4:I0->O           40   0.254   1.654  u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o8 (u1/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o)
     LUT4:I3->O            1   0.254   0.000  u1/UHdrScanner/Mmux_GND_50_o_PWR_17_o_mux_5_OUT110 (u1/UHdrScanner/GND_50_o_PWR_17_o_mux_5_OUT<0>)
     FD:D                      0.074          u1/UHdrScanner/pyldCntr_r_0
    ----------------------------------------
    Total                      3.238ns (0.582ns logic, 2.656ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 299 / 80
-------------------------------------------------------------------------
Offset:              9.247ns (Levels of Logic = 4)
  Source:            u2/address_in_s_24 (FF)
  Destination:       DO<31> (PAD)
  Source Clock:      sdClkFb_i rising

  Data Path: u2/address_in_s_24 to DO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             21   0.525   1.310  u2/address_in_s_24 (u2/address_in_s_24)
     LUT3:I2->O           66   0.254   2.375  u2/address_in_s[24]_MA_i[24]_OR_81_o1 (u2/address_in_s[24]_MA_i[24]_OR_81_o)
     LUT6:I1->O            1   0.254   0.682  u2/Mmux_DO_s[31]_Data_i_mem[0]_MUX_314_o21 (u2/Mmux_DO_s[31]_Data_i_mem[0]_MUX_314_o2)
     LUT6:I5->O            1   0.254   0.681  u2/Mmux_DO_s[31]_Data_i_mem[0]_MUX_314_o23 (DO_0_OBUF)
     OBUF:I->O                 2.912          DO_0_OBUF (DO<0>)
    ----------------------------------------
    Total                      9.247ns (4.199ns logic, 5.048ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/drck_s'
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Offset:              5.801ns (Levels of Logic = 1)
  Source:            u1/vectorToDut_o_35 (FF)
  Destination:       RESET (PAD)
  Source Clock:      u1/drck_s rising

  Data Path: u1/vectorToDut_o_35 to RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            152   0.525   2.364  u1/vectorToDut_o_35 (u1/vectorToDut_o_35)
     OBUF:I->O                 2.912          RESET_OBUF (RESET)
    ----------------------------------------
    Total                      5.801ns (3.437ns logic, 2.364ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 512 / 47
-------------------------------------------------------------------------
Delay:               10.925ns (Levels of Logic = 5)
  Source:            in_init_i (PAD)
  Destination:       DO<31> (PAD)

  Data Path: in_init_i to DO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.328   2.204  in_init_i_IBUF (in_init_i_IBUF)
     LUT3:I0->O           66   0.235   2.375  u2/address_in_s[24]_MA_i[24]_OR_81_o1 (u2/address_in_s[24]_MA_i[24]_OR_81_o)
     LUT6:I1->O            1   0.254   0.682  u2/Mmux_DO_s[31]_Data_i_mem[0]_MUX_314_o21 (u2/Mmux_DO_s[31]_Data_i_mem[0]_MUX_314_o2)
     LUT6:I5->O            1   0.254   0.681  u2/Mmux_DO_s[31]_Data_i_mem[0]_MUX_314_o23 (DO_0_OBUF)
     OBUF:I->O                 2.912          DO_0_OBUF (DO<0>)
    ----------------------------------------
    Total                     10.925ns (4.983ns logic, 5.942ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    7.111|         |         |         |
u1/drck_s      |    4.973|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/drck_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    2.791|         |         |         |
u1/drck_s      |    6.397|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.84 secs
 
--> 

Total memory usage is 4562004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  135 (   0 filtered)
Number of infos    :    7 (   0 filtered)

