0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/Wesley/dev/CSASA/bch-fpga/andor.sim/sim_1/behav/xsim/glbl.v,1524264632,verilog,,,,glbl,,xil_defaultlib,,,,,,
,,,,,,,,,,,,,,
C:/Users/Wesley/dev/CSASA/bch-fpga/andor.srcs/sim_1/new/andxor_test.sv,1524356424,systemVerilog,,C:/Users/Wesley/dev/CSASA/bch-fpga/andor.srcs/sim_1/imports/Documents/andxorBENCH.sv,,andxor_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
C:/Users/Wesley/dev/CSASA/bch-fpga/andor.srcs/sources_1/imports/Desktop/andxor.sv,1524356684,systemVerilog,,C:/Users/Wesley/dev/CSASA/bch-fpga/andor.srcs/sim_1/new/andxor_test.sv,,andxor,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
