// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition"

// DATE "11/27/2017 17:02:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module project (
	CLOCK_50,
	KEY,
	LEDR,
	HEX0,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[2:0] KEY;
output 	[4:0] LEDR;
output 	[6:0] HEX0;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \D0|x[7]~feeder_combout ;
wire \D0|x[6]~feeder_combout ;
wire \D0|Add10~1_sumout ;
wire \D0|x[3]~feeder_combout ;
wire \D0|x[2]~feeder_combout ;
wire \D0|x[1]~feeder_combout ;
wire \D0|x[0]~feeder_combout ;
wire \D0|Add9~17_sumout ;
wire \D0|x[5]~2_combout ;
wire \D0|x[4]~feeder_combout ;
wire \D0|Add9~6 ;
wire \D0|Add9~1_sumout ;
wire \KEY[0]~input_o ;
wire \D0|Add19~21_sumout ;
wire \C0|Decoder0~9_combout ;
wire \C0|target2~q ;
wire \D0|counter10[0]~0_combout ;
wire \D0|drawingtarg2~1_combout ;
wire \C0|resetcounter~0_combout ;
wire \C0|resetcounter~q ;
wire \C0|Decoder0~0_combout ;
wire \C0|Decoder0~5_combout ;
wire \C0|start~q ;
wire \D0|counter3[8]~1_combout ;
wire \C0|Decoder0~4_combout ;
wire \C0|gameoversig~q ;
wire \D0|Add1~1_sumout ;
wire \D0|Add1~62 ;
wire \D0|Add1~57_sumout ;
wire \D0|Add1~30 ;
wire \D0|Add1~25_sumout ;
wire \D0|Add1~26 ;
wire \D0|Add1~41_sumout ;
wire \D0|Add1~42 ;
wire \D0|Add1~21_sumout ;
wire \D0|Add1~22 ;
wire \D0|Add1~5_sumout ;
wire \D0|Add1~6 ;
wire \D0|Add1~17_sumout ;
wire \D0|Add1~18 ;
wire \D0|Add1~13_sumout ;
wire \D0|Add1~14 ;
wire \D0|Add1~9_sumout ;
wire \D0|Equal1~0_combout ;
wire \D0|write~1_combout ;
wire \KEY[1]~input_o ;
wire \C0|Decoder0~1_combout ;
wire \C0|buttonsig~q ;
wire \D0|x[5]~feeder_combout ;
wire \D0|Add9~2 ;
wire \D0|Add9~21_sumout ;
wire \D0|x[8]~feeder_combout ;
wire \D0|Add9~22 ;
wire \D0|Add9~26 ;
wire \D0|Add9~30 ;
wire \D0|Add9~33_sumout ;
wire \D0|always0~1_combout ;
wire \D0|always0~2_combout ;
wire \D0|write~2_combout ;
wire \~GND~combout ;
wire \D0|write~q ;
wire \D0|counter7[15]~0_combout ;
wire \D0|Add1~58 ;
wire \D0|Add1~53_sumout ;
wire \D0|Add1~54 ;
wire \D0|Add1~49_sumout ;
wire \D0|Add1~50 ;
wire \D0|Add1~45_sumout ;
wire \D0|Add1~46 ;
wire \D0|Add1~37_sumout ;
wire \D0|Add1~38 ;
wire \D0|Add1~33_sumout ;
wire \D0|Add1~34 ;
wire \D0|Add1~29_sumout ;
wire \D0|Equal1~1_combout ;
wire \D0|color[7]~11_combout ;
wire \D0|Add1~2 ;
wire \D0|Add1~65_sumout ;
wire \D0|Add1~66 ;
wire \D0|Add1~61_sumout ;
wire \D0|Equal1~2_combout ;
wire \D0|donestartpg~0_combout ;
wire \D0|donestartpg~1_combout ;
wire \D0|donestartpg~q ;
wire \D0|write~0_combout ;
wire \D0|counter10[8]~1_combout ;
wire \D0|Add19~22 ;
wire \D0|Add19~25_sumout ;
wire \D0|Add19~26 ;
wire \D0|Add19~29_sumout ;
wire \D0|Add19~30 ;
wire \D0|Add19~33_sumout ;
wire \D0|Add19~34 ;
wire \D0|Add19~13_sumout ;
wire \D0|Add19~14 ;
wire \D0|Add19~17_sumout ;
wire \D0|Add19~18 ;
wire \D0|Add19~9_sumout ;
wire \D0|Add19~10 ;
wire \D0|Add19~5_sumout ;
wire \D0|Add19~6 ;
wire \D0|Add19~1_sumout ;
wire \D0|drawingtarg2~0_combout ;
wire \D0|drawingtarg2~q ;
wire \D0|x_out[7]~0_combout ;
wire \C0|Mux4~2_combout ;
wire \C0|resetspeed~q ;
wire \D0|speed~0_combout ;
wire \D0|speed~q ;
wire \D0|normalspeed~0_combout ;
wire \D0|normalspeed~1_combout ;
wire \D0|normalspeed~q ;
wire \C0|u0|increasespeed[1]~4_combout ;
wire \C0|u0|Add0~0_combout ;
wire \C0|u0|increasespeed[3]~2_combout ;
wire \C0|u0|increasespeed[4]~3_combout ;
wire \C0|u0|increasespeed~0_combout ;
wire \C0|u0|increasespeed[0]~1_combout ;
wire \C0|u0|increasespeed[2]~5_combout ;
wire \C0|u0|f0|Q[0]~0_combout ;
wire \C0|u0|f0|Add0~9_sumout ;
wire \C0|u0|f0|Q[1]~DUPLICATE_q ;
wire \C0|u0|f0|Add0~10 ;
wire \C0|u0|f0|Add0~5_sumout ;
wire \C0|u0|f0|Q[2]~DUPLICATE_q ;
wire \C0|u0|f0|Add0~6 ;
wire \C0|u0|f0|Add0~73_sumout ;
wire \C0|u0|f0|Q[3]~DUPLICATE_q ;
wire \C0|u0|f0|Add0~74 ;
wire \C0|u0|f0|Add0~69_sumout ;
wire \C0|u0|f0|Q[4]~DUPLICATE_q ;
wire \C0|u0|f0|Add0~70 ;
wire \C0|u0|f0|Add0~65_sumout ;
wire \C0|u0|f0|Q[5]~DUPLICATE_q ;
wire \C0|u0|f0|Add0~66 ;
wire \C0|u0|f0|Add0~61_sumout ;
wire \C0|u0|f0|Q[6]~DUPLICATE_q ;
wire \C0|u0|f0|Add0~62 ;
wire \C0|u0|f0|Add0~57_sumout ;
wire \C0|u0|f0|Q[7]~DUPLICATE_q ;
wire \C0|u0|f0|Add0~58 ;
wire \C0|u0|f0|Add0~53_sumout ;
wire \C0|u0|f0|Add0~54 ;
wire \C0|u0|f0|Add0~1_sumout ;
wire \C0|u0|f0|Add0~2 ;
wire \C0|u0|f0|Add0~49_sumout ;
wire \C0|u0|f0|Add0~50 ;
wire \C0|u0|f0|Add0~45_sumout ;
wire \C0|u0|f0|Add0~46 ;
wire \C0|u0|f0|Add0~41_sumout ;
wire \C0|u0|f0|Add0~42 ;
wire \C0|u0|f0|Add0~37_sumout ;
wire \C0|u0|f0|Q[12]~DUPLICATE_q ;
wire \C0|u0|f0|Q[14]~DUPLICATE_q ;
wire \C0|u0|f0|Add0~38 ;
wire \C0|u0|f0|Add0~33_sumout ;
wire \C0|u0|f0|Equal0~1_combout ;
wire \C0|u0|f0|Equal0~2_combout ;
wire \C0|u0|f0|Add0~34 ;
wire \C0|u0|f0|Add0~29_sumout ;
wire \C0|u0|f0|Add0~30 ;
wire \C0|u0|f0|Add0~25_sumout ;
wire \C0|u0|f0|Add0~26 ;
wire \C0|u0|f0|Add0~21_sumout ;
wire \C0|u0|f0|Add0~22 ;
wire \C0|u0|f0|Add0~17_sumout ;
wire \C0|u0|f0|Add0~18 ;
wire \C0|u0|f0|Add0~13_sumout ;
wire \C0|u0|f0|Q[16]~DUPLICATE_q ;
wire \C0|u0|f0|Q[18]~DUPLICATE_q ;
wire \C0|u0|f0|Equal0~0_combout ;
wire \C0|u0|f0|Q[9]~DUPLICATE_q ;
wire \C0|u0|f0|Equal0~3_combout ;
wire \C0|u0|f0|Enable~q ;
wire \C0|u0|Q[0]~1_combout ;
wire \C0|u0|Q[1]~2_combout ;
wire \C0|u0|Equal1~0_combout ;
wire \C0|u0|Q[2]~0_combout ;
wire \C0|u0|Q[3]~3_combout ;
wire \C0|u0|Q[4]~4_combout ;
wire \C0|u0|Equal1~1_combout ;
wire \C0|u0|Equal1~2_combout ;
wire \C0|u0|Enable~q ;
wire \C0|Mux0~0_combout ;
wire \D0|Add16~21_sumout ;
wire \C0|Decoder0~8_combout ;
wire \C0|target~q ;
wire \D0|counter3[3]~0_combout ;
wire \D0|drawingtarg~1_combout ;
wire \D0|counter3[8]~2_combout ;
wire \D0|Add16~22 ;
wire \D0|Add16~25_sumout ;
wire \D0|Add16~26 ;
wire \D0|Add16~29_sumout ;
wire \D0|Add16~30 ;
wire \D0|Add16~33_sumout ;
wire \D0|Add16~34 ;
wire \D0|Add16~13_sumout ;
wire \D0|Add16~14 ;
wire \D0|Add16~17_sumout ;
wire \D0|Add16~18 ;
wire \D0|Add16~9_sumout ;
wire \D0|Add16~10 ;
wire \D0|Add16~5_sumout ;
wire \D0|Add16~6 ;
wire \D0|Add16~1_sumout ;
wire \D0|drawingtarg~0_combout ;
wire \D0|drawingtarg~q ;
wire \C0|Mux3~0_combout ;
wire \C0|Mux3~1_combout ;
wire \C0|current_state~2_combout ;
wire \C0|Mux1~0_combout ;
wire \D0|Add13~9_sumout ;
wire \C0|Decoder0~10_combout ;
wire \C0|countsig~q ;
wire \D0|counter[4]~0_combout ;
wire \D0|drawing~1_combout ;
wire \D0|counter[8]~1_combout ;
wire \D0|Add13~10 ;
wire \D0|Add13~13_sumout ;
wire \D0|Add13~14 ;
wire \D0|Add13~17_sumout ;
wire \D0|Add13~18 ;
wire \D0|Add13~21_sumout ;
wire \D0|Add13~22 ;
wire \D0|Add13~33_sumout ;
wire \D0|Add13~34 ;
wire \D0|Add13~29_sumout ;
wire \D0|Add13~30 ;
wire \D0|Add13~25_sumout ;
wire \D0|Add13~26 ;
wire \D0|Add13~5_sumout ;
wire \D0|Add13~6 ;
wire \D0|Add13~1_sumout ;
wire \D0|drawing~0_combout ;
wire \D0|drawing~q ;
wire \C0|Mux0~3_combout ;
wire \C0|Mux2~0_combout ;
wire \C0|current_state~1_combout ;
wire \C0|Decoder0~3_combout ;
wire \C0|drawstartpg~q ;
wire \D0|Add4~9_sumout ;
wire \C0|Decoder0~11_combout ;
wire \C0|erasesig~q ;
wire \D0|counter2[7]~0_combout ;
wire \D0|erasing~1_combout ;
wire \D0|counter2[8]~1_combout ;
wire \D0|Add4~10 ;
wire \D0|Add4~13_sumout ;
wire \D0|Add4~14 ;
wire \D0|Add4~17_sumout ;
wire \D0|Add4~18 ;
wire \D0|Add4~21_sumout ;
wire \D0|Add4~22 ;
wire \D0|Add4~33_sumout ;
wire \D0|Add4~34 ;
wire \D0|Add4~29_sumout ;
wire \D0|Add4~30 ;
wire \D0|Add4~25_sumout ;
wire \D0|Add4~26 ;
wire \D0|Add4~5_sumout ;
wire \D0|Add4~6 ;
wire \D0|Add4~1_sumout ;
wire \D0|erasing~0_combout ;
wire \D0|erasing~q ;
wire \C0|Mux4~0_combout ;
wire \C0|current_state~3_combout ;
wire \C0|Decoder0~2_combout ;
wire \C0|waiting~q ;
wire \C0|Decoder0~7_combout ;
wire \C0|ld_values~q ;
wire \D0|xcoord[3]~0_combout ;
wire \D0|always0~0_combout ;
wire \D0|fail~0_combout ;
wire \D0|fail~q ;
wire \C0|Mux5~0_combout ;
wire \C0|current_state~4_combout ;
wire \C0|Decoder0~12_combout ;
wire \C0|enablemove~q ;
wire \D0|x[3]~3_combout ;
wire \D0|Add9~18 ;
wire \D0|Add9~13_sumout ;
wire \D0|Add9~14 ;
wire \D0|Add9~9_sumout ;
wire \D0|Add9~10 ;
wire \D0|Add9~5_sumout ;
wire \D0|Equal4~1_combout ;
wire \D0|Add10~2 ;
wire \D0|Add10~17_sumout ;
wire \D0|Add10~18 ;
wire \D0|Add10~22 ;
wire \D0|Add10~13_sumout ;
wire \D0|Add10~14 ;
wire \D0|Add10~25_sumout ;
wire \D0|Add10~26 ;
wire \D0|Add10~5_sumout ;
wire \D0|Add10~6 ;
wire \D0|Add10~29_sumout ;
wire \D0|Equal6~1_combout ;
wire \D0|ymove~10_combout ;
wire \C0|Mux4~1_combout ;
wire \C0|checksig~q ;
wire \D0|detectpress~0_combout ;
wire \D0|xmove~8_combout ;
wire \D0|xmove~9_combout ;
wire \D0|ymove.00~q ;
wire \D0|ymove~9_combout ;
wire \D0|ymove.01~q ;
wire \D0|Equal4~2_combout ;
wire \D0|Equal5~1_combout ;
wire \D0|xmove~12_combout ;
wire \D0|xmove.01~q ;
wire \D0|x[5]~0_combout ;
wire \D0|x[5]~1_combout ;
wire \D0|Add10~30 ;
wire \D0|Add10~9_sumout ;
wire \D0|Equal6~0_combout ;
wire \D0|xmove~10_combout ;
wire \D0|xmove.00~q ;
wire \D0|Add9~25_sumout ;
wire \D0|Equal5~0_combout ;
wire \D0|xmove~11_combout ;
wire \D0|xmove.10~q ;
wire \D0|Add10~21_sumout ;
wire \D0|Equal8~0_combout ;
wire \D0|ymove~8_combout ;
wire \D0|ymove.10~q ;
wire \D0|Add9~29_sumout ;
wire \D0|Equal4~0_combout ;
wire \C0|Decoder0~6_combout ;
wire \C0|resetpress~q ;
wire \D0|detectpress~1_combout ;
wire \D0|detectpress~2_combout ;
wire \D0|detectpress~3_combout ;
wire \D0|detectpress~4_combout ;
wire \D0|detectpress~q ;
wire \KEY[2]~input_o ;
wire \C0|Mux0~4_combout ;
wire \C0|Mux0~1_combout ;
wire \C0|Mux0~2_combout ;
wire \C0|current_state~0_combout ;
wire \D0|score~3_combout ;
wire \D0|score[3]~1_combout ;
wire \D0|score[3]~2_combout ;
wire \D0|Add22~1_combout ;
wire \D0|score~4_combout ;
wire \D0|Add22~0_combout ;
wire \D0|score~0_combout ;
wire \D0|Add22~2_combout ;
wire \D0|score~5_combout ;
wire \D0|h0|result~0_combout ;
wire \D0|h0|result~1_combout ;
wire \D0|h0|result~2_combout ;
wire \D0|h0|result~3_combout ;
wire \D0|h0|result~4_combout ;
wire \D0|h0|result~5_combout ;
wire \D0|h0|result~6_combout ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|Add1~2 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|yCounter[9]~DUPLICATE_q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \D0|Add3~13_sumout ;
wire \D0|Add5~13_sumout ;
wire \D0|Add6~13_sumout ;
wire \D0|Add14~13_sumout ;
wire \D0|ynew[2]~0_combout ;
wire \D0|ynew[2]~7_combout ;
wire \D0|xnew~5_combout ;
wire \D0|xnew[8]~1_combout ;
wire \D0|xnew[7]~2_combout ;
wire \D0|Add3~10 ;
wire \D0|Add3~5_sumout ;
wire \D0|Add5~14 ;
wire \D0|Add5~18 ;
wire \D0|Add5~22 ;
wire \D0|Add5~26 ;
wire \D0|Add5~30 ;
wire \D0|Add5~34 ;
wire \D0|Add5~10 ;
wire \D0|Add5~5_sumout ;
wire \D0|Add5~9_sumout ;
wire \D0|Add5~33_sumout ;
wire \D0|Add5~29_sumout ;
wire \D0|Add5~25_sumout ;
wire \D0|Add5~21_sumout ;
wire \D0|Add5~17_sumout ;
wire \D0|Add6~14 ;
wire \D0|Add6~18 ;
wire \D0|Add6~22 ;
wire \D0|Add6~26 ;
wire \D0|Add6~30 ;
wire \D0|Add6~34 ;
wire \D0|Add6~10 ;
wire \D0|Add6~5_sumout ;
wire \D0|Add14~14 ;
wire \D0|Add14~18 ;
wire \D0|Add14~22 ;
wire \D0|Add14~26 ;
wire \D0|Add14~30 ;
wire \D0|Add14~34 ;
wire \D0|Add14~10 ;
wire \D0|Add14~5_sumout ;
wire \D0|xnew~3_combout ;
wire \D0|x_out[7]~2_combout ;
wire \D0|Add0~57_sumout ;
wire \D0|Add0~42 ;
wire \D0|Add0~37_sumout ;
wire \D0|counter6[8]~1_combout ;
wire \D0|Add0~38 ;
wire \D0|Add0~33_sumout ;
wire \D0|Add0~34 ;
wire \D0|Add0~29_sumout ;
wire \D0|Add0~30 ;
wire \D0|Add0~25_sumout ;
wire \D0|Add0~26 ;
wire \D0|Add0~5_sumout ;
wire \D0|Add0~6 ;
wire \D0|Add0~1_sumout ;
wire \D0|Add0~2 ;
wire \D0|Add0~65_sumout ;
wire \D0|Add0~66 ;
wire \D0|Add0~61_sumout ;
wire \D0|Add0~62 ;
wire \D0|Add0~9_sumout ;
wire \D0|Add0~10 ;
wire \D0|Add0~13_sumout ;
wire \D0|Add0~14 ;
wire \D0|Add0~21_sumout ;
wire \D0|Add0~22 ;
wire \D0|Add0~17_sumout ;
wire \D0|Equal0~0_combout ;
wire \D0|Equal0~2_combout ;
wire \D0|color[7]~10_combout ;
wire \D0|Add0~58 ;
wire \D0|Add0~53_sumout ;
wire \D0|Add0~54 ;
wire \D0|Add0~49_sumout ;
wire \D0|Add0~50 ;
wire \D0|Add0~45_sumout ;
wire \D0|Add0~46 ;
wire \D0|Add0~41_sumout ;
wire \D0|Equal0~1_combout ;
wire \D0|write2~0_combout ;
wire \D0|write2~1_combout ;
wire \D0|write2~q ;
wire \D0|x_out~6_combout ;
wire \C0|WideOr0~0_combout ;
wire \C0|enablewrite~q ;
wire \D0|x_out[7]~5_combout ;
wire \D0|x_out[7]~4_combout ;
wire \D0|x_out[7]~7_combout ;
wire \D0|Equal2~1_combout ;
wire \D0|Add3~6 ;
wire \D0|Add3~1_sumout ;
wire \D0|Add5~6 ;
wire \D0|Add5~1_sumout ;
wire \D0|Add6~6 ;
wire \D0|Add6~1_sumout ;
wire \D0|Add14~6 ;
wire \D0|Add14~1_sumout ;
wire \D0|xnew~0_combout ;
wire \D0|Equal2~0_combout ;
wire \D0|Equal2~2_combout ;
wire \D0|x_out[7]~1_combout ;
wire \D0|Add2~29_sumout ;
wire \D0|Add7~29_sumout ;
wire \D0|Add8~29_sumout ;
wire \D0|Add15~29_sumout ;
wire \D0|ynew~11_combout ;
wire \D0|y_out[2]~0_combout ;
wire \D0|y_out[2]~1_combout ;
wire \D0|y_out[2]~2_combout ;
wire \D0|y_out[2]~3_combout ;
wire \D0|Add2~30 ;
wire \D0|Add2~25_sumout ;
wire \D0|Add18~3_combout ;
wire \D0|Add7~30 ;
wire \D0|Add7~25_sumout ;
wire \D0|Add8~30 ;
wire \D0|Add8~25_sumout ;
wire \D0|Add15~30 ;
wire \D0|Add15~25_sumout ;
wire \D0|ynew~12_combout ;
wire \D0|Add2~26 ;
wire \D0|Add2~21_sumout ;
wire \D0|Add18~2_combout ;
wire \D0|Add7~26 ;
wire \D0|Add7~21_sumout ;
wire \D0|Add8~26 ;
wire \D0|Add8~21_sumout ;
wire \D0|Add21~2_combout ;
wire \D0|Add15~26 ;
wire \D0|Add15~21_sumout ;
wire \D0|ynew~10_combout ;
wire \D0|Add2~22 ;
wire \D0|Add2~17_sumout ;
wire \D0|Add18~1_combout ;
wire \D0|Add21~1_combout ;
wire \D0|Add7~22 ;
wire \D0|Add7~17_sumout ;
wire \D0|Add8~22 ;
wire \D0|Add8~17_sumout ;
wire \D0|Add15~22 ;
wire \D0|Add15~17_sumout ;
wire \D0|ynew~9_combout ;
wire \D0|Add2~18 ;
wire \D0|Add2~13_sumout ;
wire \D0|Add18~0_combout ;
wire \D0|Add21~0_combout ;
wire \D0|Add7~18 ;
wire \D0|Add7~13_sumout ;
wire \D0|Add8~18 ;
wire \D0|Add8~13_sumout ;
wire \D0|Add15~18 ;
wire \D0|Add15~13_sumout ;
wire \D0|ynew~8_combout ;
wire \D0|Add2~14 ;
wire \D0|Add2~5_sumout ;
wire \D0|Add7~14 ;
wire \D0|Add7~5_sumout ;
wire \D0|Add8~14 ;
wire \D0|Add8~5_sumout ;
wire \D0|ynew~4_combout ;
wire \D0|ynew~2_combout ;
wire \D0|Add15~14 ;
wire \D0|Add15~5_sumout ;
wire \D0|ynew~3_combout ;
wire \D0|ynew~5_combout ;
wire \D0|Add2~6 ;
wire \D0|Add2~9_sumout ;
wire \D0|Add7~6 ;
wire \D0|Add7~9_sumout ;
wire \D0|Add8~6 ;
wire \D0|Add8~9_sumout ;
wire \D0|Add15~6 ;
wire \D0|Add15~9_sumout ;
wire \D0|ynew~6_combout ;
wire \D0|Add2~10 ;
wire \D0|Add2~1_sumout ;
wire \D0|Add7~10 ;
wire \D0|Add7~1_sumout ;
wire \D0|Add8~10 ;
wire \D0|Add8~1_sumout ;
wire \D0|Add15~10 ;
wire \D0|Add15~1_sumout ;
wire \D0|ynew~1_combout ;
wire \D0|Equal3~0_combout ;
wire \D0|Equal3~1_combout ;
wire \D0|x_out[7]~3_combout ;
wire \D0|Add3~14 ;
wire \D0|Add3~17_sumout ;
wire \D0|Add6~17_sumout ;
wire \D0|Add14~17_sumout ;
wire \D0|xnew~6_combout ;
wire \D0|Add3~18 ;
wire \D0|Add3~21_sumout ;
wire \D0|Add6~21_sumout ;
wire \D0|Add17~0_combout ;
wire \D0|Add14~21_sumout ;
wire \D0|xnew~10_combout ;
wire \D0|Add3~22 ;
wire \D0|Add3~25_sumout ;
wire \D0|Add14~25_sumout ;
wire \D0|Add6~25_sumout ;
wire \D0|Add20~0_combout ;
wire \D0|Add17~1_combout ;
wire \D0|xnew~7_combout ;
wire \D0|Add3~26 ;
wire \D0|Add3~29_sumout ;
wire \D0|Add14~29_sumout ;
wire \D0|Add20~1_combout ;
wire \D0|Add6~29_sumout ;
wire \D0|Add17~2_combout ;
wire \D0|xnew~8_combout ;
wire \D0|Add3~30 ;
wire \D0|Add3~33_sumout ;
wire \D0|Add6~33_sumout ;
wire \D0|Add14~33_sumout ;
wire \D0|xnew~9_combout ;
wire \D0|Add3~34 ;
wire \D0|Add3~9_sumout ;
wire \D0|Add14~9_sumout ;
wire \D0|Add6~9_sumout ;
wire \D0|xnew~4_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~19 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~23 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~27 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~31 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~35 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~39 ;
wire \VGA|user_input_translator|Add1~42 ;
wire \VGA|user_input_translator|Add1~43 ;
wire \VGA|user_input_translator|Add1~2 ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ;
wire \VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|yCounter[2]~DUPLICATE_q ;
wire \VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~42 ;
wire \VGA|controller|controller_translator|Add1~43 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \D0|color[8]~8_combout ;
wire \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \D0|color~1_combout ;
wire \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \D0|color~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ;
wire \D0|Equal0~3_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ;
wire \D0|color[8]~7_combout ;
wire \D0|color[8]~5_combout ;
wire \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \D0|color~3_combout ;
wire \D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ;
wire \D0|color[8]~4_combout ;
wire \D0|clr~0_combout ;
wire \D0|clr[6]~1_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \D0|color~2_combout ;
wire \D0|color~6_combout ;
wire \D0|color~9_combout ;
wire \D0|counter6~0_combout ;
wire \D0|color[7]~12_combout ;
wire \D0|color[7]~13_combout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|user_input_translator|Add1~41_sumout ;
wire \VGA|controller|xCounter[1]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~41_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \D0|color~14_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a116 ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \D0|color~17_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a116 ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \D0|color~16_combout ;
wire \D0|color~18_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \D0|color~15_combout ;
wire \D0|color~19_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a89 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \D0|color~20_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \D0|color~21_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a114 ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \D0|color~23_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \D0|color~22_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a114 ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout ;
wire \D0|color~24_combout ;
wire \D0|color~25_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \D0|color~27_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \D0|color~26_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \D0|color~29_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \D0|color~28_combout ;
wire \D0|color~30_combout ;
wire \D0|color~31_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a87 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a113 ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \D0|color~34_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \D0|color~35_combout ;
wire \D0|color~36_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \D0|color~32_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \D0|color~33_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a113 ;
wire \D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout ;
wire \D0|color~37_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \D0|color~39_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \D0|color~38_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \D0|color~41_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \D0|color~40_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout ;
wire \D0|color~42_combout ;
wire \D0|color~43_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a86 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \D0|color~44_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \D0|color~45_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \D0|color~47_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \D0|color~46_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ;
wire \D0|color~48_combout ;
wire \D0|color~49_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \D0|color~52_combout ;
wire \D0|clr[2]~4_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \D0|color~53_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a110 ;
wire \D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ;
wire \D0|color~54_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \D0|color~51_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a110 ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \D0|color~50_combout ;
wire \D0|color~55_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a83 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \D0|color~57_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \D0|k3|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \D0|color~56_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \D0|color~58_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \D0|k2|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \D0|color~59_combout ;
wire \D0|color~60_combout ;
wire \D0|color~61_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w ;
wire [7:0] \D0|y_out ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w ;
wire [16:0] \D0|counter6 ;
wire [4:0] \C0|current_state ;
wire [9:0] \VGA|controller|yCounter ;
wire [8:0] \D0|xcoord ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w ;
wire [9:0] \VGA|controller|xCounter ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w ;
wire [8:0] \D0|x_out ;
wire [4:0] \C0|next_state ;
wire [16:0] \D0|counter7 ;
wire [7:0] \D0|ycoord ;
wire [8:0] \D0|x ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w ;
wire [7:0] \D0|ynew ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w ;
wire [8:0] \D0|xnew ;
wire [8:0] \D0|counter3 ;
wire [8:0] \D0|counter10 ;
wire [7:0] \D0|y ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w ;
wire [8:0] \D0|counter ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w ;
wire [8:0] \D0|counter2 ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w ;
wire [3:0] \D0|score ;
wire [11:0] \D0|color ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w ;
wire [3:0] \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w ;
wire [11:0] \D0|clr ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [19:0] \C0|u0|f0|Q ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode812w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode829w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode839w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode849w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode859w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode869w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode879w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode889w ;
wire [4:0] \C0|u0|Q ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|address_reg_a ;
wire [4:0] \C0|u0|increasespeed ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w ;
wire [3:0] \D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w ;

wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [1:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [1:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [1:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [1:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [1:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [1:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [1:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [1:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [1:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \D0|k2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [1:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \D0|k3|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a89  = \VGA|VideoMemory|auto_generated|ram_block1a88_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a87  = \VGA|VideoMemory|auto_generated|ram_block1a85_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a86  = \VGA|VideoMemory|auto_generated|ram_block1a84_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a83  = \VGA|VideoMemory|auto_generated|ram_block1a82_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];
assign \D0|k2|altsyncram_component|auto_generated|ram_block1a116  = \D0|k2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [1];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];
assign \D0|k3|altsyncram_component|auto_generated|ram_block1a116  = \D0|k3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [1];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];
assign \D0|k2|altsyncram_component|auto_generated|ram_block1a114  = \D0|k2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [1];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];
assign \D0|k3|altsyncram_component|auto_generated|ram_block1a114  = \D0|k3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [1];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];
assign \D0|k2|altsyncram_component|auto_generated|ram_block1a113  = \D0|k2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [1];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];
assign \D0|k3|altsyncram_component|auto_generated|ram_block1a113  = \D0|k3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [1];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];
assign \D0|k2|altsyncram_component|auto_generated|ram_block1a110  = \D0|k2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [1];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];
assign \D0|k3|altsyncram_component|auto_generated|ram_block1a110  = \D0|k3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [1];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \D0|k2|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \D0|k2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \D0|k3|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \D0|k3|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\C0|current_state [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\C0|current_state [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\C0|current_state [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\C0|current_state [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\C0|current_state [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\D0|h0|result~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(!\D0|h0|result~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\D0|h0|result~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(!\D0|h0|result~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(!\D0|h0|result~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\D0|h0|result~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\D0|h0|result~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N57
cyclonev_lcell_comb \D0|x[7]~feeder (
// Equation(s):
// \D0|x[7]~feeder_combout  = \D0|xcoord [7]

	.dataa(!\D0|xcoord [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[7]~feeder .extended_lut = "off";
defparam \D0|x[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \D0|x[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N54
cyclonev_lcell_comb \D0|x[6]~feeder (
// Equation(s):
// \D0|x[6]~feeder_combout  = \D0|xcoord [6]

	.dataa(gnd),
	.datab(!\D0|xcoord [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[6]~feeder .extended_lut = "off";
defparam \D0|x[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \D0|x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N0
cyclonev_lcell_comb \D0|Add10~1 (
// Equation(s):
// \D0|Add10~1_sumout  = SUM(( \D0|ycoord [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add10~2  = CARRY(( \D0|ycoord [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|ycoord [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~1_sumout ),
	.cout(\D0|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~1 .extended_lut = "off";
defparam \D0|Add10~1 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N39
cyclonev_lcell_comb \D0|x[3]~feeder (
// Equation(s):
// \D0|x[3]~feeder_combout  = \D0|xcoord [3]

	.dataa(!\D0|xcoord [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[3]~feeder .extended_lut = "off";
defparam \D0|x[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \D0|x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N30
cyclonev_lcell_comb \D0|x[2]~feeder (
// Equation(s):
// \D0|x[2]~feeder_combout  = \D0|xcoord [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xcoord [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[2]~feeder .extended_lut = "off";
defparam \D0|x[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N33
cyclonev_lcell_comb \D0|x[1]~feeder (
// Equation(s):
// \D0|x[1]~feeder_combout  = \D0|xcoord [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xcoord [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[1]~feeder .extended_lut = "off";
defparam \D0|x[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \D0|x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N48
cyclonev_lcell_comb \D0|x[0]~feeder (
// Equation(s):
// \D0|x[0]~feeder_combout  = ( \D0|xcoord [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|xcoord [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[0]~feeder .extended_lut = "off";
defparam \D0|x[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D0|x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N0
cyclonev_lcell_comb \D0|Add9~17 (
// Equation(s):
// \D0|Add9~17_sumout  = SUM(( \D0|xcoord [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add9~18  = CARRY(( \D0|xcoord [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xcoord [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add9~17_sumout ),
	.cout(\D0|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add9~17 .extended_lut = "off";
defparam \D0|Add9~17 .lut_mask = 64'h0000000000000F0F;
defparam \D0|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N27
cyclonev_lcell_comb \D0|x[5]~2 (
// Equation(s):
// \D0|x[5]~2_combout  = (!\D0|xmove.10~q ) # (\D0|ymove.10~q )

	.dataa(gnd),
	.datab(!\D0|ymove.10~q ),
	.datac(!\D0|xmove.10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[5]~2 .extended_lut = "off";
defparam \D0|x[5]~2 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \D0|x[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N36
cyclonev_lcell_comb \D0|x[4]~feeder (
// Equation(s):
// \D0|x[4]~feeder_combout  = \D0|xcoord [4]

	.dataa(gnd),
	.datab(!\D0|xcoord [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[4]~feeder .extended_lut = "off";
defparam \D0|x[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \D0|x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N9
cyclonev_lcell_comb \D0|Add9~5 (
// Equation(s):
// \D0|Add9~5_sumout  = SUM(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [3] ) + ( \D0|Add9~10  ))
// \D0|Add9~6  = CARRY(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [3] ) + ( \D0|Add9~10  ))

	.dataa(!\D0|ymove.10~q ),
	.datab(gnd),
	.datac(!\D0|xcoord [3]),
	.datad(!\D0|xmove.00~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add9~5_sumout ),
	.cout(\D0|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add9~5 .extended_lut = "off";
defparam \D0|Add9~5 .lut_mask = 64'h0000F0F000005500;
defparam \D0|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N12
cyclonev_lcell_comb \D0|Add9~1 (
// Equation(s):
// \D0|Add9~1_sumout  = SUM(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [4] ) + ( \D0|Add9~6  ))
// \D0|Add9~2  = CARRY(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [4] ) + ( \D0|Add9~6  ))

	.dataa(!\D0|ymove.10~q ),
	.datab(gnd),
	.datac(!\D0|xcoord [4]),
	.datad(!\D0|xmove.00~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add9~1_sumout ),
	.cout(\D0|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add9~1 .extended_lut = "off";
defparam \D0|Add9~1 .lut_mask = 64'h0000F0F000005500;
defparam \D0|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N38
dffeas \D0|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[4]~feeder_combout ),
	.asdata(\D0|Add9~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[4] .is_wysiwyg = "true";
defparam \D0|x[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N30
cyclonev_lcell_comb \D0|Add19~21 (
// Equation(s):
// \D0|Add19~21_sumout  = SUM(( \D0|counter10 [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add19~22  = CARRY(( \D0|counter10 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add19~21_sumout ),
	.cout(\D0|Add19~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add19~21 .extended_lut = "off";
defparam \D0|Add19~21 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add19~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N51
cyclonev_lcell_comb \C0|Decoder0~9 (
// Equation(s):
// \C0|Decoder0~9_combout  = ( !\C0|current_state [2] & ( (\C0|current_state [4] & (\C0|current_state [1] & (!\C0|current_state [0] & !\C0|current_state [3]))) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\C0|current_state [1]),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|current_state [3]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~9 .extended_lut = "off";
defparam \C0|Decoder0~9 .lut_mask = 64'h1000100000000000;
defparam \C0|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N53
dffeas \C0|target2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|target2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|target2 .is_wysiwyg = "true";
defparam \C0|target2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N15
cyclonev_lcell_comb \D0|counter10[0]~0 (
// Equation(s):
// \D0|counter10[0]~0_combout  = ( \C0|target2~q  & ( (!\KEY[0]~input_o ) # (\D0|counter10 [8]) ) ) # ( !\C0|target2~q  )

	.dataa(gnd),
	.datab(!\D0|counter10 [8]),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|target2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter10[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter10[0]~0 .extended_lut = "off";
defparam \D0|counter10[0]~0 .lut_mask = 64'hFFFFFFFFF3F3F3F3;
defparam \D0|counter10[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N21
cyclonev_lcell_comb \D0|drawingtarg2~1 (
// Equation(s):
// \D0|drawingtarg2~1_combout  = ( \C0|target2~q  & ( \D0|counter10 [8] ) ) # ( !\C0|target2~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter10 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|target2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingtarg2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingtarg2~1 .extended_lut = "off";
defparam \D0|drawingtarg2~1 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \D0|drawingtarg2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N3
cyclonev_lcell_comb \C0|resetcounter~0 (
// Equation(s):
// \C0|resetcounter~0_combout  = ( \C0|current_state [2] & ( (!\C0|current_state [3] & (!\C0|current_state [1] & !\C0|current_state [0])) ) ) # ( !\C0|current_state [2] & ( (\C0|current_state [3] & (\C0|current_state [1] & \C0|current_state [0])) ) )

	.dataa(!\C0|current_state [3]),
	.datab(!\C0|current_state [1]),
	.datac(gnd),
	.datad(!\C0|current_state [0]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|resetcounter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|resetcounter~0 .extended_lut = "off";
defparam \C0|resetcounter~0 .lut_mask = 64'h0011001188008800;
defparam \C0|resetcounter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N5
dffeas \C0|resetcounter (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|resetcounter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|resetcounter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|resetcounter .is_wysiwyg = "true";
defparam \C0|resetcounter .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N24
cyclonev_lcell_comb \C0|Decoder0~0 (
// Equation(s):
// \C0|Decoder0~0_combout  = ( \C0|current_state [0] & ( \C0|current_state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~0 .extended_lut = "off";
defparam \C0|Decoder0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \C0|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N0
cyclonev_lcell_comb \C0|Decoder0~5 (
// Equation(s):
// \C0|Decoder0~5_combout  = ( !\C0|current_state [3] & ( !\C0|current_state [2] & ( (!\C0|current_state [4] & \C0|Decoder0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\C0|current_state [4]),
	.datac(!\C0|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\C0|current_state [3]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~5 .extended_lut = "off";
defparam \C0|Decoder0~5 .lut_mask = 64'h0C0C000000000000;
defparam \C0|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N2
dffeas \C0|start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|start .is_wysiwyg = "true";
defparam \C0|start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N0
cyclonev_lcell_comb \D0|counter3[8]~1 (
// Equation(s):
// \D0|counter3[8]~1_combout  = (!\C0|resetcounter~q  & !\C0|start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|resetcounter~q ),
	.datad(!\C0|start~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter3[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter3[8]~1 .extended_lut = "off";
defparam \D0|counter3[8]~1 .lut_mask = 64'hF000F000F000F000;
defparam \D0|counter3[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N15
cyclonev_lcell_comb \C0|Decoder0~4 (
// Equation(s):
// \C0|Decoder0~4_combout  = ( !\C0|current_state [2] & ( (\C0|current_state [4] & (!\C0|current_state [3] & (\C0|current_state [0] & !\C0|current_state [1]))) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\C0|current_state [3]),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~4 .extended_lut = "off";
defparam \C0|Decoder0~4 .lut_mask = 64'h0400040000000000;
defparam \C0|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N17
dffeas \C0|gameoversig (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|gameoversig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|gameoversig .is_wysiwyg = "true";
defparam \C0|gameoversig .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N0
cyclonev_lcell_comb \D0|Add1~1 (
// Equation(s):
// \D0|Add1~1_sumout  = SUM(( \D0|counter7 [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add1~2  = CARRY(( \D0|counter7 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter7 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~1_sumout ),
	.cout(\D0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~1 .extended_lut = "off";
defparam \D0|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \D0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N6
cyclonev_lcell_comb \D0|Add1~61 (
// Equation(s):
// \D0|Add1~61_sumout  = SUM(( \D0|counter7 [2] ) + ( GND ) + ( \D0|Add1~66  ))
// \D0|Add1~62  = CARRY(( \D0|counter7 [2] ) + ( GND ) + ( \D0|Add1~66  ))

	.dataa(gnd),
	.datab(!\D0|counter7 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~61_sumout ),
	.cout(\D0|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~61 .extended_lut = "off";
defparam \D0|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N9
cyclonev_lcell_comb \D0|Add1~57 (
// Equation(s):
// \D0|Add1~57_sumout  = SUM(( \D0|counter7 [3] ) + ( GND ) + ( \D0|Add1~62  ))
// \D0|Add1~58  = CARRY(( \D0|counter7 [3] ) + ( GND ) + ( \D0|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter7 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~57_sumout ),
	.cout(\D0|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~57 .extended_lut = "off";
defparam \D0|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N27
cyclonev_lcell_comb \D0|Add1~29 (
// Equation(s):
// \D0|Add1~29_sumout  = SUM(( \D0|counter7 [9] ) + ( GND ) + ( \D0|Add1~34  ))
// \D0|Add1~30  = CARRY(( \D0|counter7 [9] ) + ( GND ) + ( \D0|Add1~34  ))

	.dataa(!\D0|counter7 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~29_sumout ),
	.cout(\D0|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~29 .extended_lut = "off";
defparam \D0|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N30
cyclonev_lcell_comb \D0|Add1~25 (
// Equation(s):
// \D0|Add1~25_sumout  = SUM(( \D0|counter7 [10] ) + ( GND ) + ( \D0|Add1~30  ))
// \D0|Add1~26  = CARRY(( \D0|counter7 [10] ) + ( GND ) + ( \D0|Add1~30  ))

	.dataa(gnd),
	.datab(!\D0|counter7 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~25_sumout ),
	.cout(\D0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~25 .extended_lut = "off";
defparam \D0|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N32
dffeas \D0|counter7[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[10] .is_wysiwyg = "true";
defparam \D0|counter7[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N33
cyclonev_lcell_comb \D0|Add1~41 (
// Equation(s):
// \D0|Add1~41_sumout  = SUM(( \D0|counter7 [11] ) + ( GND ) + ( \D0|Add1~26  ))
// \D0|Add1~42  = CARRY(( \D0|counter7 [11] ) + ( GND ) + ( \D0|Add1~26  ))

	.dataa(!\D0|counter7 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~41_sumout ),
	.cout(\D0|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~41 .extended_lut = "off";
defparam \D0|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N35
dffeas \D0|counter7[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[11] .is_wysiwyg = "true";
defparam \D0|counter7[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N36
cyclonev_lcell_comb \D0|Add1~21 (
// Equation(s):
// \D0|Add1~21_sumout  = SUM(( \D0|counter7 [12] ) + ( GND ) + ( \D0|Add1~42  ))
// \D0|Add1~22  = CARRY(( \D0|counter7 [12] ) + ( GND ) + ( \D0|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter7 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~21_sumout ),
	.cout(\D0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~21 .extended_lut = "off";
defparam \D0|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N38
dffeas \D0|counter7[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[12] .is_wysiwyg = "true";
defparam \D0|counter7[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N39
cyclonev_lcell_comb \D0|Add1~5 (
// Equation(s):
// \D0|Add1~5_sumout  = SUM(( \D0|counter7 [13] ) + ( GND ) + ( \D0|Add1~22  ))
// \D0|Add1~6  = CARRY(( \D0|counter7 [13] ) + ( GND ) + ( \D0|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter7 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~5_sumout ),
	.cout(\D0|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~5 .extended_lut = "off";
defparam \D0|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N41
dffeas \D0|counter7[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[13] .is_wysiwyg = "true";
defparam \D0|counter7[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N42
cyclonev_lcell_comb \D0|Add1~17 (
// Equation(s):
// \D0|Add1~17_sumout  = SUM(( \D0|counter7 [14] ) + ( GND ) + ( \D0|Add1~6  ))
// \D0|Add1~18  = CARRY(( \D0|counter7 [14] ) + ( GND ) + ( \D0|Add1~6  ))

	.dataa(gnd),
	.datab(!\D0|counter7 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~17_sumout ),
	.cout(\D0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~17 .extended_lut = "off";
defparam \D0|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N44
dffeas \D0|counter7[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[14] .is_wysiwyg = "true";
defparam \D0|counter7[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N45
cyclonev_lcell_comb \D0|Add1~13 (
// Equation(s):
// \D0|Add1~13_sumout  = SUM(( \D0|counter7 [15] ) + ( GND ) + ( \D0|Add1~18  ))
// \D0|Add1~14  = CARRY(( \D0|counter7 [15] ) + ( GND ) + ( \D0|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter7 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~13_sumout ),
	.cout(\D0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~13 .extended_lut = "off";
defparam \D0|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N47
dffeas \D0|counter7[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[15] .is_wysiwyg = "true";
defparam \D0|counter7[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N48
cyclonev_lcell_comb \D0|Add1~9 (
// Equation(s):
// \D0|Add1~9_sumout  = SUM(( \D0|counter7 [16] ) + ( GND ) + ( \D0|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter7 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~9 .extended_lut = "off";
defparam \D0|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N50
dffeas \D0|counter7[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[16] .is_wysiwyg = "true";
defparam \D0|counter7[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N36
cyclonev_lcell_comb \D0|Equal1~0 (
// Equation(s):
// \D0|Equal1~0_combout  = ( \D0|counter7 [13] & ( (!\D0|counter7 [14] & (!\D0|counter7 [15] & \D0|counter7 [16])) ) )

	.dataa(gnd),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [15]),
	.datad(!\D0|counter7 [16]),
	.datae(gnd),
	.dataf(!\D0|counter7 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal1~0 .extended_lut = "off";
defparam \D0|Equal1~0 .lut_mask = 64'h0000000000C000C0;
defparam \D0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N36
cyclonev_lcell_comb \D0|write~1 (
// Equation(s):
// \D0|write~1_combout  = ( \D0|Equal1~0_combout  & ( !\C0|gameoversig~q  & ( (!\D0|counter7 [0] & (\C0|drawstartpg~q  & (\D0|Equal1~2_combout  & \D0|Equal1~1_combout ))) ) ) )

	.dataa(!\D0|counter7 [0]),
	.datab(!\C0|drawstartpg~q ),
	.datac(!\D0|Equal1~2_combout ),
	.datad(!\D0|Equal1~1_combout ),
	.datae(!\D0|Equal1~0_combout ),
	.dataf(!\C0|gameoversig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|write~1 .extended_lut = "off";
defparam \D0|write~1 .lut_mask = 64'h0000000200000000;
defparam \D0|write~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N57
cyclonev_lcell_comb \C0|Decoder0~1 (
// Equation(s):
// \C0|Decoder0~1_combout  = ( \C0|current_state [1] & ( \C0|current_state [2] & ( (!\C0|current_state [4] & (!\C0|current_state [0] & \C0|current_state [3])) ) ) )

	.dataa(!\C0|current_state [4]),
	.datab(gnd),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|current_state [3]),
	.datae(!\C0|current_state [1]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~1 .extended_lut = "off";
defparam \C0|Decoder0~1 .lut_mask = 64'h00000000000000A0;
defparam \C0|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N59
dffeas \C0|buttonsig (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|buttonsig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|buttonsig .is_wysiwyg = "true";
defparam \C0|buttonsig .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N51
cyclonev_lcell_comb \D0|x[5]~feeder (
// Equation(s):
// \D0|x[5]~feeder_combout  = ( \D0|xcoord [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|xcoord [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[5]~feeder .extended_lut = "off";
defparam \D0|x[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D0|x[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N15
cyclonev_lcell_comb \D0|Add9~21 (
// Equation(s):
// \D0|Add9~21_sumout  = SUM(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [5] ) + ( \D0|Add9~2  ))
// \D0|Add9~22  = CARRY(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [5] ) + ( \D0|Add9~2  ))

	.dataa(!\D0|ymove.10~q ),
	.datab(gnd),
	.datac(!\D0|xmove.00~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|xcoord [5]),
	.datag(gnd),
	.cin(\D0|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add9~21_sumout ),
	.cout(\D0|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add9~21 .extended_lut = "off";
defparam \D0|Add9~21 .lut_mask = 64'h0000FF0000005050;
defparam \D0|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N53
dffeas \D0|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[5]~feeder_combout ),
	.asdata(\D0|Add9~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[5] .is_wysiwyg = "true";
defparam \D0|x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N47
dffeas \D0|xcoord[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xcoord [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xcoord[5] .is_wysiwyg = "true";
defparam \D0|xcoord[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N24
cyclonev_lcell_comb \D0|x[8]~feeder (
// Equation(s):
// \D0|x[8]~feeder_combout  = ( \D0|xcoord [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|xcoord [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[8]~feeder .extended_lut = "off";
defparam \D0|x[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D0|x[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N18
cyclonev_lcell_comb \D0|Add9~25 (
// Equation(s):
// \D0|Add9~25_sumout  = SUM(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [6] ) + ( \D0|Add9~22  ))
// \D0|Add9~26  = CARRY(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [6] ) + ( \D0|Add9~22  ))

	.dataa(!\D0|ymove.10~q ),
	.datab(gnd),
	.datac(!\D0|xcoord [6]),
	.datad(!\D0|xmove.00~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add9~25_sumout ),
	.cout(\D0|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add9~25 .extended_lut = "off";
defparam \D0|Add9~25 .lut_mask = 64'h0000F0F000005500;
defparam \D0|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N21
cyclonev_lcell_comb \D0|Add9~29 (
// Equation(s):
// \D0|Add9~29_sumout  = SUM(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [7] ) + ( \D0|Add9~26  ))
// \D0|Add9~30  = CARRY(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [7] ) + ( \D0|Add9~26  ))

	.dataa(!\D0|ymove.10~q ),
	.datab(gnd),
	.datac(!\D0|xmove.00~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|xcoord [7]),
	.datag(gnd),
	.cin(\D0|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add9~29_sumout ),
	.cout(\D0|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add9~29 .extended_lut = "off";
defparam \D0|Add9~29 .lut_mask = 64'h0000FF0000005050;
defparam \D0|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N24
cyclonev_lcell_comb \D0|Add9~33 (
// Equation(s):
// \D0|Add9~33_sumout  = SUM(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [8] ) + ( \D0|Add9~30  ))

	.dataa(gnd),
	.datab(!\D0|xcoord [8]),
	.datac(!\D0|ymove.10~q ),
	.datad(!\D0|xmove.00~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add9~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add9~33 .extended_lut = "off";
defparam \D0|Add9~33 .lut_mask = 64'h0000CCCC00000F00;
defparam \D0|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N25
dffeas \D0|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[8]~feeder_combout ),
	.asdata(\D0|Add9~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[8] .is_wysiwyg = "true";
defparam \D0|x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N29
dffeas \D0|xcoord[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xcoord [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xcoord[8] .is_wysiwyg = "true";
defparam \D0|xcoord[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N27
cyclonev_lcell_comb \D0|always0~1 (
// Equation(s):
// \D0|always0~1_combout  = ( !\D0|xcoord [6] & ( (!\D0|xcoord [7] & (\D0|xcoord [5] & !\D0|xcoord [8])) ) )

	.dataa(!\D0|xcoord [7]),
	.datab(gnd),
	.datac(!\D0|xcoord [5]),
	.datad(!\D0|xcoord [8]),
	.datae(gnd),
	.dataf(!\D0|xcoord [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|always0~1 .extended_lut = "off";
defparam \D0|always0~1 .lut_mask = 64'h0A000A0000000000;
defparam \D0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N30
cyclonev_lcell_comb \D0|always0~2 (
// Equation(s):
// \D0|always0~2_combout  = ( \D0|always0~0_combout  & ( \D0|always0~1_combout  ) )

	.dataa(gnd),
	.datab(!\D0|always0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|always0~2 .extended_lut = "off";
defparam \D0|always0~2 .lut_mask = 64'h0000000033333333;
defparam \D0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N12
cyclonev_lcell_comb \D0|write~2 (
// Equation(s):
// \D0|write~2_combout  = ( \D0|write~q  & ( \D0|always0~2_combout  ) ) # ( !\D0|write~q  & ( \D0|always0~2_combout  & ( ((\KEY[1]~input_o  & (\C0|buttonsig~q  & \D0|write~0_combout ))) # (\D0|write~1_combout ) ) ) ) # ( \D0|write~q  & ( 
// !\D0|always0~2_combout  ) ) # ( !\D0|write~q  & ( !\D0|always0~2_combout  & ( ((\D0|write~0_combout  & ((!\KEY[1]~input_o ) # (\C0|buttonsig~q )))) # (\D0|write~1_combout ) ) ) )

	.dataa(!\D0|write~1_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\C0|buttonsig~q ),
	.datad(!\D0|write~0_combout ),
	.datae(!\D0|write~q ),
	.dataf(!\D0|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|write~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|write~2 .extended_lut = "off";
defparam \D0|write~2 .lut_mask = 64'h55DFFFFF5557FFFF;
defparam \D0|write~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N42
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N14
dffeas \D0|write (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|write~2_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|waiting~q ),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|write .is_wysiwyg = "true";
defparam \D0|write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N36
cyclonev_lcell_comb \D0|counter7[15]~0 (
// Equation(s):
// \D0|counter7[15]~0_combout  = ( \KEY[0]~input_o  & ( ((!\C0|gameoversig~q  & (!\D0|write~q  & \C0|drawstartpg~q ))) # (\C0|waiting~q ) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\C0|gameoversig~q ),
	.datab(!\D0|write~q ),
	.datac(!\C0|drawstartpg~q ),
	.datad(!\C0|waiting~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter7[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter7[15]~0 .extended_lut = "off";
defparam \D0|counter7[15]~0 .lut_mask = 64'hFFFFFFFF08FF08FF;
defparam \D0|counter7[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N11
dffeas \D0|counter7[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[3] .is_wysiwyg = "true";
defparam \D0|counter7[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N12
cyclonev_lcell_comb \D0|Add1~53 (
// Equation(s):
// \D0|Add1~53_sumout  = SUM(( \D0|counter7 [4] ) + ( GND ) + ( \D0|Add1~58  ))
// \D0|Add1~54  = CARRY(( \D0|counter7 [4] ) + ( GND ) + ( \D0|Add1~58  ))

	.dataa(gnd),
	.datab(!\D0|counter7 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~53_sumout ),
	.cout(\D0|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~53 .extended_lut = "off";
defparam \D0|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N14
dffeas \D0|counter7[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[4] .is_wysiwyg = "true";
defparam \D0|counter7[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N15
cyclonev_lcell_comb \D0|Add1~49 (
// Equation(s):
// \D0|Add1~49_sumout  = SUM(( \D0|counter7 [5] ) + ( GND ) + ( \D0|Add1~54  ))
// \D0|Add1~50  = CARRY(( \D0|counter7 [5] ) + ( GND ) + ( \D0|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter7 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~49_sumout ),
	.cout(\D0|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~49 .extended_lut = "off";
defparam \D0|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N17
dffeas \D0|counter7[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[5] .is_wysiwyg = "true";
defparam \D0|counter7[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N18
cyclonev_lcell_comb \D0|Add1~45 (
// Equation(s):
// \D0|Add1~45_sumout  = SUM(( \D0|counter7 [6] ) + ( GND ) + ( \D0|Add1~50  ))
// \D0|Add1~46  = CARRY(( \D0|counter7 [6] ) + ( GND ) + ( \D0|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter7 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~45_sumout ),
	.cout(\D0|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~45 .extended_lut = "off";
defparam \D0|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N20
dffeas \D0|counter7[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[6] .is_wysiwyg = "true";
defparam \D0|counter7[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N21
cyclonev_lcell_comb \D0|Add1~37 (
// Equation(s):
// \D0|Add1~37_sumout  = SUM(( \D0|counter7 [7] ) + ( GND ) + ( \D0|Add1~46  ))
// \D0|Add1~38  = CARRY(( \D0|counter7 [7] ) + ( GND ) + ( \D0|Add1~46  ))

	.dataa(!\D0|counter7 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~37_sumout ),
	.cout(\D0|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~37 .extended_lut = "off";
defparam \D0|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N23
dffeas \D0|counter7[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[7] .is_wysiwyg = "true";
defparam \D0|counter7[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N24
cyclonev_lcell_comb \D0|Add1~33 (
// Equation(s):
// \D0|Add1~33_sumout  = SUM(( \D0|counter7 [8] ) + ( GND ) + ( \D0|Add1~38  ))
// \D0|Add1~34  = CARRY(( \D0|counter7 [8] ) + ( GND ) + ( \D0|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter7 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~33_sumout ),
	.cout(\D0|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~33 .extended_lut = "off";
defparam \D0|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N26
dffeas \D0|counter7[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[8] .is_wysiwyg = "true";
defparam \D0|counter7[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N29
dffeas \D0|counter7[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[9] .is_wysiwyg = "true";
defparam \D0|counter7[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N57
cyclonev_lcell_comb \D0|Equal1~1 (
// Equation(s):
// \D0|Equal1~1_combout  = ( !\D0|counter7 [12] & ( !\D0|counter7 [8] & ( (!\D0|counter7 [9] & (\D0|counter7 [11] & (\D0|counter7 [10] & !\D0|counter7 [7]))) ) ) )

	.dataa(!\D0|counter7 [9]),
	.datab(!\D0|counter7 [11]),
	.datac(!\D0|counter7 [10]),
	.datad(!\D0|counter7 [7]),
	.datae(!\D0|counter7 [12]),
	.dataf(!\D0|counter7 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal1~1 .extended_lut = "off";
defparam \D0|Equal1~1 .lut_mask = 64'h0200000000000000;
defparam \D0|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N6
cyclonev_lcell_comb \D0|color[7]~11 (
// Equation(s):
// \D0|color[7]~11_combout  = ( \D0|Equal1~0_combout  & ( \C0|waiting~q  ) ) # ( !\D0|Equal1~0_combout  & ( \C0|waiting~q  ) ) # ( \D0|Equal1~0_combout  & ( !\C0|waiting~q  & ( (!\KEY[0]~input_o ) # ((\D0|Equal1~1_combout  & (!\D0|counter7 [0] & 
// \D0|Equal1~2_combout ))) ) ) ) # ( !\D0|Equal1~0_combout  & ( !\C0|waiting~q  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D0|Equal1~1_combout ),
	.datac(!\D0|counter7 [0]),
	.datad(!\D0|Equal1~2_combout ),
	.datae(!\D0|Equal1~0_combout ),
	.dataf(!\C0|waiting~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color[7]~11 .extended_lut = "off";
defparam \D0|color[7]~11 .lut_mask = 64'hAAAAAABAFFFFFFFF;
defparam \D0|color[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N2
dffeas \D0|counter7[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[0] .is_wysiwyg = "true";
defparam \D0|counter7[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N3
cyclonev_lcell_comb \D0|Add1~65 (
// Equation(s):
// \D0|Add1~65_sumout  = SUM(( \D0|counter7 [1] ) + ( GND ) + ( \D0|Add1~2  ))
// \D0|Add1~66  = CARRY(( \D0|counter7 [1] ) + ( GND ) + ( \D0|Add1~2  ))

	.dataa(!\D0|counter7 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add1~65_sumout ),
	.cout(\D0|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add1~65 .extended_lut = "off";
defparam \D0|Add1~65 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N5
dffeas \D0|counter7[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[1] .is_wysiwyg = "true";
defparam \D0|counter7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N8
dffeas \D0|counter7[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~11_combout ),
	.sload(gnd),
	.ena(\D0|counter7[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter7[2] .is_wysiwyg = "true";
defparam \D0|counter7[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N24
cyclonev_lcell_comb \D0|Equal1~2 (
// Equation(s):
// \D0|Equal1~2_combout  = ( !\D0|counter7 [3] & ( !\D0|counter7 [6] & ( (!\D0|counter7 [2] & (!\D0|counter7 [1] & (!\D0|counter7 [4] & !\D0|counter7 [5]))) ) ) )

	.dataa(!\D0|counter7 [2]),
	.datab(!\D0|counter7 [1]),
	.datac(!\D0|counter7 [4]),
	.datad(!\D0|counter7 [5]),
	.datae(!\D0|counter7 [3]),
	.dataf(!\D0|counter7 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal1~2 .extended_lut = "off";
defparam \D0|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \D0|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N27
cyclonev_lcell_comb \D0|donestartpg~0 (
// Equation(s):
// \D0|donestartpg~0_combout  = (!\C0|gameoversig~q  & (!\D0|write~q  & \C0|drawstartpg~q ))

	.dataa(!\C0|gameoversig~q ),
	.datab(gnd),
	.datac(!\D0|write~q ),
	.datad(!\C0|drawstartpg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|donestartpg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|donestartpg~0 .extended_lut = "off";
defparam \D0|donestartpg~0 .lut_mask = 64'h00A000A000A000A0;
defparam \D0|donestartpg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N54
cyclonev_lcell_comb \D0|donestartpg~1 (
// Equation(s):
// \D0|donestartpg~1_combout  = ( \D0|donestartpg~q  & ( \D0|Equal1~1_combout  ) ) # ( !\D0|donestartpg~q  & ( \D0|Equal1~1_combout  & ( (\D0|Equal1~2_combout  & (\D0|donestartpg~0_combout  & (!\D0|counter7 [0] & \D0|Equal1~0_combout ))) ) ) ) # ( 
// \D0|donestartpg~q  & ( !\D0|Equal1~1_combout  ) )

	.dataa(!\D0|Equal1~2_combout ),
	.datab(!\D0|donestartpg~0_combout ),
	.datac(!\D0|counter7 [0]),
	.datad(!\D0|Equal1~0_combout ),
	.datae(!\D0|donestartpg~q ),
	.dataf(!\D0|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|donestartpg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|donestartpg~1 .extended_lut = "off";
defparam \D0|donestartpg~1 .lut_mask = 64'h0000FFFF0010FFFF;
defparam \D0|donestartpg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N56
dffeas \D0|donestartpg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|donestartpg~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|waiting~q ),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|donestartpg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|donestartpg .is_wysiwyg = "true";
defparam \D0|donestartpg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N33
cyclonev_lcell_comb \D0|write~0 (
// Equation(s):
// \D0|write~0_combout  = ( !\C0|gameoversig~q  & ( \D0|donestartpg~q  & ( !\C0|drawstartpg~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|drawstartpg~q ),
	.datad(gnd),
	.datae(!\C0|gameoversig~q ),
	.dataf(!\D0|donestartpg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|write~0 .extended_lut = "off";
defparam \D0|write~0 .lut_mask = 64'h00000000F0F00000;
defparam \D0|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N18
cyclonev_lcell_comb \D0|counter10[8]~1 (
// Equation(s):
// \D0|counter10[8]~1_combout  = ( \D0|write~0_combout  & ( (!\C0|waiting~q  & ((!\D0|drawingtarg2~1_combout ) # ((!\D0|counter3[8]~1_combout ) # (!\KEY[0]~input_o )))) ) ) # ( !\D0|write~0_combout  & ( (!\C0|waiting~q  & !\KEY[0]~input_o ) ) )

	.dataa(!\D0|drawingtarg2~1_combout ),
	.datab(!\D0|counter3[8]~1_combout ),
	.datac(!\C0|waiting~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\D0|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter10[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter10[8]~1 .extended_lut = "off";
defparam \D0|counter10[8]~1 .lut_mask = 64'hF000F000F0E0F0E0;
defparam \D0|counter10[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N31
dffeas \D0|counter10[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add19~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter10[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter10[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter10[0] .is_wysiwyg = "true";
defparam \D0|counter10[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N33
cyclonev_lcell_comb \D0|Add19~25 (
// Equation(s):
// \D0|Add19~25_sumout  = SUM(( \D0|counter10 [1] ) + ( GND ) + ( \D0|Add19~22  ))
// \D0|Add19~26  = CARRY(( \D0|counter10 [1] ) + ( GND ) + ( \D0|Add19~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add19~25_sumout ),
	.cout(\D0|Add19~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add19~25 .extended_lut = "off";
defparam \D0|Add19~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add19~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N35
dffeas \D0|counter10[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add19~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter10[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter10[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter10[1] .is_wysiwyg = "true";
defparam \D0|counter10[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N36
cyclonev_lcell_comb \D0|Add19~29 (
// Equation(s):
// \D0|Add19~29_sumout  = SUM(( \D0|counter10 [2] ) + ( GND ) + ( \D0|Add19~26  ))
// \D0|Add19~30  = CARRY(( \D0|counter10 [2] ) + ( GND ) + ( \D0|Add19~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add19~29_sumout ),
	.cout(\D0|Add19~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add19~29 .extended_lut = "off";
defparam \D0|Add19~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add19~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N38
dffeas \D0|counter10[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add19~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter10[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter10[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter10[2] .is_wysiwyg = "true";
defparam \D0|counter10[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N39
cyclonev_lcell_comb \D0|Add19~33 (
// Equation(s):
// \D0|Add19~33_sumout  = SUM(( \D0|counter10 [3] ) + ( GND ) + ( \D0|Add19~30  ))
// \D0|Add19~34  = CARRY(( \D0|counter10 [3] ) + ( GND ) + ( \D0|Add19~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add19~33_sumout ),
	.cout(\D0|Add19~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add19~33 .extended_lut = "off";
defparam \D0|Add19~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add19~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N41
dffeas \D0|counter10[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add19~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter10[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter10[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter10[3] .is_wysiwyg = "true";
defparam \D0|counter10[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N42
cyclonev_lcell_comb \D0|Add19~13 (
// Equation(s):
// \D0|Add19~13_sumout  = SUM(( \D0|counter10 [4] ) + ( GND ) + ( \D0|Add19~34  ))
// \D0|Add19~14  = CARRY(( \D0|counter10 [4] ) + ( GND ) + ( \D0|Add19~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add19~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add19~13_sumout ),
	.cout(\D0|Add19~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add19~13 .extended_lut = "off";
defparam \D0|Add19~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add19~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N44
dffeas \D0|counter10[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add19~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter10[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter10[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter10 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter10[4] .is_wysiwyg = "true";
defparam \D0|counter10[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N45
cyclonev_lcell_comb \D0|Add19~17 (
// Equation(s):
// \D0|Add19~17_sumout  = SUM(( \D0|counter10 [5] ) + ( GND ) + ( \D0|Add19~14  ))
// \D0|Add19~18  = CARRY(( \D0|counter10 [5] ) + ( GND ) + ( \D0|Add19~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add19~17_sumout ),
	.cout(\D0|Add19~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add19~17 .extended_lut = "off";
defparam \D0|Add19~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add19~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N47
dffeas \D0|counter10[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add19~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter10[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter10[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter10 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter10[5] .is_wysiwyg = "true";
defparam \D0|counter10[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N48
cyclonev_lcell_comb \D0|Add19~9 (
// Equation(s):
// \D0|Add19~9_sumout  = SUM(( \D0|counter10 [6] ) + ( GND ) + ( \D0|Add19~18  ))
// \D0|Add19~10  = CARRY(( \D0|counter10 [6] ) + ( GND ) + ( \D0|Add19~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add19~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add19~9_sumout ),
	.cout(\D0|Add19~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add19~9 .extended_lut = "off";
defparam \D0|Add19~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add19~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N50
dffeas \D0|counter10[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add19~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter10[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter10[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter10 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter10[6] .is_wysiwyg = "true";
defparam \D0|counter10[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N51
cyclonev_lcell_comb \D0|Add19~5 (
// Equation(s):
// \D0|Add19~5_sumout  = SUM(( \D0|counter10 [7] ) + ( GND ) + ( \D0|Add19~10  ))
// \D0|Add19~6  = CARRY(( \D0|counter10 [7] ) + ( GND ) + ( \D0|Add19~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add19~5_sumout ),
	.cout(\D0|Add19~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add19~5 .extended_lut = "off";
defparam \D0|Add19~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add19~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N53
dffeas \D0|counter10[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add19~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter10[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter10[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter10 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter10[7] .is_wysiwyg = "true";
defparam \D0|counter10[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N54
cyclonev_lcell_comb \D0|Add19~1 (
// Equation(s):
// \D0|Add19~1_sumout  = SUM(( \D0|counter10 [8] ) + ( GND ) + ( \D0|Add19~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add19~1 .extended_lut = "off";
defparam \D0|Add19~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N56
dffeas \D0|counter10[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add19~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter10[0]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter10[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter10 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter10[8] .is_wysiwyg = "true";
defparam \D0|counter10[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N54
cyclonev_lcell_comb \D0|drawingtarg2~0 (
// Equation(s):
// \D0|drawingtarg2~0_combout  = ( \D0|drawingtarg2~q  & ( \D0|donestartpg~q  & ( (!\D0|counter10 [8]) # (((!\C0|target2~q ) # (\C0|drawstartpg~q )) # (\C0|gameoversig~q )) ) ) ) # ( !\D0|drawingtarg2~q  & ( \D0|donestartpg~q  & ( (!\D0|counter10 [8] & 
// (!\C0|gameoversig~q  & (!\C0|drawstartpg~q  & \C0|target2~q ))) ) ) ) # ( \D0|drawingtarg2~q  & ( !\D0|donestartpg~q  ) )

	.dataa(!\D0|counter10 [8]),
	.datab(!\C0|gameoversig~q ),
	.datac(!\C0|drawstartpg~q ),
	.datad(!\C0|target2~q ),
	.datae(!\D0|drawingtarg2~q ),
	.dataf(!\D0|donestartpg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingtarg2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingtarg2~0 .extended_lut = "off";
defparam \D0|drawingtarg2~0 .lut_mask = 64'h0000FFFF0080FFBF;
defparam \D0|drawingtarg2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N56
dffeas \D0|drawingtarg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|drawingtarg2~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|waiting~q ),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|drawingtarg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|drawingtarg2 .is_wysiwyg = "true";
defparam \D0|drawingtarg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N21
cyclonev_lcell_comb \D0|x_out[7]~0 (
// Equation(s):
// \D0|x_out[7]~0_combout  = ( !\C0|gameoversig~q  & ( !\C0|drawstartpg~q  ) )

	.dataa(!\C0|drawstartpg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|gameoversig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x_out[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x_out[7]~0 .extended_lut = "off";
defparam \D0|x_out[7]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \D0|x_out[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N39
cyclonev_lcell_comb \C0|Mux4~2 (
// Equation(s):
// \C0|Mux4~2_combout  = ( !\C0|current_state [2] & ( (\C0|current_state [4] & (!\C0|current_state [0] & (!\C0|current_state [3] & !\C0|current_state [1]))) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|current_state [3]),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux4~2 .extended_lut = "off";
defparam \C0|Mux4~2 .lut_mask = 64'h4000400000000000;
defparam \C0|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N41
dffeas \C0|resetspeed (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|resetspeed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|resetspeed .is_wysiwyg = "true";
defparam \C0|resetspeed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N24
cyclonev_lcell_comb \D0|speed~0 (
// Equation(s):
// \D0|speed~0_combout  = ( \D0|speed~q  & ( \D0|donestartpg~q  & ( (!\D0|x_out[7]~0_combout ) # ((!\C0|resetspeed~q ) # ((\C0|buttonsig~q  & !\KEY[1]~input_o ))) ) ) ) # ( !\D0|speed~q  & ( \D0|donestartpg~q  & ( (\D0|x_out[7]~0_combout  & (\C0|buttonsig~q  
// & !\KEY[1]~input_o )) ) ) ) # ( \D0|speed~q  & ( !\D0|donestartpg~q  ) )

	.dataa(!\D0|x_out[7]~0_combout ),
	.datab(!\C0|resetspeed~q ),
	.datac(!\C0|buttonsig~q ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\D0|speed~q ),
	.dataf(!\D0|donestartpg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|speed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|speed~0 .extended_lut = "off";
defparam \D0|speed~0 .lut_mask = 64'h0000FFFF0500EFEE;
defparam \D0|speed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N26
dffeas \D0|speed (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|speed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(!\C0|waiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|speed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|speed .is_wysiwyg = "true";
defparam \D0|speed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N24
cyclonev_lcell_comb \D0|normalspeed~0 (
// Equation(s):
// \D0|normalspeed~0_combout  = ( \C0|resetspeed~q  & ( \C0|gameoversig~q  & ( \D0|normalspeed~q  ) ) ) # ( !\C0|resetspeed~q  & ( \C0|gameoversig~q  & ( \D0|normalspeed~q  ) ) ) # ( \C0|resetspeed~q  & ( !\C0|gameoversig~q  & ( (\D0|normalspeed~q  & 
// ((!\D0|donestartpg~q ) # (\C0|drawstartpg~q ))) ) ) ) # ( !\C0|resetspeed~q  & ( !\C0|gameoversig~q  & ( \D0|normalspeed~q  ) ) )

	.dataa(!\D0|normalspeed~q ),
	.datab(gnd),
	.datac(!\D0|donestartpg~q ),
	.datad(!\C0|drawstartpg~q ),
	.datae(!\C0|resetspeed~q ),
	.dataf(!\C0|gameoversig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|normalspeed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|normalspeed~0 .extended_lut = "off";
defparam \D0|normalspeed~0 .lut_mask = 64'h5555505555555555;
defparam \D0|normalspeed~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N42
cyclonev_lcell_comb \D0|normalspeed~1 (
// Equation(s):
// \D0|normalspeed~1_combout  = ( \D0|normalspeed~0_combout  & ( \D0|always0~0_combout  ) ) # ( !\D0|normalspeed~0_combout  & ( \D0|always0~0_combout  & ( (\D0|write~0_combout  & ((!\KEY[1]~input_o  & ((!\D0|always0~1_combout ))) # (\KEY[1]~input_o  & 
// (\C0|buttonsig~q )))) ) ) ) # ( \D0|normalspeed~0_combout  & ( !\D0|always0~0_combout  ) ) # ( !\D0|normalspeed~0_combout  & ( !\D0|always0~0_combout  & ( (\D0|write~0_combout  & ((!\KEY[1]~input_o ) # (\C0|buttonsig~q ))) ) ) )

	.dataa(!\C0|buttonsig~q ),
	.datab(!\D0|always0~1_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\D0|write~0_combout ),
	.datae(!\D0|normalspeed~0_combout ),
	.dataf(!\D0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|normalspeed~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|normalspeed~1 .extended_lut = "off";
defparam \D0|normalspeed~1 .lut_mask = 64'h00F5FFFF00C5FFFF;
defparam \D0|normalspeed~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N44
dffeas \D0|normalspeed (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|normalspeed~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(!\C0|waiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|normalspeed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|normalspeed .is_wysiwyg = "true";
defparam \D0|normalspeed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N18
cyclonev_lcell_comb \C0|u0|increasespeed[1]~4 (
// Equation(s):
// \C0|u0|increasespeed[1]~4_combout  = ( \D0|speed~q  & ( !\C0|u0|increasespeed [0] $ (\C0|u0|increasespeed [1]) ) ) # ( !\D0|speed~q  & ( (\C0|u0|increasespeed [1]) # (\D0|normalspeed~q ) ) )

	.dataa(gnd),
	.datab(!\D0|normalspeed~q ),
	.datac(!\C0|u0|increasespeed [0]),
	.datad(!\C0|u0|increasespeed [1]),
	.datae(gnd),
	.dataf(!\D0|speed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|increasespeed[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|increasespeed[1]~4 .extended_lut = "off";
defparam \C0|u0|increasespeed[1]~4 .lut_mask = 64'h33FF33FFF00FF00F;
defparam \C0|u0|increasespeed[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N19
dffeas \C0|u0|increasespeed[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|increasespeed[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|increasespeed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|increasespeed[1] .is_wysiwyg = "true";
defparam \C0|u0|increasespeed[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N36
cyclonev_lcell_comb \C0|u0|Add0~0 (
// Equation(s):
// \C0|u0|Add0~0_combout  = ( \C0|u0|increasespeed [1] & ( (!\C0|u0|increasespeed [0] & !\C0|u0|increasespeed [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|increasespeed [0]),
	.datad(!\C0|u0|increasespeed [2]),
	.datae(gnd),
	.dataf(!\C0|u0|increasespeed [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|Add0~0 .extended_lut = "off";
defparam \C0|u0|Add0~0 .lut_mask = 64'h00000000F000F000;
defparam \C0|u0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N39
cyclonev_lcell_comb \C0|u0|increasespeed[3]~2 (
// Equation(s):
// \C0|u0|increasespeed[3]~2_combout  = ( \C0|u0|increasespeed~0_combout  & ( ((!\D0|speed~q  & \D0|normalspeed~q )) # (\C0|u0|increasespeed [3]) ) ) # ( !\C0|u0|increasespeed~0_combout  & ( (!\D0|speed~q  & (((\C0|u0|increasespeed [3]) # (\D0|normalspeed~q 
// )))) # (\D0|speed~q  & (!\C0|u0|Add0~0_combout  $ (((!\C0|u0|increasespeed [3]))))) ) )

	.dataa(!\D0|speed~q ),
	.datab(!\C0|u0|Add0~0_combout ),
	.datac(!\D0|normalspeed~q ),
	.datad(!\C0|u0|increasespeed [3]),
	.datae(gnd),
	.dataf(!\C0|u0|increasespeed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|increasespeed[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|increasespeed[3]~2 .extended_lut = "off";
defparam \C0|u0|increasespeed[3]~2 .lut_mask = 64'h1BEE1BEE0AFF0AFF;
defparam \C0|u0|increasespeed[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N40
dffeas \C0|u0|increasespeed[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|increasespeed[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|increasespeed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|increasespeed[3] .is_wysiwyg = "true";
defparam \C0|u0|increasespeed[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N48
cyclonev_lcell_comb \C0|u0|increasespeed[4]~3 (
// Equation(s):
// \C0|u0|increasespeed[4]~3_combout  = ( \C0|u0|increasespeed [4] & ( \C0|u0|increasespeed [3] & ( (!\C0|u0|Add0~0_combout ) # ((!\D0|speed~q ) # (\C0|u0|increasespeed~0_combout )) ) ) ) # ( !\C0|u0|increasespeed [4] & ( \C0|u0|increasespeed [3] & ( 
// (!\D0|speed~q  & (((\D0|normalspeed~q )))) # (\D0|speed~q  & (\C0|u0|Add0~0_combout  & (!\C0|u0|increasespeed~0_combout ))) ) ) ) # ( \C0|u0|increasespeed [4] & ( !\C0|u0|increasespeed [3] ) ) # ( !\C0|u0|increasespeed [4] & ( !\C0|u0|increasespeed [3] & 
// ( (!\D0|speed~q  & \D0|normalspeed~q ) ) ) )

	.dataa(!\C0|u0|Add0~0_combout ),
	.datab(!\C0|u0|increasespeed~0_combout ),
	.datac(!\D0|speed~q ),
	.datad(!\D0|normalspeed~q ),
	.datae(!\C0|u0|increasespeed [4]),
	.dataf(!\C0|u0|increasespeed [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|increasespeed[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|increasespeed[4]~3 .extended_lut = "off";
defparam \C0|u0|increasespeed[4]~3 .lut_mask = 64'h00F0FFFF04F4FBFB;
defparam \C0|u0|increasespeed[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N49
dffeas \C0|u0|increasespeed[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|increasespeed[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|increasespeed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|increasespeed[4] .is_wysiwyg = "true";
defparam \C0|u0|increasespeed[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N9
cyclonev_lcell_comb \C0|u0|increasespeed~0 (
// Equation(s):
// \C0|u0|increasespeed~0_combout  = ( \C0|u0|increasespeed [0] & ( (!\C0|u0|increasespeed [2] & (!\C0|u0|increasespeed [4] & (\C0|u0|increasespeed [1] & \C0|u0|increasespeed [3]))) ) )

	.dataa(!\C0|u0|increasespeed [2]),
	.datab(!\C0|u0|increasespeed [4]),
	.datac(!\C0|u0|increasespeed [1]),
	.datad(!\C0|u0|increasespeed [3]),
	.datae(gnd),
	.dataf(!\C0|u0|increasespeed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|increasespeed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|increasespeed~0 .extended_lut = "off";
defparam \C0|u0|increasespeed~0 .lut_mask = 64'h0000000000080008;
defparam \C0|u0|increasespeed~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N33
cyclonev_lcell_comb \C0|u0|increasespeed[0]~1 (
// Equation(s):
// \C0|u0|increasespeed[0]~1_combout  = ( \C0|u0|increasespeed~0_combout  & ( ((!\D0|normalspeed~q  & \C0|u0|increasespeed [0])) # (\D0|speed~q ) ) ) # ( !\C0|u0|increasespeed~0_combout  & ( (!\D0|speed~q  & (!\D0|normalspeed~q  & \C0|u0|increasespeed [0])) 
// # (\D0|speed~q  & ((!\C0|u0|increasespeed [0]))) ) )

	.dataa(!\D0|speed~q ),
	.datab(!\D0|normalspeed~q ),
	.datac(gnd),
	.datad(!\C0|u0|increasespeed [0]),
	.datae(gnd),
	.dataf(!\C0|u0|increasespeed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|increasespeed[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|increasespeed[0]~1 .extended_lut = "off";
defparam \C0|u0|increasespeed[0]~1 .lut_mask = 64'h5588558855DD55DD;
defparam \C0|u0|increasespeed[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N35
dffeas \C0|u0|increasespeed[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|increasespeed[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|increasespeed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|increasespeed[0] .is_wysiwyg = "true";
defparam \C0|u0|increasespeed[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N30
cyclonev_lcell_comb \C0|u0|increasespeed[2]~5 (
// Equation(s):
// \C0|u0|increasespeed[2]~5_combout  = ( \C0|u0|increasespeed [1] & ( (!\D0|speed~q  & (!\D0|normalspeed~q  & ((\C0|u0|increasespeed [2])))) # (\D0|speed~q  & ((!\C0|u0|increasespeed [0] $ (\C0|u0|increasespeed [2])))) ) ) # ( !\C0|u0|increasespeed [1] & ( 
// (\C0|u0|increasespeed [2] & ((!\D0|normalspeed~q ) # (\D0|speed~q ))) ) )

	.dataa(!\D0|speed~q ),
	.datab(!\D0|normalspeed~q ),
	.datac(!\C0|u0|increasespeed [0]),
	.datad(!\C0|u0|increasespeed [2]),
	.datae(gnd),
	.dataf(!\C0|u0|increasespeed [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|increasespeed[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|increasespeed[2]~5 .extended_lut = "off";
defparam \C0|u0|increasespeed[2]~5 .lut_mask = 64'h00DD00DD508D508D;
defparam \C0|u0|increasespeed[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N31
dffeas \C0|u0|increasespeed[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|increasespeed[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|increasespeed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|increasespeed[2] .is_wysiwyg = "true";
defparam \C0|u0|increasespeed[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N42
cyclonev_lcell_comb \C0|u0|f0|Q[0]~0 (
// Equation(s):
// \C0|u0|f0|Q[0]~0_combout  = ( !\C0|u0|f0|Q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\C0|u0|f0|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|f0|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Q[0]~0 .extended_lut = "off";
defparam \C0|u0|f0|Q[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \C0|u0|f0|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N43
dffeas \C0|u0|f0|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[0] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N0
cyclonev_lcell_comb \C0|u0|f0|Add0~9 (
// Equation(s):
// \C0|u0|f0|Add0~9_sumout  = SUM(( \C0|u0|f0|Q[1]~DUPLICATE_q  ) + ( \C0|u0|f0|Q [0] ) + ( !VCC ))
// \C0|u0|f0|Add0~10  = CARRY(( \C0|u0|f0|Q[1]~DUPLICATE_q  ) + ( \C0|u0|f0|Q [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|u0|f0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~9_sumout ),
	.cout(\C0|u0|f0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~9 .extended_lut = "off";
defparam \C0|u0|f0|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \C0|u0|f0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N2
dffeas \C0|u0|f0|Q[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N3
cyclonev_lcell_comb \C0|u0|f0|Add0~5 (
// Equation(s):
// \C0|u0|f0|Add0~5_sumout  = SUM(( \C0|u0|f0|Q[2]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~10  ))
// \C0|u0|f0|Add0~6  = CARRY(( \C0|u0|f0|Q[2]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~10  ))

	.dataa(!\C0|u0|f0|Q[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~5_sumout ),
	.cout(\C0|u0|f0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~5 .extended_lut = "off";
defparam \C0|u0|f0|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \C0|u0|f0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N5
dffeas \C0|u0|f0|Q[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N6
cyclonev_lcell_comb \C0|u0|f0|Add0~73 (
// Equation(s):
// \C0|u0|f0|Add0~73_sumout  = SUM(( \C0|u0|f0|Q[3]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~6  ))
// \C0|u0|f0|Add0~74  = CARRY(( \C0|u0|f0|Q[3]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~6  ))

	.dataa(gnd),
	.datab(!\C0|u0|f0|Q[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~73_sumout ),
	.cout(\C0|u0|f0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~73 .extended_lut = "off";
defparam \C0|u0|f0|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \C0|u0|f0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N8
dffeas \C0|u0|f0|Q[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N9
cyclonev_lcell_comb \C0|u0|f0|Add0~69 (
// Equation(s):
// \C0|u0|f0|Add0~69_sumout  = SUM(( \C0|u0|f0|Q[4]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~74  ))
// \C0|u0|f0|Add0~70  = CARRY(( \C0|u0|f0|Q[4]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~69_sumout ),
	.cout(\C0|u0|f0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~69 .extended_lut = "off";
defparam \C0|u0|f0|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \C0|u0|f0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N11
dffeas \C0|u0|f0|Q[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N12
cyclonev_lcell_comb \C0|u0|f0|Add0~65 (
// Equation(s):
// \C0|u0|f0|Add0~65_sumout  = SUM(( \C0|u0|f0|Q[5]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~70  ))
// \C0|u0|f0|Add0~66  = CARRY(( \C0|u0|f0|Q[5]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~70  ))

	.dataa(gnd),
	.datab(!\C0|u0|f0|Q[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~65_sumout ),
	.cout(\C0|u0|f0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~65 .extended_lut = "off";
defparam \C0|u0|f0|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \C0|u0|f0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N14
dffeas \C0|u0|f0|Q[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N15
cyclonev_lcell_comb \C0|u0|f0|Add0~61 (
// Equation(s):
// \C0|u0|f0|Add0~61_sumout  = SUM(( \C0|u0|f0|Q[6]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~66  ))
// \C0|u0|f0|Add0~62  = CARRY(( \C0|u0|f0|Q[6]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~61_sumout ),
	.cout(\C0|u0|f0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~61 .extended_lut = "off";
defparam \C0|u0|f0|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \C0|u0|f0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N17
dffeas \C0|u0|f0|Q[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N18
cyclonev_lcell_comb \C0|u0|f0|Add0~57 (
// Equation(s):
// \C0|u0|f0|Add0~57_sumout  = SUM(( \C0|u0|f0|Q[7]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~62  ))
// \C0|u0|f0|Add0~58  = CARRY(( \C0|u0|f0|Q[7]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~57_sumout ),
	.cout(\C0|u0|f0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~57 .extended_lut = "off";
defparam \C0|u0|f0|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \C0|u0|f0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N20
dffeas \C0|u0|f0|Q[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N21
cyclonev_lcell_comb \C0|u0|f0|Add0~53 (
// Equation(s):
// \C0|u0|f0|Add0~53_sumout  = SUM(( \C0|u0|f0|Q [8] ) + ( GND ) + ( \C0|u0|f0|Add0~58  ))
// \C0|u0|f0|Add0~54  = CARRY(( \C0|u0|f0|Q [8] ) + ( GND ) + ( \C0|u0|f0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~53_sumout ),
	.cout(\C0|u0|f0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~53 .extended_lut = "off";
defparam \C0|u0|f0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \C0|u0|f0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N22
dffeas \C0|u0|f0|Q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[8] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N24
cyclonev_lcell_comb \C0|u0|f0|Add0~1 (
// Equation(s):
// \C0|u0|f0|Add0~1_sumout  = SUM(( \C0|u0|f0|Q [9] ) + ( GND ) + ( \C0|u0|f0|Add0~54  ))
// \C0|u0|f0|Add0~2  = CARRY(( \C0|u0|f0|Q [9] ) + ( GND ) + ( \C0|u0|f0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~1_sumout ),
	.cout(\C0|u0|f0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~1 .extended_lut = "off";
defparam \C0|u0|f0|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \C0|u0|f0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N26
dffeas \C0|u0|f0|Q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[9] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N27
cyclonev_lcell_comb \C0|u0|f0|Add0~49 (
// Equation(s):
// \C0|u0|f0|Add0~49_sumout  = SUM(( \C0|u0|f0|Q [10] ) + ( GND ) + ( \C0|u0|f0|Add0~2  ))
// \C0|u0|f0|Add0~50  = CARRY(( \C0|u0|f0|Q [10] ) + ( GND ) + ( \C0|u0|f0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~49_sumout ),
	.cout(\C0|u0|f0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~49 .extended_lut = "off";
defparam \C0|u0|f0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \C0|u0|f0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N28
dffeas \C0|u0|f0|Q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[10] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N30
cyclonev_lcell_comb \C0|u0|f0|Add0~45 (
// Equation(s):
// \C0|u0|f0|Add0~45_sumout  = SUM(( \C0|u0|f0|Q [11] ) + ( GND ) + ( \C0|u0|f0|Add0~50  ))
// \C0|u0|f0|Add0~46  = CARRY(( \C0|u0|f0|Q [11] ) + ( GND ) + ( \C0|u0|f0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~45_sumout ),
	.cout(\C0|u0|f0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~45 .extended_lut = "off";
defparam \C0|u0|f0|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \C0|u0|f0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N31
dffeas \C0|u0|f0|Q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[11] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N33
cyclonev_lcell_comb \C0|u0|f0|Add0~41 (
// Equation(s):
// \C0|u0|f0|Add0~41_sumout  = SUM(( \C0|u0|f0|Q [12] ) + ( GND ) + ( \C0|u0|f0|Add0~46  ))
// \C0|u0|f0|Add0~42  = CARRY(( \C0|u0|f0|Q [12] ) + ( GND ) + ( \C0|u0|f0|Add0~46  ))

	.dataa(!\C0|u0|f0|Q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~41_sumout ),
	.cout(\C0|u0|f0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~41 .extended_lut = "off";
defparam \C0|u0|f0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \C0|u0|f0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N35
dffeas \C0|u0|f0|Q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[12] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N36
cyclonev_lcell_comb \C0|u0|f0|Add0~37 (
// Equation(s):
// \C0|u0|f0|Add0~37_sumout  = SUM(( \C0|u0|f0|Q [13] ) + ( GND ) + ( \C0|u0|f0|Add0~42  ))
// \C0|u0|f0|Add0~38  = CARRY(( \C0|u0|f0|Q [13] ) + ( GND ) + ( \C0|u0|f0|Add0~42  ))

	.dataa(gnd),
	.datab(!\C0|u0|f0|Q [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~37_sumout ),
	.cout(\C0|u0|f0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~37 .extended_lut = "off";
defparam \C0|u0|f0|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \C0|u0|f0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N37
dffeas \C0|u0|f0|Q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[13] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N34
dffeas \C0|u0|f0|Q[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[12]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N41
dffeas \C0|u0|f0|Q[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N39
cyclonev_lcell_comb \C0|u0|f0|Add0~33 (
// Equation(s):
// \C0|u0|f0|Add0~33_sumout  = SUM(( \C0|u0|f0|Q[14]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~38  ))
// \C0|u0|f0|Add0~34  = CARRY(( \C0|u0|f0|Q[14]~DUPLICATE_q  ) + ( GND ) + ( \C0|u0|f0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~33_sumout ),
	.cout(\C0|u0|f0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~33 .extended_lut = "off";
defparam \C0|u0|f0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \C0|u0|f0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N40
dffeas \C0|u0|f0|Q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[14] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N33
cyclonev_lcell_comb \C0|u0|f0|Equal0~1 (
// Equation(s):
// \C0|u0|f0|Equal0~1_combout  = ( \C0|u0|f0|Q [10] & ( \C0|u0|f0|Q [11] & ( (\C0|u0|f0|Q [13] & (!\C0|u0|f0|Q[12]~DUPLICATE_q  & !\C0|u0|f0|Q [14])) ) ) )

	.dataa(!\C0|u0|f0|Q [13]),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q[12]~DUPLICATE_q ),
	.datad(!\C0|u0|f0|Q [14]),
	.datae(!\C0|u0|f0|Q [10]),
	.dataf(!\C0|u0|f0|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|f0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Equal0~1 .extended_lut = "off";
defparam \C0|u0|f0|Equal0~1 .lut_mask = 64'h0000000000005000;
defparam \C0|u0|f0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N1
dffeas \C0|u0|f0|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[1] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N13
dffeas \C0|u0|f0|Q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[5] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N16
dffeas \C0|u0|f0|Q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[6] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N10
dffeas \C0|u0|f0|Q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[4] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N19
dffeas \C0|u0|f0|Q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[7] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N7
dffeas \C0|u0|f0|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[3] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N48
cyclonev_lcell_comb \C0|u0|f0|Equal0~2 (
// Equation(s):
// \C0|u0|f0|Equal0~2_combout  = ( \C0|u0|f0|Q [3] & ( !\C0|u0|f0|Q [8] & ( (!\C0|u0|f0|Q [5] & (!\C0|u0|f0|Q [6] & (!\C0|u0|f0|Q [4] & !\C0|u0|f0|Q [7]))) ) ) )

	.dataa(!\C0|u0|f0|Q [5]),
	.datab(!\C0|u0|f0|Q [6]),
	.datac(!\C0|u0|f0|Q [4]),
	.datad(!\C0|u0|f0|Q [7]),
	.datae(!\C0|u0|f0|Q [3]),
	.dataf(!\C0|u0|f0|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|f0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Equal0~2 .extended_lut = "off";
defparam \C0|u0|f0|Equal0~2 .lut_mask = 64'h0000800000000000;
defparam \C0|u0|f0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N4
dffeas \C0|u0|f0|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[2] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N42
cyclonev_lcell_comb \C0|u0|f0|Add0~29 (
// Equation(s):
// \C0|u0|f0|Add0~29_sumout  = SUM(( \C0|u0|f0|Q [15] ) + ( GND ) + ( \C0|u0|f0|Add0~34  ))
// \C0|u0|f0|Add0~30  = CARRY(( \C0|u0|f0|Q [15] ) + ( GND ) + ( \C0|u0|f0|Add0~34  ))

	.dataa(gnd),
	.datab(!\C0|u0|f0|Q [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~29_sumout ),
	.cout(\C0|u0|f0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~29 .extended_lut = "off";
defparam \C0|u0|f0|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \C0|u0|f0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N43
dffeas \C0|u0|f0|Q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[15] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N45
cyclonev_lcell_comb \C0|u0|f0|Add0~25 (
// Equation(s):
// \C0|u0|f0|Add0~25_sumout  = SUM(( \C0|u0|f0|Q [16] ) + ( GND ) + ( \C0|u0|f0|Add0~30  ))
// \C0|u0|f0|Add0~26  = CARRY(( \C0|u0|f0|Q [16] ) + ( GND ) + ( \C0|u0|f0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|u0|f0|Q [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~25_sumout ),
	.cout(\C0|u0|f0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~25 .extended_lut = "off";
defparam \C0|u0|f0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \C0|u0|f0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N47
dffeas \C0|u0|f0|Q[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[16] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N48
cyclonev_lcell_comb \C0|u0|f0|Add0~21 (
// Equation(s):
// \C0|u0|f0|Add0~21_sumout  = SUM(( \C0|u0|f0|Q [17] ) + ( GND ) + ( \C0|u0|f0|Add0~26  ))
// \C0|u0|f0|Add0~22  = CARRY(( \C0|u0|f0|Q [17] ) + ( GND ) + ( \C0|u0|f0|Add0~26  ))

	.dataa(gnd),
	.datab(!\C0|u0|f0|Q [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~21_sumout ),
	.cout(\C0|u0|f0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~21 .extended_lut = "off";
defparam \C0|u0|f0|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \C0|u0|f0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N49
dffeas \C0|u0|f0|Q[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[17] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N51
cyclonev_lcell_comb \C0|u0|f0|Add0~17 (
// Equation(s):
// \C0|u0|f0|Add0~17_sumout  = SUM(( \C0|u0|f0|Q [18] ) + ( GND ) + ( \C0|u0|f0|Add0~22  ))
// \C0|u0|f0|Add0~18  = CARRY(( \C0|u0|f0|Q [18] ) + ( GND ) + ( \C0|u0|f0|Add0~22  ))

	.dataa(!\C0|u0|f0|Q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~17_sumout ),
	.cout(\C0|u0|f0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~17 .extended_lut = "off";
defparam \C0|u0|f0|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \C0|u0|f0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N53
dffeas \C0|u0|f0|Q[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[18] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N54
cyclonev_lcell_comb \C0|u0|f0|Add0~13 (
// Equation(s):
// \C0|u0|f0|Add0~13_sumout  = SUM(( \C0|u0|f0|Q [19] ) + ( GND ) + ( \C0|u0|f0|Add0~18  ))

	.dataa(gnd),
	.datab(!\C0|u0|f0|Q [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\C0|u0|f0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\C0|u0|f0|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Add0~13 .extended_lut = "off";
defparam \C0|u0|f0|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \C0|u0|f0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N55
dffeas \C0|u0|f0|Q[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[19] .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N46
dffeas \C0|u0|f0|Q[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[16]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N52
dffeas \C0|u0|f0|Q[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[18]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N36
cyclonev_lcell_comb \C0|u0|f0|Equal0~0 (
// Equation(s):
// \C0|u0|f0|Equal0~0_combout  = ( \C0|u0|f0|Q [0] & ( !\C0|u0|f0|Q[18]~DUPLICATE_q  & ( (!\C0|u0|f0|Q [19] & (!\C0|u0|f0|Q [15] & (!\C0|u0|f0|Q[16]~DUPLICATE_q  & \C0|u0|f0|Q [17]))) ) ) )

	.dataa(!\C0|u0|f0|Q [19]),
	.datab(!\C0|u0|f0|Q [15]),
	.datac(!\C0|u0|f0|Q[16]~DUPLICATE_q ),
	.datad(!\C0|u0|f0|Q [17]),
	.datae(!\C0|u0|f0|Q [0]),
	.dataf(!\C0|u0|f0|Q[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|f0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Equal0~0 .extended_lut = "off";
defparam \C0|u0|f0|Equal0~0 .lut_mask = 64'h0000008000000000;
defparam \C0|u0|f0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N25
dffeas \C0|u0|f0|Q[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\C0|u0|f0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Q[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Q[9]~DUPLICATE .is_wysiwyg = "true";
defparam \C0|u0|f0|Q[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N24
cyclonev_lcell_comb \C0|u0|f0|Equal0~3 (
// Equation(s):
// \C0|u0|f0|Equal0~3_combout  = ( \C0|u0|f0|Equal0~0_combout  & ( \C0|u0|f0|Q[9]~DUPLICATE_q  & ( (\C0|u0|f0|Equal0~1_combout  & (!\C0|u0|f0|Q [1] & (\C0|u0|f0|Equal0~2_combout  & !\C0|u0|f0|Q [2]))) ) ) )

	.dataa(!\C0|u0|f0|Equal0~1_combout ),
	.datab(!\C0|u0|f0|Q [1]),
	.datac(!\C0|u0|f0|Equal0~2_combout ),
	.datad(!\C0|u0|f0|Q [2]),
	.datae(!\C0|u0|f0|Equal0~0_combout ),
	.dataf(!\C0|u0|f0|Q[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|f0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|f0|Equal0~3 .extended_lut = "off";
defparam \C0|u0|f0|Equal0~3 .lut_mask = 64'h0000000000000400;
defparam \C0|u0|f0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N26
dffeas \C0|u0|f0|Enable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|f0|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|f0|Enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|f0|Enable .is_wysiwyg = "true";
defparam \C0|u0|f0|Enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N3
cyclonev_lcell_comb \C0|u0|Q[0]~1 (
// Equation(s):
// \C0|u0|Q[0]~1_combout  = !\C0|u0|f0|Enable~q  $ (!\C0|u0|Q [0])

	.dataa(!\C0|u0|f0|Enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\C0|u0|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|Q[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|Q[0]~1 .extended_lut = "off";
defparam \C0|u0|Q[0]~1 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \C0|u0|Q[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N4
dffeas \C0|u0|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|Q[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\C0|u0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|Q[0] .is_wysiwyg = "true";
defparam \C0|u0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N0
cyclonev_lcell_comb \C0|u0|Q[1]~2 (
// Equation(s):
// \C0|u0|Q[1]~2_combout  = ( \C0|u0|Q [0] & ( !\C0|u0|f0|Enable~q  $ (!\C0|u0|Q [1]) ) ) # ( !\C0|u0|Q [0] & ( \C0|u0|Q [1] ) )

	.dataa(!\C0|u0|f0|Enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\C0|u0|Q [1]),
	.datae(gnd),
	.dataf(!\C0|u0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|Q[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|Q[1]~2 .extended_lut = "off";
defparam \C0|u0|Q[1]~2 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \C0|u0|Q[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N2
dffeas \C0|u0|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|Q[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\C0|u0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|Q[1] .is_wysiwyg = "true";
defparam \C0|u0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N15
cyclonev_lcell_comb \C0|u0|Equal1~0 (
// Equation(s):
// \C0|u0|Equal1~0_combout  = ( \C0|u0|increasespeed [0] & ( (\C0|u0|Q [0] & (!\C0|u0|Q [1] $ (!\C0|u0|increasespeed [1]))) ) ) # ( !\C0|u0|increasespeed [0] & ( (!\C0|u0|Q [0] & (!\C0|u0|Q [1] $ (!\C0|u0|increasespeed [1]))) ) )

	.dataa(!\C0|u0|Q [1]),
	.datab(!\C0|u0|Q [0]),
	.datac(!\C0|u0|increasespeed [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|u0|increasespeed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|Equal1~0 .extended_lut = "off";
defparam \C0|u0|Equal1~0 .lut_mask = 64'h4848484812121212;
defparam \C0|u0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N12
cyclonev_lcell_comb \C0|u0|Q[2]~0 (
// Equation(s):
// \C0|u0|Q[2]~0_combout  = ( \C0|u0|Q [0] & ( !\C0|u0|Q [2] $ (((!\C0|u0|Q [1]) # (!\C0|u0|f0|Enable~q ))) ) ) # ( !\C0|u0|Q [0] & ( \C0|u0|Q [2] ) )

	.dataa(!\C0|u0|Q [1]),
	.datab(gnd),
	.datac(!\C0|u0|f0|Enable~q ),
	.datad(!\C0|u0|Q [2]),
	.datae(gnd),
	.dataf(!\C0|u0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|Q[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|Q[2]~0 .extended_lut = "off";
defparam \C0|u0|Q[2]~0 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \C0|u0|Q[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N14
dffeas \C0|u0|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|Q[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\C0|u0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|Q[2] .is_wysiwyg = "true";
defparam \C0|u0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N45
cyclonev_lcell_comb \C0|u0|Q[3]~3 (
// Equation(s):
// \C0|u0|Q[3]~3_combout  = ( \C0|u0|Q [0] & ( !\C0|u0|Q [3] $ (((!\C0|u0|Q [1]) # ((!\C0|u0|Q [2]) # (!\C0|u0|f0|Enable~q )))) ) ) # ( !\C0|u0|Q [0] & ( \C0|u0|Q [3] ) )

	.dataa(!\C0|u0|Q [1]),
	.datab(!\C0|u0|Q [3]),
	.datac(!\C0|u0|Q [2]),
	.datad(!\C0|u0|f0|Enable~q ),
	.datae(gnd),
	.dataf(!\C0|u0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|Q[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|Q[3]~3 .extended_lut = "off";
defparam \C0|u0|Q[3]~3 .lut_mask = 64'h3333333333363336;
defparam \C0|u0|Q[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N47
dffeas \C0|u0|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|Q[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\C0|u0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|Q[3] .is_wysiwyg = "true";
defparam \C0|u0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N54
cyclonev_lcell_comb \C0|u0|Q[4]~4 (
// Equation(s):
// \C0|u0|Q[4]~4_combout  = ( \C0|u0|Q [4] & ( \C0|u0|Q [0] & ( (!\C0|u0|Q [1]) # ((!\C0|u0|Q [2]) # ((!\C0|u0|f0|Enable~q ) # (!\C0|u0|Q [3]))) ) ) ) # ( !\C0|u0|Q [4] & ( \C0|u0|Q [0] & ( (\C0|u0|Q [1] & (\C0|u0|Q [2] & (\C0|u0|f0|Enable~q  & \C0|u0|Q 
// [3]))) ) ) ) # ( \C0|u0|Q [4] & ( !\C0|u0|Q [0] ) )

	.dataa(!\C0|u0|Q [1]),
	.datab(!\C0|u0|Q [2]),
	.datac(!\C0|u0|f0|Enable~q ),
	.datad(!\C0|u0|Q [3]),
	.datae(!\C0|u0|Q [4]),
	.dataf(!\C0|u0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|Q[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|Q[4]~4 .extended_lut = "off";
defparam \C0|u0|Q[4]~4 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \C0|u0|Q[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y14_N56
dffeas \C0|u0|Q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|u0|Q[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\C0|u0|Enable~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|Q[4] .is_wysiwyg = "true";
defparam \C0|u0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N42
cyclonev_lcell_comb \C0|u0|Equal1~1 (
// Equation(s):
// \C0|u0|Equal1~1_combout  = ( \C0|u0|increasespeed [4] & ( (\C0|u0|Q [4] & (!\C0|u0|Q [3] $ (!\C0|u0|increasespeed [3]))) ) ) # ( !\C0|u0|increasespeed [4] & ( (!\C0|u0|Q [4] & (!\C0|u0|Q [3] $ (!\C0|u0|increasespeed [3]))) ) )

	.dataa(gnd),
	.datab(!\C0|u0|Q [3]),
	.datac(!\C0|u0|increasespeed [3]),
	.datad(!\C0|u0|Q [4]),
	.datae(gnd),
	.dataf(!\C0|u0|increasespeed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|Equal1~1 .extended_lut = "off";
defparam \C0|u0|Equal1~1 .lut_mask = 64'h3C003C00003C003C;
defparam \C0|u0|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N6
cyclonev_lcell_comb \C0|u0|Equal1~2 (
// Equation(s):
// \C0|u0|Equal1~2_combout  = ( \C0|u0|Q [2] & ( (\C0|u0|increasespeed [2] & (\C0|u0|Equal1~0_combout  & \C0|u0|Equal1~1_combout )) ) ) # ( !\C0|u0|Q [2] & ( (!\C0|u0|increasespeed [2] & (\C0|u0|Equal1~0_combout  & \C0|u0|Equal1~1_combout )) ) )

	.dataa(!\C0|u0|increasespeed [2]),
	.datab(gnd),
	.datac(!\C0|u0|Equal1~0_combout ),
	.datad(!\C0|u0|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\C0|u0|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|u0|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|u0|Equal1~2 .extended_lut = "off";
defparam \C0|u0|Equal1~2 .lut_mask = 64'h000A000A00050005;
defparam \C0|u0|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N20
dffeas \C0|u0|Enable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\C0|u0|Equal1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|u0|Enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|u0|Enable .is_wysiwyg = "true";
defparam \C0|u0|Enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N15
cyclonev_lcell_comb \C0|Mux0~0 (
// Equation(s):
// \C0|Mux0~0_combout  = ( \C0|current_state [3] & ( !\C0|u0|Enable~q  ) )

	.dataa(!\C0|u0|Enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux0~0 .extended_lut = "off";
defparam \C0|Mux0~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \C0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N30
cyclonev_lcell_comb \D0|Add16~21 (
// Equation(s):
// \D0|Add16~21_sumout  = SUM(( \D0|counter3 [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add16~22  = CARRY(( \D0|counter3 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add16~21_sumout ),
	.cout(\D0|Add16~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add16~21 .extended_lut = "off";
defparam \D0|Add16~21 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add16~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N48
cyclonev_lcell_comb \C0|Decoder0~8 (
// Equation(s):
// \C0|Decoder0~8_combout  = ( \C0|current_state [2] & ( (!\C0|current_state [4] & (!\C0|current_state [1] & (!\C0|current_state [3] & \C0|current_state [0]))) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\C0|current_state [1]),
	.datac(!\C0|current_state [3]),
	.datad(!\C0|current_state [0]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~8 .extended_lut = "off";
defparam \C0|Decoder0~8 .lut_mask = 64'h0000000000800080;
defparam \C0|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N50
dffeas \C0|target (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|target~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|target .is_wysiwyg = "true";
defparam \C0|target .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N3
cyclonev_lcell_comb \D0|counter3[3]~0 (
// Equation(s):
// \D0|counter3[3]~0_combout  = ( \C0|target~q  & ( (!\KEY[0]~input_o ) # (\D0|counter3 [8]) ) ) # ( !\C0|target~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\D0|counter3 [8]),
	.datae(gnd),
	.dataf(!\C0|target~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter3[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter3[3]~0 .extended_lut = "off";
defparam \D0|counter3[3]~0 .lut_mask = 64'hFFFFFFFFF0FFF0FF;
defparam \D0|counter3[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N27
cyclonev_lcell_comb \D0|drawingtarg~1 (
// Equation(s):
// \D0|drawingtarg~1_combout  = ( \C0|target~q  & ( !\D0|counter3 [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [8]),
	.datae(gnd),
	.dataf(!\C0|target~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingtarg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingtarg~1 .extended_lut = "off";
defparam \D0|drawingtarg~1 .lut_mask = 64'h00000000FF00FF00;
defparam \D0|drawingtarg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N24
cyclonev_lcell_comb \D0|counter3[8]~2 (
// Equation(s):
// \D0|counter3[8]~2_combout  = ( \D0|write~0_combout  & ( (!\C0|waiting~q  & ((!\KEY[0]~input_o ) # ((!\D0|counter3[8]~1_combout ) # (\D0|drawingtarg~1_combout )))) ) ) # ( !\D0|write~0_combout  & ( (!\KEY[0]~input_o  & !\C0|waiting~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|waiting~q ),
	.datac(!\D0|counter3[8]~1_combout ),
	.datad(!\D0|drawingtarg~1_combout ),
	.datae(gnd),
	.dataf(!\D0|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter3[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter3[8]~2 .extended_lut = "off";
defparam \D0|counter3[8]~2 .lut_mask = 64'h88888888C8CCC8CC;
defparam \D0|counter3[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N31
dffeas \D0|counter3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add16~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter3[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter3[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter3[0] .is_wysiwyg = "true";
defparam \D0|counter3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N33
cyclonev_lcell_comb \D0|Add16~25 (
// Equation(s):
// \D0|Add16~25_sumout  = SUM(( \D0|counter3 [1] ) + ( GND ) + ( \D0|Add16~22  ))
// \D0|Add16~26  = CARRY(( \D0|counter3 [1] ) + ( GND ) + ( \D0|Add16~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add16~25_sumout ),
	.cout(\D0|Add16~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add16~25 .extended_lut = "off";
defparam \D0|Add16~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add16~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N35
dffeas \D0|counter3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add16~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter3[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter3[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter3[1] .is_wysiwyg = "true";
defparam \D0|counter3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N36
cyclonev_lcell_comb \D0|Add16~29 (
// Equation(s):
// \D0|Add16~29_sumout  = SUM(( \D0|counter3 [2] ) + ( GND ) + ( \D0|Add16~26  ))
// \D0|Add16~30  = CARRY(( \D0|counter3 [2] ) + ( GND ) + ( \D0|Add16~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add16~29_sumout ),
	.cout(\D0|Add16~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add16~29 .extended_lut = "off";
defparam \D0|Add16~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add16~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N38
dffeas \D0|counter3[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add16~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter3[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter3[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter3[2] .is_wysiwyg = "true";
defparam \D0|counter3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N39
cyclonev_lcell_comb \D0|Add16~33 (
// Equation(s):
// \D0|Add16~33_sumout  = SUM(( \D0|counter3 [3] ) + ( GND ) + ( \D0|Add16~30  ))
// \D0|Add16~34  = CARRY(( \D0|counter3 [3] ) + ( GND ) + ( \D0|Add16~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add16~33_sumout ),
	.cout(\D0|Add16~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add16~33 .extended_lut = "off";
defparam \D0|Add16~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add16~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N41
dffeas \D0|counter3[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add16~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter3[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter3[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter3[3] .is_wysiwyg = "true";
defparam \D0|counter3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N42
cyclonev_lcell_comb \D0|Add16~13 (
// Equation(s):
// \D0|Add16~13_sumout  = SUM(( \D0|counter3 [4] ) + ( GND ) + ( \D0|Add16~34  ))
// \D0|Add16~14  = CARRY(( \D0|counter3 [4] ) + ( GND ) + ( \D0|Add16~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add16~13_sumout ),
	.cout(\D0|Add16~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add16~13 .extended_lut = "off";
defparam \D0|Add16~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add16~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N44
dffeas \D0|counter3[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add16~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter3[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter3[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter3[4] .is_wysiwyg = "true";
defparam \D0|counter3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N45
cyclonev_lcell_comb \D0|Add16~17 (
// Equation(s):
// \D0|Add16~17_sumout  = SUM(( \D0|counter3 [5] ) + ( GND ) + ( \D0|Add16~14  ))
// \D0|Add16~18  = CARRY(( \D0|counter3 [5] ) + ( GND ) + ( \D0|Add16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add16~17_sumout ),
	.cout(\D0|Add16~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add16~17 .extended_lut = "off";
defparam \D0|Add16~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add16~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N47
dffeas \D0|counter3[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add16~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter3[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter3[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter3[5] .is_wysiwyg = "true";
defparam \D0|counter3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N48
cyclonev_lcell_comb \D0|Add16~9 (
// Equation(s):
// \D0|Add16~9_sumout  = SUM(( \D0|counter3 [6] ) + ( GND ) + ( \D0|Add16~18  ))
// \D0|Add16~10  = CARRY(( \D0|counter3 [6] ) + ( GND ) + ( \D0|Add16~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add16~9_sumout ),
	.cout(\D0|Add16~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add16~9 .extended_lut = "off";
defparam \D0|Add16~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add16~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N50
dffeas \D0|counter3[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add16~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter3[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter3[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter3[6] .is_wysiwyg = "true";
defparam \D0|counter3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N51
cyclonev_lcell_comb \D0|Add16~5 (
// Equation(s):
// \D0|Add16~5_sumout  = SUM(( \D0|counter3 [7] ) + ( GND ) + ( \D0|Add16~10  ))
// \D0|Add16~6  = CARRY(( \D0|counter3 [7] ) + ( GND ) + ( \D0|Add16~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add16~5_sumout ),
	.cout(\D0|Add16~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add16~5 .extended_lut = "off";
defparam \D0|Add16~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N53
dffeas \D0|counter3[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add16~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter3[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter3[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter3[7] .is_wysiwyg = "true";
defparam \D0|counter3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N54
cyclonev_lcell_comb \D0|Add16~1 (
// Equation(s):
// \D0|Add16~1_sumout  = SUM(( \D0|counter3 [8] ) + ( GND ) + ( \D0|Add16~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter3 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add16~1 .extended_lut = "off";
defparam \D0|Add16~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N56
dffeas \D0|counter3[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add16~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter3[3]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter3[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter3[8] .is_wysiwyg = "true";
defparam \D0|counter3[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N48
cyclonev_lcell_comb \D0|drawingtarg~0 (
// Equation(s):
// \D0|drawingtarg~0_combout  = ( \D0|drawingtarg~q  & ( \D0|donestartpg~q  & ( (!\D0|counter3 [8]) # (((!\C0|target~q ) # (\C0|drawstartpg~q )) # (\C0|gameoversig~q )) ) ) ) # ( !\D0|drawingtarg~q  & ( \D0|donestartpg~q  & ( (!\D0|counter3 [8] & 
// (!\C0|gameoversig~q  & (!\C0|drawstartpg~q  & \C0|target~q ))) ) ) ) # ( \D0|drawingtarg~q  & ( !\D0|donestartpg~q  ) )

	.dataa(!\D0|counter3 [8]),
	.datab(!\C0|gameoversig~q ),
	.datac(!\C0|drawstartpg~q ),
	.datad(!\C0|target~q ),
	.datae(!\D0|drawingtarg~q ),
	.dataf(!\D0|donestartpg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingtarg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingtarg~0 .extended_lut = "off";
defparam \D0|drawingtarg~0 .lut_mask = 64'h0000FFFF0080FFBF;
defparam \D0|drawingtarg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N50
dffeas \D0|drawingtarg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|drawingtarg~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|waiting~q ),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|drawingtarg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|drawingtarg .is_wysiwyg = "true";
defparam \D0|drawingtarg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N42
cyclonev_lcell_comb \C0|Mux3~0 (
// Equation(s):
// \C0|Mux3~0_combout  = ( \C0|current_state [1] & ( \C0|current_state [3] & ( !\C0|current_state [0] ) ) ) # ( \C0|current_state [1] & ( !\C0|current_state [3] & ( (!\D0|drawingtarg~q ) # (\C0|current_state [0]) ) ) )

	.dataa(gnd),
	.datab(!\D0|drawingtarg~q ),
	.datac(gnd),
	.datad(!\C0|current_state [0]),
	.datae(!\C0|current_state [1]),
	.dataf(!\C0|current_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux3~0 .extended_lut = "off";
defparam \C0|Mux3~0 .lut_mask = 64'h0000CCFF0000FF00;
defparam \C0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N39
cyclonev_lcell_comb \C0|Mux3~1 (
// Equation(s):
// \C0|Mux3~1_combout  = ( !\C0|current_state [2] & ( \C0|Mux3~0_combout  & ( (\C0|Decoder0~0_combout  & ((!\C0|current_state [4] & ((!\C0|Mux0~0_combout ))) # (\C0|current_state [4] & (!\D0|drawingtarg2~q )))) ) ) ) # ( \C0|current_state [2] & ( 
// !\C0|Mux3~0_combout  & ( !\C0|current_state [4] ) ) ) # ( !\C0|current_state [2] & ( !\C0|Mux3~0_combout  & ( (\C0|Decoder0~0_combout  & ((!\C0|current_state [4] & ((!\C0|Mux0~0_combout ))) # (\C0|current_state [4] & (!\D0|drawingtarg2~q )))) ) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\D0|drawingtarg2~q ),
	.datac(!\C0|Mux0~0_combout ),
	.datad(!\C0|Decoder0~0_combout ),
	.datae(!\C0|current_state [2]),
	.dataf(!\C0|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux3~1 .extended_lut = "off";
defparam \C0|Mux3~1 .lut_mask = 64'h00E4AAAA00E40000;
defparam \C0|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N57
cyclonev_lcell_comb \C0|next_state[2] (
// Equation(s):
// \C0|next_state [2] = ( \C0|next_state [2] & ( \C0|Mux3~1_combout  ) ) # ( !\C0|next_state [2] & ( \C0|Mux3~1_combout  & ( \C0|Mux1~0_combout  ) ) ) # ( \C0|next_state [2] & ( !\C0|Mux3~1_combout  & ( !\C0|Mux1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\C0|next_state [2]),
	.dataf(!\C0|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|next_state [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|next_state[2] .extended_lut = "off";
defparam \C0|next_state[2] .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \C0|next_state[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N18
cyclonev_lcell_comb \C0|current_state~2 (
// Equation(s):
// \C0|current_state~2_combout  = ( \D0|detectpress~q  & ( \C0|next_state [2] ) ) # ( !\D0|detectpress~q  & ( \C0|next_state [2] & ( !\D0|fail~q  ) ) ) # ( \D0|detectpress~q  & ( !\C0|next_state [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|fail~q ),
	.datad(gnd),
	.datae(!\D0|detectpress~q ),
	.dataf(!\C0|next_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~2 .extended_lut = "off";
defparam \C0|current_state~2 .lut_mask = 64'h0000FFFFF0F0FFFF;
defparam \C0|current_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N17
dffeas \C0|current_state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\C0|current_state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state[2] .is_wysiwyg = "true";
defparam \C0|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N9
cyclonev_lcell_comb \C0|Mux1~0 (
// Equation(s):
// \C0|Mux1~0_combout  = ( \C0|current_state [3] & ( !\C0|current_state [4] ) ) # ( !\C0|current_state [3] & ( (!\C0|current_state [2]) # (!\C0|current_state [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state [2]),
	.datad(!\C0|current_state [4]),
	.datae(gnd),
	.dataf(!\C0|current_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux1~0 .extended_lut = "off";
defparam \C0|Mux1~0 .lut_mask = 64'hFFF0FFF0FF00FF00;
defparam \C0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N30
cyclonev_lcell_comb \D0|Add13~9 (
// Equation(s):
// \D0|Add13~9_sumout  = SUM(( \D0|counter [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add13~10  = CARRY(( \D0|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add13~9_sumout ),
	.cout(\D0|Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add13~9 .extended_lut = "off";
defparam \D0|Add13~9 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N30
cyclonev_lcell_comb \C0|Decoder0~10 (
// Equation(s):
// \C0|Decoder0~10_combout  = ( !\C0|current_state [2] & ( (!\C0|current_state [4] & (!\C0|current_state [1] & (\C0|current_state [3] & \C0|current_state [0]))) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\C0|current_state [1]),
	.datac(!\C0|current_state [3]),
	.datad(!\C0|current_state [0]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~10 .extended_lut = "off";
defparam \C0|Decoder0~10 .lut_mask = 64'h0008000800000000;
defparam \C0|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N32
dffeas \C0|countsig (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|countsig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|countsig .is_wysiwyg = "true";
defparam \C0|countsig .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N24
cyclonev_lcell_comb \D0|counter[4]~0 (
// Equation(s):
// \D0|counter[4]~0_combout  = ( \D0|counter [8] & ( \KEY[0]~input_o  ) ) # ( !\D0|counter [8] & ( \KEY[0]~input_o  & ( !\C0|countsig~q  ) ) ) # ( \D0|counter [8] & ( !\KEY[0]~input_o  ) ) # ( !\D0|counter [8] & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\C0|countsig~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|counter [8]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter[4]~0 .extended_lut = "off";
defparam \D0|counter[4]~0 .lut_mask = 64'hFFFFFFFFCCCCFFFF;
defparam \D0|counter[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \D0|drawing~1 (
// Equation(s):
// \D0|drawing~1_combout  = ( \C0|countsig~q  & ( !\D0|counter [8] ) )

	.dataa(gnd),
	.datab(!\D0|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\C0|countsig~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawing~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawing~1 .extended_lut = "off";
defparam \D0|drawing~1 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \D0|drawing~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N27
cyclonev_lcell_comb \D0|counter[8]~1 (
// Equation(s):
// \D0|counter[8]~1_combout  = ( \D0|write~0_combout  & ( (!\C0|waiting~q  & ((!\KEY[0]~input_o ) # ((!\D0|counter3[8]~1_combout ) # (\D0|drawing~1_combout )))) ) ) # ( !\D0|write~0_combout  & ( (!\KEY[0]~input_o  & !\C0|waiting~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D0|drawing~1_combout ),
	.datac(!\C0|waiting~q ),
	.datad(!\D0|counter3[8]~1_combout ),
	.datae(gnd),
	.dataf(!\D0|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter[8]~1 .extended_lut = "off";
defparam \D0|counter[8]~1 .lut_mask = 64'hA0A0A0A0F0B0F0B0;
defparam \D0|counter[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N31
dffeas \D0|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add13~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter[4]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter[0] .is_wysiwyg = "true";
defparam \D0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N33
cyclonev_lcell_comb \D0|Add13~13 (
// Equation(s):
// \D0|Add13~13_sumout  = SUM(( \D0|counter [1] ) + ( GND ) + ( \D0|Add13~10  ))
// \D0|Add13~14  = CARRY(( \D0|counter [1] ) + ( GND ) + ( \D0|Add13~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add13~13_sumout ),
	.cout(\D0|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add13~13 .extended_lut = "off";
defparam \D0|Add13~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N34
dffeas \D0|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add13~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter[4]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter[1] .is_wysiwyg = "true";
defparam \D0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N36
cyclonev_lcell_comb \D0|Add13~17 (
// Equation(s):
// \D0|Add13~17_sumout  = SUM(( \D0|counter [2] ) + ( GND ) + ( \D0|Add13~14  ))
// \D0|Add13~18  = CARRY(( \D0|counter [2] ) + ( GND ) + ( \D0|Add13~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add13~17_sumout ),
	.cout(\D0|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add13~17 .extended_lut = "off";
defparam \D0|Add13~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N38
dffeas \D0|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add13~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter[4]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter[2] .is_wysiwyg = "true";
defparam \D0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N39
cyclonev_lcell_comb \D0|Add13~21 (
// Equation(s):
// \D0|Add13~21_sumout  = SUM(( \D0|counter [3] ) + ( GND ) + ( \D0|Add13~18  ))
// \D0|Add13~22  = CARRY(( \D0|counter [3] ) + ( GND ) + ( \D0|Add13~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add13~21_sumout ),
	.cout(\D0|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add13~21 .extended_lut = "off";
defparam \D0|Add13~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N40
dffeas \D0|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add13~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter[4]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter[3] .is_wysiwyg = "true";
defparam \D0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N42
cyclonev_lcell_comb \D0|Add13~33 (
// Equation(s):
// \D0|Add13~33_sumout  = SUM(( \D0|counter [4] ) + ( GND ) + ( \D0|Add13~22  ))
// \D0|Add13~34  = CARRY(( \D0|counter [4] ) + ( GND ) + ( \D0|Add13~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add13~33_sumout ),
	.cout(\D0|Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add13~33 .extended_lut = "off";
defparam \D0|Add13~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N44
dffeas \D0|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add13~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter[4]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter[4] .is_wysiwyg = "true";
defparam \D0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N45
cyclonev_lcell_comb \D0|Add13~29 (
// Equation(s):
// \D0|Add13~29_sumout  = SUM(( \D0|counter [5] ) + ( GND ) + ( \D0|Add13~34  ))
// \D0|Add13~30  = CARRY(( \D0|counter [5] ) + ( GND ) + ( \D0|Add13~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add13~29_sumout ),
	.cout(\D0|Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add13~29 .extended_lut = "off";
defparam \D0|Add13~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N47
dffeas \D0|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add13~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter[4]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter[5] .is_wysiwyg = "true";
defparam \D0|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N48
cyclonev_lcell_comb \D0|Add13~25 (
// Equation(s):
// \D0|Add13~25_sumout  = SUM(( \D0|counter [6] ) + ( GND ) + ( \D0|Add13~30  ))
// \D0|Add13~26  = CARRY(( \D0|counter [6] ) + ( GND ) + ( \D0|Add13~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add13~25_sumout ),
	.cout(\D0|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add13~25 .extended_lut = "off";
defparam \D0|Add13~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N50
dffeas \D0|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add13~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter[4]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter[6] .is_wysiwyg = "true";
defparam \D0|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N51
cyclonev_lcell_comb \D0|Add13~5 (
// Equation(s):
// \D0|Add13~5_sumout  = SUM(( \D0|counter [7] ) + ( GND ) + ( \D0|Add13~26  ))
// \D0|Add13~6  = CARRY(( \D0|counter [7] ) + ( GND ) + ( \D0|Add13~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add13~5_sumout ),
	.cout(\D0|Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add13~5 .extended_lut = "off";
defparam \D0|Add13~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N53
dffeas \D0|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add13~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter[4]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter[7] .is_wysiwyg = "true";
defparam \D0|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N54
cyclonev_lcell_comb \D0|Add13~1 (
// Equation(s):
// \D0|Add13~1_sumout  = SUM(( \D0|counter [8] ) + ( GND ) + ( \D0|Add13~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add13~1 .extended_lut = "off";
defparam \D0|Add13~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N56
dffeas \D0|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add13~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter[4]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter[8] .is_wysiwyg = "true";
defparam \D0|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N30
cyclonev_lcell_comb \D0|drawing~0 (
// Equation(s):
// \D0|drawing~0_combout  = ( \D0|drawing~q  & ( \C0|countsig~q  & ( (!\D0|counter [8]) # (((!\D0|donestartpg~q ) # (\C0|drawstartpg~q )) # (\C0|gameoversig~q )) ) ) ) # ( !\D0|drawing~q  & ( \C0|countsig~q  & ( (!\D0|counter [8] & (!\C0|gameoversig~q  & 
// (!\C0|drawstartpg~q  & \D0|donestartpg~q ))) ) ) ) # ( \D0|drawing~q  & ( !\C0|countsig~q  ) )

	.dataa(!\D0|counter [8]),
	.datab(!\C0|gameoversig~q ),
	.datac(!\C0|drawstartpg~q ),
	.datad(!\D0|donestartpg~q ),
	.datae(!\D0|drawing~q ),
	.dataf(!\C0|countsig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawing~0 .extended_lut = "off";
defparam \D0|drawing~0 .lut_mask = 64'h0000FFFF0080FFBF;
defparam \D0|drawing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N32
dffeas \D0|drawing (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|drawing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(!\C0|waiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|drawing .is_wysiwyg = "true";
defparam \D0|drawing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N27
cyclonev_lcell_comb \C0|Mux0~3 (
// Equation(s):
// \C0|Mux0~3_combout  = ( \D0|donestartpg~q  & ( (!\C0|current_state [3] & (((!\C0|current_state [0])))) # (\C0|current_state [3] & ((!\C0|current_state [0] & ((!\D0|drawing~q ))) # (\C0|current_state [0] & (!\C0|u0|Enable~q )))) ) ) # ( !\D0|donestartpg~q  
// & ( (\C0|current_state [3] & ((!\C0|current_state [0] & ((!\D0|drawing~q ))) # (\C0|current_state [0] & (!\C0|u0|Enable~q )))) ) )

	.dataa(!\C0|u0|Enable~q ),
	.datab(!\C0|current_state [3]),
	.datac(!\D0|drawing~q ),
	.datad(!\C0|current_state [0]),
	.datae(gnd),
	.dataf(!\D0|donestartpg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux0~3 .extended_lut = "off";
defparam \C0|Mux0~3 .lut_mask = 64'h30223022FC22FC22;
defparam \C0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N42
cyclonev_lcell_comb \C0|Mux2~0 (
// Equation(s):
// \C0|Mux2~0_combout  = ( !\C0|current_state [2] & ( (!\C0|current_state [1] & (\C0|current_state [0] & (((!\C0|current_state [4]))))) # (\C0|current_state [1] & (((!\C0|current_state [4] & (\C0|Mux0~3_combout )) # (\C0|current_state [4] & 
// ((!\C0|current_state [3])))))) ) ) # ( \C0|current_state [2] & ( (!\C0|current_state [4] & ((!\C0|current_state [0] & (\C0|current_state [1] & (!\D0|drawingtarg~q  & !\C0|current_state [3]))) # (\C0|current_state [0] & (!\C0|current_state [1] $ 
// (((\C0|current_state [3]))))))) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [1]),
	.datac(!\D0|drawingtarg~q ),
	.datad(!\C0|current_state [4]),
	.datae(!\C0|current_state [2]),
	.dataf(!\C0|current_state [3]),
	.datag(!\C0|Mux0~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux2~0 .extended_lut = "on";
defparam \C0|Mux2~0 .lut_mask = 64'h4733640047001100;
defparam \C0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N24
cyclonev_lcell_comb \C0|next_state[1] (
// Equation(s):
// \C0|next_state [1] = ( \C0|Mux2~0_combout  & ( (\C0|Mux1~0_combout ) # (\C0|next_state [1]) ) ) # ( !\C0|Mux2~0_combout  & ( (\C0|next_state [1] & !\C0|Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|next_state [1]),
	.datad(!\C0|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\C0|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|next_state [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|next_state[1] .extended_lut = "off";
defparam \C0|next_state[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \C0|next_state[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N21
cyclonev_lcell_comb \C0|current_state~1 (
// Equation(s):
// \C0|current_state~1_combout  = ( \D0|detectpress~q  & ( \C0|next_state [1] ) ) # ( !\D0|detectpress~q  & ( \C0|next_state [1] & ( !\D0|fail~q  ) ) ) # ( \D0|detectpress~q  & ( !\C0|next_state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|fail~q ),
	.datad(gnd),
	.datae(!\D0|detectpress~q ),
	.dataf(!\C0|next_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~1 .extended_lut = "off";
defparam \C0|current_state~1 .lut_mask = 64'h0000FFFFF0F0FFFF;
defparam \C0|current_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N41
dffeas \C0|current_state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\C0|current_state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state[1] .is_wysiwyg = "true";
defparam \C0|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N6
cyclonev_lcell_comb \C0|Decoder0~3 (
// Equation(s):
// \C0|Decoder0~3_combout  = ( !\C0|current_state [2] & ( (!\C0|current_state [4] & (\C0|current_state [0] & (!\C0|current_state [3] & !\C0|current_state [1]))) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|current_state [3]),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~3 .extended_lut = "off";
defparam \C0|Decoder0~3 .lut_mask = 64'h2000200000000000;
defparam \C0|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N8
dffeas \C0|drawstartpg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|drawstartpg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|drawstartpg .is_wysiwyg = "true";
defparam \C0|drawstartpg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N30
cyclonev_lcell_comb \D0|Add4~9 (
// Equation(s):
// \D0|Add4~9_sumout  = SUM(( \D0|counter2 [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add4~10  = CARRY(( \D0|counter2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add4~9_sumout ),
	.cout(\D0|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add4~9 .extended_lut = "off";
defparam \D0|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N33
cyclonev_lcell_comb \C0|Decoder0~11 (
// Equation(s):
// \C0|Decoder0~11_combout  = ( \C0|current_state [2] & ( (!\C0|current_state [4] & (!\C0|current_state [1] & (\C0|current_state [3] & !\C0|current_state [0]))) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\C0|current_state [1]),
	.datac(!\C0|current_state [3]),
	.datad(!\C0|current_state [0]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~11 .extended_lut = "off";
defparam \C0|Decoder0~11 .lut_mask = 64'h0000000008000800;
defparam \C0|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N35
dffeas \C0|erasesig (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|erasesig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|erasesig .is_wysiwyg = "true";
defparam \C0|erasesig .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N24
cyclonev_lcell_comb \D0|counter2[7]~0 (
// Equation(s):
// \D0|counter2[7]~0_combout  = ( \C0|erasesig~q  & ( (!\KEY[0]~input_o ) # (\D0|counter2 [8]) ) ) # ( !\C0|erasesig~q  )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|counter2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|erasesig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter2[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter2[7]~0 .extended_lut = "off";
defparam \D0|counter2[7]~0 .lut_mask = 64'hFFFFFFFFCFCFCFCF;
defparam \D0|counter2[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N33
cyclonev_lcell_comb \D0|erasing~1 (
// Equation(s):
// \D0|erasing~1_combout  = ( \C0|erasesig~q  & ( !\D0|counter2 [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|erasesig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|erasing~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|erasing~1 .extended_lut = "off";
defparam \D0|erasing~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \D0|erasing~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N27
cyclonev_lcell_comb \D0|counter2[8]~1 (
// Equation(s):
// \D0|counter2[8]~1_combout  = ( !\C0|waiting~q  & ( (!\KEY[0]~input_o ) # ((\D0|write~0_combout  & ((!\D0|counter3[8]~1_combout ) # (\D0|erasing~1_combout )))) ) )

	.dataa(!\D0|write~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|counter3[8]~1_combout ),
	.datad(!\D0|erasing~1_combout ),
	.datae(gnd),
	.dataf(!\C0|waiting~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter2[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter2[8]~1 .extended_lut = "off";
defparam \D0|counter2[8]~1 .lut_mask = 64'hDCDDDCDD00000000;
defparam \D0|counter2[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N31
dffeas \D0|counter2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter2[7]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter2[0] .is_wysiwyg = "true";
defparam \D0|counter2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N33
cyclonev_lcell_comb \D0|Add4~13 (
// Equation(s):
// \D0|Add4~13_sumout  = SUM(( \D0|counter2 [1] ) + ( GND ) + ( \D0|Add4~10  ))
// \D0|Add4~14  = CARRY(( \D0|counter2 [1] ) + ( GND ) + ( \D0|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add4~13_sumout ),
	.cout(\D0|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add4~13 .extended_lut = "off";
defparam \D0|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N35
dffeas \D0|counter2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter2[7]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter2[1] .is_wysiwyg = "true";
defparam \D0|counter2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N36
cyclonev_lcell_comb \D0|Add4~17 (
// Equation(s):
// \D0|Add4~17_sumout  = SUM(( \D0|counter2 [2] ) + ( GND ) + ( \D0|Add4~14  ))
// \D0|Add4~18  = CARRY(( \D0|counter2 [2] ) + ( GND ) + ( \D0|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add4~17_sumout ),
	.cout(\D0|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add4~17 .extended_lut = "off";
defparam \D0|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N38
dffeas \D0|counter2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter2[7]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter2[2] .is_wysiwyg = "true";
defparam \D0|counter2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N39
cyclonev_lcell_comb \D0|Add4~21 (
// Equation(s):
// \D0|Add4~21_sumout  = SUM(( \D0|counter2 [3] ) + ( GND ) + ( \D0|Add4~18  ))
// \D0|Add4~22  = CARRY(( \D0|counter2 [3] ) + ( GND ) + ( \D0|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add4~21_sumout ),
	.cout(\D0|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add4~21 .extended_lut = "off";
defparam \D0|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N41
dffeas \D0|counter2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter2[7]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter2[3] .is_wysiwyg = "true";
defparam \D0|counter2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N42
cyclonev_lcell_comb \D0|Add4~33 (
// Equation(s):
// \D0|Add4~33_sumout  = SUM(( \D0|counter2 [4] ) + ( GND ) + ( \D0|Add4~22  ))
// \D0|Add4~34  = CARRY(( \D0|counter2 [4] ) + ( GND ) + ( \D0|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add4~33_sumout ),
	.cout(\D0|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add4~33 .extended_lut = "off";
defparam \D0|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N44
dffeas \D0|counter2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter2[7]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter2[4] .is_wysiwyg = "true";
defparam \D0|counter2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N45
cyclonev_lcell_comb \D0|Add4~29 (
// Equation(s):
// \D0|Add4~29_sumout  = SUM(( \D0|counter2 [5] ) + ( GND ) + ( \D0|Add4~34  ))
// \D0|Add4~30  = CARRY(( \D0|counter2 [5] ) + ( GND ) + ( \D0|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add4~29_sumout ),
	.cout(\D0|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add4~29 .extended_lut = "off";
defparam \D0|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N47
dffeas \D0|counter2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter2[7]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter2[5] .is_wysiwyg = "true";
defparam \D0|counter2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N48
cyclonev_lcell_comb \D0|Add4~25 (
// Equation(s):
// \D0|Add4~25_sumout  = SUM(( \D0|counter2 [6] ) + ( GND ) + ( \D0|Add4~30  ))
// \D0|Add4~26  = CARRY(( \D0|counter2 [6] ) + ( GND ) + ( \D0|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add4~25_sumout ),
	.cout(\D0|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add4~25 .extended_lut = "off";
defparam \D0|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N50
dffeas \D0|counter2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter2[7]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter2[6] .is_wysiwyg = "true";
defparam \D0|counter2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N51
cyclonev_lcell_comb \D0|Add4~5 (
// Equation(s):
// \D0|Add4~5_sumout  = SUM(( \D0|counter2 [7] ) + ( GND ) + ( \D0|Add4~26  ))
// \D0|Add4~6  = CARRY(( \D0|counter2 [7] ) + ( GND ) + ( \D0|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add4~5_sumout ),
	.cout(\D0|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add4~5 .extended_lut = "off";
defparam \D0|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N52
dffeas \D0|counter2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter2[7]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter2[7] .is_wysiwyg = "true";
defparam \D0|counter2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N54
cyclonev_lcell_comb \D0|Add4~1 (
// Equation(s):
// \D0|Add4~1_sumout  = SUM(( \D0|counter2 [8] ) + ( GND ) + ( \D0|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add4~1 .extended_lut = "off";
defparam \D0|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N56
dffeas \D0|counter2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|counter2[7]~0_combout ),
	.sload(gnd),
	.ena(\D0|counter2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter2[8] .is_wysiwyg = "true";
defparam \D0|counter2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N12
cyclonev_lcell_comb \D0|erasing~0 (
// Equation(s):
// \D0|erasing~0_combout  = ( \D0|erasing~q  & ( \C0|erasesig~q  & ( ((!\D0|donestartpg~q ) # ((!\D0|counter2 [8]) # (\C0|gameoversig~q ))) # (\C0|drawstartpg~q ) ) ) ) # ( !\D0|erasing~q  & ( \C0|erasesig~q  & ( (!\C0|drawstartpg~q  & (\D0|donestartpg~q  & 
// (!\C0|gameoversig~q  & !\D0|counter2 [8]))) ) ) ) # ( \D0|erasing~q  & ( !\C0|erasesig~q  ) )

	.dataa(!\C0|drawstartpg~q ),
	.datab(!\D0|donestartpg~q ),
	.datac(!\C0|gameoversig~q ),
	.datad(!\D0|counter2 [8]),
	.datae(!\D0|erasing~q ),
	.dataf(!\C0|erasesig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|erasing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|erasing~0 .extended_lut = "off";
defparam \D0|erasing~0 .lut_mask = 64'h0000FFFF2000FFDF;
defparam \D0|erasing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N13
dffeas \D0|erasing (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|erasing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(!\C0|waiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|erasing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|erasing .is_wysiwyg = "true";
defparam \D0|erasing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N36
cyclonev_lcell_comb \C0|Mux4~0 (
// Equation(s):
// \C0|Mux4~0_combout  = ( !\C0|current_state [4] & ( \C0|current_state [2] & ( (!\C0|current_state [1] & (\C0|current_state [3] & ((!\C0|current_state [0]) # (\D0|erasing~q )))) # (\C0|current_state [1] & (((\C0|current_state [0])))) ) ) ) # ( 
// \C0|current_state [4] & ( !\C0|current_state [2] & ( (!\C0|current_state [1] & (!\C0|current_state [0] & !\C0|current_state [3])) ) ) ) # ( !\C0|current_state [4] & ( !\C0|current_state [2] & ( \C0|current_state [3] ) ) )

	.dataa(!\D0|erasing~q ),
	.datab(!\C0|current_state [1]),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|current_state [3]),
	.datae(!\C0|current_state [4]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux4~0 .extended_lut = "off";
defparam \C0|Mux4~0 .lut_mask = 64'h00FFC00003C70000;
defparam \C0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N12
cyclonev_lcell_comb \C0|next_state[3] (
// Equation(s):
// \C0|next_state [3] = (!\C0|Mux1~0_combout  & ((\C0|next_state [3]))) # (\C0|Mux1~0_combout  & (\C0|Mux4~0_combout ))

	.dataa(gnd),
	.datab(!\C0|Mux4~0_combout ),
	.datac(!\C0|next_state [3]),
	.datad(!\C0|Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|next_state [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|next_state[3] .extended_lut = "off";
defparam \C0|next_state[3] .lut_mask = 64'h0F330F330F330F33;
defparam \C0|next_state[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N6
cyclonev_lcell_comb \C0|current_state~3 (
// Equation(s):
// \C0|current_state~3_combout  = ( \C0|next_state [3] & ( (!\D0|fail~q ) # (\D0|detectpress~q ) ) ) # ( !\C0|next_state [3] & ( \D0|detectpress~q  ) )

	.dataa(gnd),
	.datab(!\D0|detectpress~q ),
	.datac(gnd),
	.datad(!\D0|fail~q ),
	.datae(gnd),
	.dataf(!\C0|next_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~3 .extended_lut = "off";
defparam \C0|current_state~3 .lut_mask = 64'h33333333FF33FF33;
defparam \C0|current_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N8
dffeas \C0|current_state[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state[3] .is_wysiwyg = "true";
defparam \C0|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N12
cyclonev_lcell_comb \C0|Decoder0~2 (
// Equation(s):
// \C0|Decoder0~2_combout  = ( !\C0|current_state [2] & ( (!\C0|current_state [4] & (!\C0|current_state [3] & (!\C0|current_state [0] & !\C0|current_state [1]))) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\C0|current_state [3]),
	.datac(!\C0|current_state [0]),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~2 .extended_lut = "off";
defparam \C0|Decoder0~2 .lut_mask = 64'h8000800000000000;
defparam \C0|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N14
dffeas \C0|waiting (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|waiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|waiting .is_wysiwyg = "true";
defparam \C0|waiting .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N30
cyclonev_lcell_comb \C0|Decoder0~7 (
// Equation(s):
// \C0|Decoder0~7_combout  = ( !\C0|current_state [3] & ( \C0|current_state [2] & ( (!\C0|current_state [0] & (!\C0|current_state [4] & !\C0|current_state [1])) ) ) )

	.dataa(gnd),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|current_state [4]),
	.datad(!\C0|current_state [1]),
	.datae(!\C0|current_state [3]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~7 .extended_lut = "off";
defparam \C0|Decoder0~7 .lut_mask = 64'h00000000C0000000;
defparam \C0|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N31
dffeas \C0|ld_values (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|ld_values~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|ld_values .is_wysiwyg = "true";
defparam \C0|ld_values .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N36
cyclonev_lcell_comb \D0|xcoord[3]~0 (
// Equation(s):
// \D0|xcoord[3]~0_combout  = ( \C0|gameoversig~q  & ( \C0|ld_values~q  & ( (!\KEY[0]~input_o  & !\C0|waiting~q ) ) ) ) # ( !\C0|gameoversig~q  & ( \C0|ld_values~q  & ( (!\C0|waiting~q  & ((!\KEY[0]~input_o ) # ((!\C0|drawstartpg~q  & \D0|donestartpg~q )))) 
// ) ) ) # ( \C0|gameoversig~q  & ( !\C0|ld_values~q  & ( (!\KEY[0]~input_o  & !\C0|waiting~q ) ) ) ) # ( !\C0|gameoversig~q  & ( !\C0|ld_values~q  & ( (!\KEY[0]~input_o  & !\C0|waiting~q ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|waiting~q ),
	.datac(!\C0|drawstartpg~q ),
	.datad(!\D0|donestartpg~q ),
	.datae(!\C0|gameoversig~q ),
	.dataf(!\C0|ld_values~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xcoord[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xcoord[3]~0 .extended_lut = "off";
defparam \D0|xcoord[3]~0 .lut_mask = 64'h8888888888C88888;
defparam \D0|xcoord[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y15_N44
dffeas \D0|xcoord[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xcoord [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xcoord[4] .is_wysiwyg = "true";
defparam \D0|xcoord[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N48
cyclonev_lcell_comb \D0|always0~0 (
// Equation(s):
// \D0|always0~0_combout  = ( \D0|xcoord [0] & ( \D0|xcoord [4] & ( (!\D0|xcoord [2]) # (!\D0|xcoord [3]) ) ) ) # ( !\D0|xcoord [0] & ( \D0|xcoord [4] & ( (!\D0|xcoord [2]) # ((!\D0|xcoord [3]) # (!\D0|xcoord [1])) ) ) ) # ( \D0|xcoord [0] & ( !\D0|xcoord 
// [4] & ( (\D0|xcoord [2] & \D0|xcoord [3]) ) ) ) # ( !\D0|xcoord [0] & ( !\D0|xcoord [4] & ( (\D0|xcoord [2] & (\D0|xcoord [3] & \D0|xcoord [1])) ) ) )

	.dataa(!\D0|xcoord [2]),
	.datab(!\D0|xcoord [3]),
	.datac(!\D0|xcoord [1]),
	.datad(gnd),
	.datae(!\D0|xcoord [0]),
	.dataf(!\D0|xcoord [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|always0~0 .extended_lut = "off";
defparam \D0|always0~0 .lut_mask = 64'h01011111FEFEEEEE;
defparam \D0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N48
cyclonev_lcell_comb \D0|fail~0 (
// Equation(s):
// \D0|fail~0_combout  = ( \D0|fail~q  & ( \D0|always0~1_combout  ) ) # ( !\D0|fail~q  & ( \D0|always0~1_combout  & ( (\D0|write~0_combout  & ((!\KEY[1]~input_o  & (!\D0|always0~0_combout )) # (\KEY[1]~input_o  & ((\C0|buttonsig~q ))))) ) ) ) # ( \D0|fail~q  
// & ( !\D0|always0~1_combout  ) ) # ( !\D0|fail~q  & ( !\D0|always0~1_combout  & ( (\D0|write~0_combout  & ((!\KEY[1]~input_o ) # (\C0|buttonsig~q ))) ) ) )

	.dataa(!\D0|always0~0_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\C0|buttonsig~q ),
	.datad(!\D0|write~0_combout ),
	.datae(!\D0|fail~q ),
	.dataf(!\D0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|fail~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|fail~0 .extended_lut = "off";
defparam \D0|fail~0 .lut_mask = 64'h00CFFFFF008BFFFF;
defparam \D0|fail~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N50
dffeas \D0|fail (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|fail~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|waiting~q ),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|fail~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|fail .is_wysiwyg = "true";
defparam \D0|fail .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N18
cyclonev_lcell_comb \C0|Mux5~0 (
// Equation(s):
// \C0|Mux5~0_combout  = ( !\C0|current_state [4] & ( (!\C0|current_state [0] & (\C0|current_state [1] & (\C0|current_state [2] & ((!\D0|drawingtarg~q ) # (\C0|current_state [3]))))) ) ) # ( \C0|current_state [4] & ( (!\C0|current_state [2] & 
// ((!\C0|current_state [0] & (((\C0|current_state [1])))) # (\C0|current_state [0] & ((!\C0|current_state [1] & (!\C0|current_state [3])) # (\C0|current_state [1] & ((\D0|drawingtarg2~q ))))))) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [3]),
	.datac(!\D0|drawingtarg2~q ),
	.datad(!\C0|current_state [1]),
	.datae(!\C0|current_state [4]),
	.dataf(!\C0|current_state [2]),
	.datag(!\D0|drawingtarg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux5~0 .extended_lut = "on";
defparam \C0|Mux5~0 .lut_mask = 64'h000044AF00A20000;
defparam \C0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N3
cyclonev_lcell_comb \C0|next_state[4] (
// Equation(s):
// \C0|next_state [4] = ( \C0|Mux5~0_combout  & ( (\C0|next_state [4]) # (\C0|Mux1~0_combout ) ) ) # ( !\C0|Mux5~0_combout  & ( (!\C0|Mux1~0_combout  & \C0|next_state [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|Mux1~0_combout ),
	.datad(!\C0|next_state [4]),
	.datae(gnd),
	.dataf(!\C0|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|next_state [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|next_state[4] .extended_lut = "off";
defparam \C0|next_state[4] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \C0|next_state[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N6
cyclonev_lcell_comb \C0|current_state~4 (
// Equation(s):
// \C0|current_state~4_combout  = ( \C0|next_state [4] & ( (!\D0|detectpress~q  & \KEY[0]~input_o ) ) ) # ( !\C0|next_state [4] & ( (!\D0|detectpress~q  & (\D0|fail~q  & \KEY[0]~input_o )) ) )

	.dataa(!\D0|detectpress~q ),
	.datab(!\D0|fail~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|next_state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~4 .extended_lut = "off";
defparam \C0|current_state~4 .lut_mask = 64'h020202020A0A0A0A;
defparam \C0|current_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N38
dffeas \C0|current_state[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\C0|current_state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state[4] .is_wysiwyg = "true";
defparam \C0|current_state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N36
cyclonev_lcell_comb \C0|Decoder0~12 (
// Equation(s):
// \C0|Decoder0~12_combout  = ( !\C0|current_state [2] & ( (!\C0|current_state [4] & (!\C0|current_state [0] & (\C0|current_state [3] & !\C0|current_state [1]))) ) )

	.dataa(!\C0|current_state [4]),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|current_state [3]),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~12 .extended_lut = "off";
defparam \C0|Decoder0~12 .lut_mask = 64'h0800080000000000;
defparam \C0|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N38
dffeas \C0|enablemove (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|enablemove~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|enablemove .is_wysiwyg = "true";
defparam \C0|enablemove .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N42
cyclonev_lcell_comb \D0|x[3]~3 (
// Equation(s):
// \D0|x[3]~3_combout  = ( \C0|start~q  & ( \KEY[0]~input_o  & ( (\D0|write~0_combout  & !\C0|waiting~q ) ) ) ) # ( !\C0|start~q  & ( \KEY[0]~input_o  & ( (\C0|enablemove~q  & (!\D0|x[5]~0_combout  & (\D0|write~0_combout  & !\C0|waiting~q ))) ) ) ) # ( 
// \C0|start~q  & ( !\KEY[0]~input_o  & ( !\C0|waiting~q  ) ) ) # ( !\C0|start~q  & ( !\KEY[0]~input_o  & ( !\C0|waiting~q  ) ) )

	.dataa(!\C0|enablemove~q ),
	.datab(!\D0|x[5]~0_combout ),
	.datac(!\D0|write~0_combout ),
	.datad(!\C0|waiting~q ),
	.datae(!\C0|start~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[3]~3 .extended_lut = "off";
defparam \D0|x[3]~3 .lut_mask = 64'hFF00FF0004000F00;
defparam \D0|x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N50
dffeas \D0|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[0]~feeder_combout ),
	.asdata(\D0|Add9~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[0] .is_wysiwyg = "true";
defparam \D0|x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N59
dffeas \D0|xcoord[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xcoord [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xcoord[0] .is_wysiwyg = "true";
defparam \D0|xcoord[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N3
cyclonev_lcell_comb \D0|Add9~13 (
// Equation(s):
// \D0|Add9~13_sumout  = SUM(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [1] ) + ( \D0|Add9~18  ))
// \D0|Add9~14  = CARRY(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [1] ) + ( \D0|Add9~18  ))

	.dataa(!\D0|ymove.10~q ),
	.datab(gnd),
	.datac(!\D0|xmove.00~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|xcoord [1]),
	.datag(gnd),
	.cin(\D0|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add9~13_sumout ),
	.cout(\D0|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add9~13 .extended_lut = "off";
defparam \D0|Add9~13 .lut_mask = 64'h0000FF0000005050;
defparam \D0|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N35
dffeas \D0|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[1]~feeder_combout ),
	.asdata(\D0|Add9~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[1] .is_wysiwyg = "true";
defparam \D0|x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N35
dffeas \D0|xcoord[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xcoord [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xcoord[1] .is_wysiwyg = "true";
defparam \D0|xcoord[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N6
cyclonev_lcell_comb \D0|Add9~9 (
// Equation(s):
// \D0|Add9~9_sumout  = SUM(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [2] ) + ( \D0|Add9~14  ))
// \D0|Add9~10  = CARRY(( (\D0|ymove.10~q  & !\D0|xmove.00~q ) ) + ( \D0|xcoord [2] ) + ( \D0|Add9~14  ))

	.dataa(!\D0|ymove.10~q ),
	.datab(gnd),
	.datac(!\D0|xcoord [2]),
	.datad(!\D0|xmove.00~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add9~9_sumout ),
	.cout(\D0|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add9~9 .extended_lut = "off";
defparam \D0|Add9~9 .lut_mask = 64'h0000F0F000005500;
defparam \D0|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N32
dffeas \D0|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[2]~feeder_combout ),
	.asdata(\D0|Add9~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[2] .is_wysiwyg = "true";
defparam \D0|x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N38
dffeas \D0|xcoord[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xcoord [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xcoord[2] .is_wysiwyg = "true";
defparam \D0|xcoord[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N41
dffeas \D0|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[3]~feeder_combout ),
	.asdata(\D0|Add9~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[3] .is_wysiwyg = "true";
defparam \D0|x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N41
dffeas \D0|xcoord[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xcoord [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xcoord[3] .is_wysiwyg = "true";
defparam \D0|xcoord[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N30
cyclonev_lcell_comb \D0|Equal4~1 (
// Equation(s):
// \D0|Equal4~1_combout  = ( !\D0|xcoord [5] & ( (!\D0|xcoord [3] & (!\D0|xcoord [6] & !\D0|xcoord [0])) ) )

	.dataa(gnd),
	.datab(!\D0|xcoord [3]),
	.datac(!\D0|xcoord [6]),
	.datad(!\D0|xcoord [0]),
	.datae(gnd),
	.dataf(!\D0|xcoord [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal4~1 .extended_lut = "off";
defparam \D0|Equal4~1 .lut_mask = 64'hC000C00000000000;
defparam \D0|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N3
cyclonev_lcell_comb \D0|Add10~17 (
// Equation(s):
// \D0|Add10~17_sumout  = SUM(( \D0|ycoord [1] ) + ( (!\D0|ymove.00~q  & \D0|xmove.10~q ) ) + ( \D0|Add10~2  ))
// \D0|Add10~18  = CARRY(( \D0|ycoord [1] ) + ( (!\D0|ymove.00~q  & \D0|xmove.10~q ) ) + ( \D0|Add10~2  ))

	.dataa(!\D0|ymove.00~q ),
	.datab(!\D0|ycoord [1]),
	.datac(!\D0|xmove.10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~17_sumout ),
	.cout(\D0|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~17 .extended_lut = "off";
defparam \D0|Add10~17 .lut_mask = 64'h0000F5F500003333;
defparam \D0|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N5
dffeas \D0|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~17_sumout ),
	.asdata(\D0|ycoord [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[1] .is_wysiwyg = "true";
defparam \D0|y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N5
dffeas \D0|ycoord[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ycoord [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ycoord[1] .is_wysiwyg = "true";
defparam \D0|ycoord[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N6
cyclonev_lcell_comb \D0|Add10~21 (
// Equation(s):
// \D0|Add10~21_sumout  = SUM(( \D0|ycoord [2] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~18  ))
// \D0|Add10~22  = CARRY(( \D0|ycoord [2] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~18  ))

	.dataa(gnd),
	.datab(!\D0|xmove.10~q ),
	.datac(!\D0|ymove.00~q ),
	.datad(!\D0|ycoord [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~21_sumout ),
	.cout(\D0|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~21 .extended_lut = "off";
defparam \D0|Add10~21 .lut_mask = 64'h0000CFCF000000FF;
defparam \D0|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N9
cyclonev_lcell_comb \D0|Add10~13 (
// Equation(s):
// \D0|Add10~13_sumout  = SUM(( \D0|ycoord [3] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~22  ))
// \D0|Add10~14  = CARRY(( \D0|ycoord [3] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~22  ))

	.dataa(gnd),
	.datab(!\D0|xmove.10~q ),
	.datac(gnd),
	.datad(!\D0|ycoord [3]),
	.datae(gnd),
	.dataf(!\D0|ymove.00~q ),
	.datag(gnd),
	.cin(\D0|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~13_sumout ),
	.cout(\D0|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~13 .extended_lut = "off";
defparam \D0|Add10~13 .lut_mask = 64'h0000CCFF000000FF;
defparam \D0|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N11
dffeas \D0|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~13_sumout ),
	.asdata(\D0|ycoord [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[3] .is_wysiwyg = "true";
defparam \D0|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N11
dffeas \D0|ycoord[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ycoord [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ycoord[3] .is_wysiwyg = "true";
defparam \D0|ycoord[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N12
cyclonev_lcell_comb \D0|Add10~25 (
// Equation(s):
// \D0|Add10~25_sumout  = SUM(( \D0|ycoord [4] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~14  ))
// \D0|Add10~26  = CARRY(( \D0|ycoord [4] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~14  ))

	.dataa(gnd),
	.datab(!\D0|xmove.10~q ),
	.datac(!\D0|ymove.00~q ),
	.datad(!\D0|ycoord [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~25_sumout ),
	.cout(\D0|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~25 .extended_lut = "off";
defparam \D0|Add10~25 .lut_mask = 64'h0000CFCF000000FF;
defparam \D0|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N14
dffeas \D0|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~25_sumout ),
	.asdata(\D0|ycoord [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[4] .is_wysiwyg = "true";
defparam \D0|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N14
dffeas \D0|ycoord[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ycoord [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ycoord[4] .is_wysiwyg = "true";
defparam \D0|ycoord[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N15
cyclonev_lcell_comb \D0|Add10~5 (
// Equation(s):
// \D0|Add10~5_sumout  = SUM(( \D0|ycoord [5] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~26  ))
// \D0|Add10~6  = CARRY(( \D0|ycoord [5] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~26  ))

	.dataa(gnd),
	.datab(!\D0|xmove.10~q ),
	.datac(!\D0|ycoord [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|ymove.00~q ),
	.datag(gnd),
	.cin(\D0|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~5_sumout ),
	.cout(\D0|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~5 .extended_lut = "off";
defparam \D0|Add10~5 .lut_mask = 64'h0000CCFF00000F0F;
defparam \D0|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N17
dffeas \D0|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~5_sumout ),
	.asdata(\D0|ycoord [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[5] .is_wysiwyg = "true";
defparam \D0|y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N17
dffeas \D0|ycoord[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ycoord [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ycoord[5] .is_wysiwyg = "true";
defparam \D0|ycoord[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N18
cyclonev_lcell_comb \D0|Add10~29 (
// Equation(s):
// \D0|Add10~29_sumout  = SUM(( \D0|ycoord [6] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~6  ))
// \D0|Add10~30  = CARRY(( \D0|ycoord [6] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~6  ))

	.dataa(gnd),
	.datab(!\D0|xmove.10~q ),
	.datac(!\D0|ymove.00~q ),
	.datad(!\D0|ycoord [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~29_sumout ),
	.cout(\D0|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~29 .extended_lut = "off";
defparam \D0|Add10~29 .lut_mask = 64'h0000CFCF000000FF;
defparam \D0|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N20
dffeas \D0|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~29_sumout ),
	.asdata(\D0|ycoord [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[6] .is_wysiwyg = "true";
defparam \D0|y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N20
dffeas \D0|ycoord[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ycoord [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ycoord[6] .is_wysiwyg = "true";
defparam \D0|ycoord[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N21
cyclonev_lcell_comb \D0|Equal6~1 (
// Equation(s):
// \D0|Equal6~1_combout  = ( \D0|ycoord [2] & ( (\D0|ycoord [6] & (\D0|ycoord [4] & \D0|ycoord [1])) ) )

	.dataa(!\D0|ycoord [6]),
	.datab(gnd),
	.datac(!\D0|ycoord [4]),
	.datad(!\D0|ycoord [1]),
	.datae(gnd),
	.dataf(!\D0|ycoord [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal6~1 .extended_lut = "off";
defparam \D0|Equal6~1 .lut_mask = 64'h0000000000050005;
defparam \D0|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N33
cyclonev_lcell_comb \D0|ymove~10 (
// Equation(s):
// \D0|ymove~10_combout  = ( \KEY[0]~input_o  & ( (!\D0|Equal4~0_combout ) # ((!\D0|Equal6~0_combout ) # ((!\D0|Equal4~1_combout ) # (!\D0|Equal6~1_combout ))) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\D0|Equal4~0_combout ),
	.datab(!\D0|Equal6~0_combout ),
	.datac(!\D0|Equal4~1_combout ),
	.datad(!\D0|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ymove~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ymove~10 .extended_lut = "off";
defparam \D0|ymove~10 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \D0|ymove~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N18
cyclonev_lcell_comb \C0|Mux4~1 (
// Equation(s):
// \C0|Mux4~1_combout  = ( \C0|current_state [2] & ( (!\C0|current_state [3] & (\C0|current_state [0] & (!\C0|current_state [4] & \C0|current_state [1]))) ) )

	.dataa(!\C0|current_state [3]),
	.datab(!\C0|current_state [0]),
	.datac(!\C0|current_state [4]),
	.datad(!\C0|current_state [1]),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux4~1 .extended_lut = "off";
defparam \C0|Mux4~1 .lut_mask = 64'h0000000000200020;
defparam \C0|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N20
dffeas \C0|checksig (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|checksig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|checksig .is_wysiwyg = "true";
defparam \C0|checksig .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N9
cyclonev_lcell_comb \D0|detectpress~0 (
// Equation(s):
// \D0|detectpress~0_combout  = ( \D0|Equal6~0_combout  & ( (\D0|Equal6~1_combout ) # (\D0|Equal8~0_combout ) ) )

	.dataa(!\D0|Equal8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\D0|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|detectpress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|detectpress~0 .extended_lut = "off";
defparam \D0|detectpress~0 .lut_mask = 64'h0000000055FF55FF;
defparam \D0|detectpress~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N6
cyclonev_lcell_comb \D0|xmove~8 (
// Equation(s):
// \D0|xmove~8_combout  = ( \D0|Equal5~0_combout  & ( \D0|Equal4~0_combout  ) ) # ( !\D0|Equal5~0_combout  & ( (\D0|Equal4~1_combout  & \D0|Equal4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\D0|Equal4~1_combout ),
	.datac(!\D0|Equal4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xmove~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xmove~8 .extended_lut = "off";
defparam \D0|xmove~8 .lut_mask = 64'h030303030F0F0F0F;
defparam \D0|xmove~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N54
cyclonev_lcell_comb \D0|xmove~9 (
// Equation(s):
// \D0|xmove~9_combout  = ( \KEY[0]~input_o  & ( \D0|write~0_combout  & ( (!\C0|waiting~q  & (\C0|checksig~q  & (\D0|detectpress~0_combout  & \D0|xmove~8_combout ))) ) ) ) # ( !\KEY[0]~input_o  & ( \D0|write~0_combout  & ( !\C0|waiting~q  ) ) ) # ( 
// !\KEY[0]~input_o  & ( !\D0|write~0_combout  & ( !\C0|waiting~q  ) ) )

	.dataa(!\C0|waiting~q ),
	.datab(!\C0|checksig~q ),
	.datac(!\D0|detectpress~0_combout ),
	.datad(!\D0|xmove~8_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\D0|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xmove~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xmove~9 .extended_lut = "off";
defparam \D0|xmove~9 .lut_mask = 64'hAAAA0000AAAA0002;
defparam \D0|xmove~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N35
dffeas \D0|ymove.00 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ymove~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|xmove~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ymove.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ymove.00 .is_wysiwyg = "true";
defparam \D0|ymove.00 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N39
cyclonev_lcell_comb \D0|ymove~9 (
// Equation(s):
// \D0|ymove~9_combout  = ( \D0|Equal5~0_combout  & ( (\D0|Equal4~0_combout  & (\D0|Equal8~0_combout  & (\D0|Equal6~0_combout  & \KEY[0]~input_o ))) ) )

	.dataa(!\D0|Equal4~0_combout ),
	.datab(!\D0|Equal8~0_combout ),
	.datac(!\D0|Equal6~0_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\D0|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ymove~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ymove~9 .extended_lut = "off";
defparam \D0|ymove~9 .lut_mask = 64'h0000000000010001;
defparam \D0|ymove~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N41
dffeas \D0|ymove.01 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ymove~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|xmove~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ymove.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ymove.01 .is_wysiwyg = "true";
defparam \D0|ymove.01 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N36
cyclonev_lcell_comb \D0|Equal4~2 (
// Equation(s):
// \D0|Equal4~2_combout  = (\D0|Equal4~0_combout  & \D0|Equal4~1_combout )

	.dataa(!\D0|Equal4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|Equal4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal4~2 .extended_lut = "off";
defparam \D0|Equal4~2 .lut_mask = 64'h0055005500550055;
defparam \D0|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N51
cyclonev_lcell_comb \D0|Equal5~1 (
// Equation(s):
// \D0|Equal5~1_combout  = ( \D0|Equal5~0_combout  & ( \D0|Equal4~0_combout  ) )

	.dataa(!\D0|Equal4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal5~1 .extended_lut = "off";
defparam \D0|Equal5~1 .lut_mask = 64'h0000000055555555;
defparam \D0|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N42
cyclonev_lcell_comb \D0|xmove~12 (
// Equation(s):
// \D0|xmove~12_combout  = ( \D0|Equal6~1_combout  & ( \D0|Equal5~1_combout  & ( (!\D0|Equal6~0_combout ) # (!\KEY[0]~input_o ) ) ) ) # ( !\D0|Equal6~1_combout  & ( \D0|Equal5~1_combout  & ( (!\D0|Equal8~0_combout ) # ((!\D0|Equal6~0_combout ) # 
// (!\KEY[0]~input_o )) ) ) ) # ( \D0|Equal6~1_combout  & ( !\D0|Equal5~1_combout  & ( (!\D0|Equal6~0_combout ) # ((!\D0|Equal4~2_combout ) # (!\KEY[0]~input_o )) ) ) ) # ( !\D0|Equal6~1_combout  & ( !\D0|Equal5~1_combout  ) )

	.dataa(!\D0|Equal8~0_combout ),
	.datab(!\D0|Equal6~0_combout ),
	.datac(!\D0|Equal4~2_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\D0|Equal6~1_combout ),
	.dataf(!\D0|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xmove~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xmove~12 .extended_lut = "off";
defparam \D0|xmove~12 .lut_mask = 64'hFFFFFFFCFFEEFFCC;
defparam \D0|xmove~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N43
dffeas \D0|xmove.01 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xmove~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|xmove~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xmove.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xmove.01 .is_wysiwyg = "true";
defparam \D0|xmove.01 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \D0|x[5]~0 (
// Equation(s):
// \D0|x[5]~0_combout  = ( !\D0|xmove.01~q  & ( \D0|ymove.10~q  & ( (\D0|xmove.00~q  & ((!\D0|xmove.10~q ) # ((\D0|ymove.00~q  & !\D0|ymove.01~q )))) ) ) ) # ( \D0|xmove.01~q  & ( !\D0|ymove.10~q  & ( (!\D0|xmove.10~q ) # ((\D0|ymove.00~q  & !\D0|ymove.01~q 
// )) ) ) ) # ( !\D0|xmove.01~q  & ( !\D0|ymove.10~q  & ( (!\D0|xmove.10~q ) # ((\D0|ymove.00~q  & !\D0|ymove.01~q )) ) ) )

	.dataa(!\D0|xmove.10~q ),
	.datab(!\D0|xmove.00~q ),
	.datac(!\D0|ymove.00~q ),
	.datad(!\D0|ymove.01~q ),
	.datae(!\D0|xmove.01~q ),
	.dataf(!\D0|ymove.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[5]~0 .extended_lut = "off";
defparam \D0|x[5]~0 .lut_mask = 64'hAFAAAFAA23220000;
defparam \D0|x[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N21
cyclonev_lcell_comb \D0|x[5]~1 (
// Equation(s):
// \D0|x[5]~1_combout  = ( \KEY[0]~input_o  & ( (!\C0|enablemove~q ) # (\D0|x[5]~0_combout ) ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|x[5]~0_combout ),
	.datad(!\C0|enablemove~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x[5]~1 .extended_lut = "off";
defparam \D0|x[5]~1 .lut_mask = 64'hFFFFFFFFFF0FFF0F;
defparam \D0|x[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N2
dffeas \D0|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~1_sumout ),
	.asdata(\D0|ycoord [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[0] .is_wysiwyg = "true";
defparam \D0|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N2
dffeas \D0|ycoord[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ycoord [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ycoord[0] .is_wysiwyg = "true";
defparam \D0|ycoord[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N21
cyclonev_lcell_comb \D0|Add10~9 (
// Equation(s):
// \D0|Add10~9_sumout  = SUM(( \D0|ycoord [7] ) + ( (\D0|xmove.10~q  & !\D0|ymove.00~q ) ) + ( \D0|Add10~30  ))

	.dataa(gnd),
	.datab(!\D0|xmove.10~q ),
	.datac(gnd),
	.datad(!\D0|ycoord [7]),
	.datae(gnd),
	.dataf(!\D0|ymove.00~q ),
	.datag(gnd),
	.cin(\D0|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~9 .extended_lut = "off";
defparam \D0|Add10~9 .lut_mask = 64'h0000CCFF000000FF;
defparam \D0|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N23
dffeas \D0|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~9_sumout ),
	.asdata(\D0|ycoord [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[7] .is_wysiwyg = "true";
defparam \D0|y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N23
dffeas \D0|ycoord[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ycoord [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ycoord[7] .is_wysiwyg = "true";
defparam \D0|ycoord[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N18
cyclonev_lcell_comb \D0|Equal6~0 (
// Equation(s):
// \D0|Equal6~0_combout  = ( !\D0|ycoord [5] & ( (!\D0|ycoord [0] & (!\D0|ycoord [3] & !\D0|ycoord [7])) ) )

	.dataa(gnd),
	.datab(!\D0|ycoord [0]),
	.datac(!\D0|ycoord [3]),
	.datad(!\D0|ycoord [7]),
	.datae(gnd),
	.dataf(!\D0|ycoord [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal6~0 .extended_lut = "off";
defparam \D0|Equal6~0 .lut_mask = 64'hC000C00000000000;
defparam \D0|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N30
cyclonev_lcell_comb \D0|xmove~10 (
// Equation(s):
// \D0|xmove~10_combout  = ( \D0|Equal5~0_combout  & ( (!\D0|Equal4~0_combout ) # ((!\D0|Equal6~0_combout ) # ((!\D0|Equal6~1_combout ) # (!\KEY[0]~input_o ))) ) ) # ( !\D0|Equal5~0_combout  )

	.dataa(!\D0|Equal4~0_combout ),
	.datab(!\D0|Equal6~0_combout ),
	.datac(!\D0|Equal6~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\D0|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xmove~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xmove~10 .extended_lut = "off";
defparam \D0|xmove~10 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \D0|xmove~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N32
dffeas \D0|xmove.00 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xmove~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|xmove~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xmove.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xmove.00 .is_wysiwyg = "true";
defparam \D0|xmove.00 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N56
dffeas \D0|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[6]~feeder_combout ),
	.asdata(\D0|Add9~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[6] .is_wysiwyg = "true";
defparam \D0|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N50
dffeas \D0|xcoord[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xcoord [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xcoord[6] .is_wysiwyg = "true";
defparam \D0|xcoord[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N33
cyclonev_lcell_comb \D0|Equal5~0 (
// Equation(s):
// \D0|Equal5~0_combout  = ( \D0|xcoord [5] & ( (\D0|xcoord [6] & (\D0|xcoord [3] & \D0|xcoord [0])) ) )

	.dataa(!\D0|xcoord [6]),
	.datab(!\D0|xcoord [3]),
	.datac(gnd),
	.datad(!\D0|xcoord [0]),
	.datae(gnd),
	.dataf(!\D0|xcoord [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal5~0 .extended_lut = "off";
defparam \D0|Equal5~0 .lut_mask = 64'h0000000000110011;
defparam \D0|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N24
cyclonev_lcell_comb \D0|xmove~11 (
// Equation(s):
// \D0|xmove~11_combout  = ( \D0|Equal4~0_combout  & ( \D0|Equal8~0_combout  & ( (\D0|Equal6~0_combout  & ((!\D0|Equal6~1_combout  & (\D0|Equal5~0_combout )) # (\D0|Equal6~1_combout  & ((\D0|Equal4~1_combout ))))) ) ) ) # ( \D0|Equal4~0_combout  & ( 
// !\D0|Equal8~0_combout  & ( (\D0|Equal4~1_combout  & (\D0|Equal6~1_combout  & \D0|Equal6~0_combout )) ) ) )

	.dataa(!\D0|Equal5~0_combout ),
	.datab(!\D0|Equal4~1_combout ),
	.datac(!\D0|Equal6~1_combout ),
	.datad(!\D0|Equal6~0_combout ),
	.datae(!\D0|Equal4~0_combout ),
	.dataf(!\D0|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xmove~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xmove~11 .extended_lut = "off";
defparam \D0|xmove~11 .lut_mask = 64'h0000000300000053;
defparam \D0|xmove~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N26
dffeas \D0|xmove.10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xmove~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xmove~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xmove.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xmove.10 .is_wysiwyg = "true";
defparam \D0|xmove.10 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N8
dffeas \D0|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~21_sumout ),
	.asdata(\D0|ycoord [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y[2] .is_wysiwyg = "true";
defparam \D0|y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N8
dffeas \D0|ycoord[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ycoord [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ycoord[2] .is_wysiwyg = "true";
defparam \D0|ycoord[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N48
cyclonev_lcell_comb \D0|Equal8~0 (
// Equation(s):
// \D0|Equal8~0_combout  = ( !\D0|ycoord [4] & ( (!\D0|ycoord [2] & (!\D0|ycoord [6] & !\D0|ycoord [1])) ) )

	.dataa(gnd),
	.datab(!\D0|ycoord [2]),
	.datac(!\D0|ycoord [6]),
	.datad(!\D0|ycoord [1]),
	.datae(gnd),
	.dataf(!\D0|ycoord [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal8~0 .extended_lut = "off";
defparam \D0|Equal8~0 .lut_mask = 64'hC000C00000000000;
defparam \D0|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N12
cyclonev_lcell_comb \D0|ymove~8 (
// Equation(s):
// \D0|ymove~8_combout  = ( \D0|Equal6~1_combout  & ( \D0|Equal5~1_combout  & ( (!\D0|Equal6~0_combout ) # ((!\D0|Equal4~2_combout ) # (!\KEY[0]~input_o )) ) ) ) # ( !\D0|Equal6~1_combout  & ( \D0|Equal5~1_combout  & ( (!\D0|Equal8~0_combout ) # 
// ((!\D0|Equal6~0_combout ) # (!\KEY[0]~input_o )) ) ) ) # ( \D0|Equal6~1_combout  & ( !\D0|Equal5~1_combout  & ( (!\D0|Equal6~0_combout ) # ((!\D0|Equal4~2_combout ) # (!\KEY[0]~input_o )) ) ) ) # ( !\D0|Equal6~1_combout  & ( !\D0|Equal5~1_combout  ) )

	.dataa(!\D0|Equal8~0_combout ),
	.datab(!\D0|Equal6~0_combout ),
	.datac(!\D0|Equal4~2_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\D0|Equal6~1_combout ),
	.dataf(!\D0|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ymove~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ymove~8 .extended_lut = "off";
defparam \D0|ymove~8 .lut_mask = 64'hFFFFFFFCFFEEFFFC;
defparam \D0|ymove~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N14
dffeas \D0|ymove.10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ymove~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|xmove~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ymove.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ymove.10 .is_wysiwyg = "true";
defparam \D0|ymove.10 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N59
dffeas \D0|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|x[7]~feeder_combout ),
	.asdata(\D0|Add9~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x[5]~1_combout ),
	.sload(\D0|x[5]~2_combout ),
	.ena(\D0|x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x[7] .is_wysiwyg = "true";
defparam \D0|x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N53
dffeas \D0|xcoord[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D0|xcoord[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xcoord [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xcoord[7] .is_wysiwyg = "true";
defparam \D0|xcoord[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N24
cyclonev_lcell_comb \D0|Equal4~0 (
// Equation(s):
// \D0|Equal4~0_combout  = ( !\D0|xcoord [1] & ( (!\D0|xcoord [7] & (!\D0|xcoord [4] & (!\D0|xcoord [8] & !\D0|xcoord [2]))) ) )

	.dataa(!\D0|xcoord [7]),
	.datab(!\D0|xcoord [4]),
	.datac(!\D0|xcoord [8]),
	.datad(!\D0|xcoord [2]),
	.datae(gnd),
	.dataf(!\D0|xcoord [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal4~0 .extended_lut = "off";
defparam \D0|Equal4~0 .lut_mask = 64'h8000800000000000;
defparam \D0|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N51
cyclonev_lcell_comb \C0|Decoder0~6 (
// Equation(s):
// \C0|Decoder0~6_combout  = ( \C0|current_state [3] & ( \C0|current_state [2] & ( (!\C0|current_state [4] & \C0|Decoder0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state [4]),
	.datad(!\C0|Decoder0~0_combout ),
	.datae(!\C0|current_state [3]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Decoder0~6 .extended_lut = "off";
defparam \C0|Decoder0~6 .lut_mask = 64'h00000000000000F0;
defparam \C0|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N53
dffeas \C0|resetpress (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|resetpress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|resetpress .is_wysiwyg = "true";
defparam \C0|resetpress .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N36
cyclonev_lcell_comb \D0|detectpress~1 (
// Equation(s):
// \D0|detectpress~1_combout  = ( !\C0|resetpress~q  & ( \D0|Equal5~0_combout  & ( (!\C0|checksig~q ) # ((\D0|Equal4~0_combout  & (\D0|Equal6~0_combout  & \D0|Equal6~1_combout ))) ) ) ) # ( !\C0|resetpress~q  & ( !\D0|Equal5~0_combout  & ( !\C0|checksig~q  ) 
// ) )

	.dataa(!\D0|Equal4~0_combout ),
	.datab(!\D0|Equal6~0_combout ),
	.datac(!\D0|Equal6~1_combout ),
	.datad(!\C0|checksig~q ),
	.datae(!\C0|resetpress~q ),
	.dataf(!\D0|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|detectpress~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|detectpress~1 .extended_lut = "off";
defparam \D0|detectpress~1 .lut_mask = 64'hFF000000FF010000;
defparam \D0|detectpress~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N45
cyclonev_lcell_comb \D0|detectpress~2 (
// Equation(s):
// \D0|detectpress~2_combout  = ( !\D0|xcoord [1] & ( (\D0|xcoord [2] & (!\D0|xcoord [3] & !\C0|resetpress~q )) ) )

	.dataa(!\D0|xcoord [2]),
	.datab(gnd),
	.datac(!\D0|xcoord [3]),
	.datad(!\C0|resetpress~q ),
	.datae(gnd),
	.dataf(!\D0|xcoord [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|detectpress~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|detectpress~2 .extended_lut = "off";
defparam \D0|detectpress~2 .lut_mask = 64'h5000500000000000;
defparam \D0|detectpress~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N42
cyclonev_lcell_comb \D0|detectpress~3 (
// Equation(s):
// \D0|detectpress~3_combout  = ( \D0|xcoord [4] & ( (\D0|always0~1_combout  & (\D0|xcoord [0] & \D0|detectpress~2_combout )) ) )

	.dataa(gnd),
	.datab(!\D0|always0~1_combout ),
	.datac(!\D0|xcoord [0]),
	.datad(!\D0|detectpress~2_combout ),
	.datae(gnd),
	.dataf(!\D0|xcoord [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|detectpress~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|detectpress~3 .extended_lut = "off";
defparam \D0|detectpress~3 .lut_mask = 64'h0000000000030003;
defparam \D0|detectpress~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N54
cyclonev_lcell_comb \D0|detectpress~4 (
// Equation(s):
// \D0|detectpress~4_combout  = ( \D0|detectpress~q  & ( \D0|detectpress~0_combout  & ( ((!\D0|write~0_combout ) # ((\D0|detectpress~3_combout  & \C0|checksig~q ))) # (\D0|detectpress~1_combout ) ) ) ) # ( !\D0|detectpress~q  & ( \D0|detectpress~0_combout  & 
// ( (\D0|detectpress~3_combout  & (\C0|checksig~q  & \D0|write~0_combout )) ) ) ) # ( \D0|detectpress~q  & ( !\D0|detectpress~0_combout  & ( (!\D0|write~0_combout ) # (\D0|detectpress~1_combout ) ) ) )

	.dataa(!\D0|detectpress~1_combout ),
	.datab(!\D0|detectpress~3_combout ),
	.datac(!\C0|checksig~q ),
	.datad(!\D0|write~0_combout ),
	.datae(!\D0|detectpress~q ),
	.dataf(!\D0|detectpress~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|detectpress~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|detectpress~4 .extended_lut = "off";
defparam \D0|detectpress~4 .lut_mask = 64'h0000FF550003FF57;
defparam \D0|detectpress~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N56
dffeas \D0|detectpress (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|detectpress~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(!\C0|waiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|detectpress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|detectpress .is_wysiwyg = "true";
defparam \D0|detectpress .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N48
cyclonev_lcell_comb \C0|Mux0~4 (
// Equation(s):
// \C0|Mux0~4_combout  = ( !\C0|current_state [3] & ( (!\C0|current_state [0] & ((!\C0|current_state [2] & ((!\KEY[2]~input_o ) # ((\C0|current_state [1])))) # (\C0|current_state [2] & (((!\C0|current_state [1]) # (\D0|drawingtarg~q )))))) ) ) # ( 
// \C0|current_state [3] & ( ((!\C0|current_state [1] & (((!\C0|current_state [0])))) # (\C0|current_state [1] & (!\C0|current_state [2] & ((!\C0|u0|Enable~q ) # (!\C0|current_state [0]))))) ) )

	.dataa(!\C0|current_state [2]),
	.datab(!\KEY[2]~input_o ),
	.datac(!\C0|u0|Enable~q ),
	.datad(!\C0|current_state [1]),
	.datae(!\C0|current_state [3]),
	.dataf(!\C0|current_state [0]),
	.datag(!\D0|drawingtarg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux0~4 .extended_lut = "on";
defparam \C0|Mux0~4 .lut_mask = 64'hDDAFFFAA000000A0;
defparam \C0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N0
cyclonev_lcell_comb \C0|Mux0~1 (
// Equation(s):
// \C0|Mux0~1_combout  = ( \C0|current_state [3] & ( (\C0|current_state [1] & ((!\C0|current_state [0]) # (!\D0|drawingtarg2~q ))) ) ) # ( !\C0|current_state [3] & ( (!\C0|current_state [1] & (\C0|current_state [0])) # (\C0|current_state [1] & 
// ((!\C0|current_state [0]) # (!\D0|drawingtarg2~q ))) ) )

	.dataa(gnd),
	.datab(!\C0|current_state [1]),
	.datac(!\C0|current_state [0]),
	.datad(!\D0|drawingtarg2~q ),
	.datae(gnd),
	.dataf(!\C0|current_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux0~1 .extended_lut = "off";
defparam \C0|Mux0~1 .lut_mask = 64'h3F3C3F3C33303330;
defparam \C0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N57
cyclonev_lcell_comb \C0|Mux0~2 (
// Equation(s):
// \C0|Mux0~2_combout  = ( \C0|current_state [2] & ( (\C0|Mux0~4_combout  & !\C0|current_state [4]) ) ) # ( !\C0|current_state [2] & ( (!\C0|current_state [4] & (\C0|Mux0~4_combout )) # (\C0|current_state [4] & ((\C0|Mux0~1_combout ))) ) )

	.dataa(!\C0|Mux0~4_combout ),
	.datab(gnd),
	.datac(!\C0|current_state [4]),
	.datad(!\C0|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Mux0~2 .extended_lut = "off";
defparam \C0|Mux0~2 .lut_mask = 64'h505F505F50505050;
defparam \C0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N54
cyclonev_lcell_comb \C0|next_state[0] (
// Equation(s):
// \C0|next_state [0] = ( \C0|Mux0~2_combout  & ( (\C0|next_state [0]) # (\C0|Mux1~0_combout ) ) ) # ( !\C0|Mux0~2_combout  & ( (!\C0|Mux1~0_combout  & \C0|next_state [0]) ) )

	.dataa(gnd),
	.datab(!\C0|Mux1~0_combout ),
	.datac(!\C0|next_state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|next_state [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|next_state[0] .extended_lut = "off";
defparam \C0|next_state[0] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \C0|next_state[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N9
cyclonev_lcell_comb \C0|current_state~0 (
// Equation(s):
// \C0|current_state~0_combout  = ( \C0|next_state [0] ) # ( !\C0|next_state [0] & ( (\D0|fail~q ) # (\D0|detectpress~q ) ) )

	.dataa(!\D0|detectpress~q ),
	.datab(!\D0|fail~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|next_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~0 .extended_lut = "off";
defparam \C0|current_state~0 .lut_mask = 64'h77777777FFFFFFFF;
defparam \C0|current_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N11
dffeas \C0|current_state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state[0] .is_wysiwyg = "true";
defparam \C0|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N18
cyclonev_lcell_comb \D0|score~3 (
// Equation(s):
// \D0|score~3_combout  = ( !\D0|score [0] & ( !\KEY[1]~input_o  & ( (\D0|always0~0_combout  & (\KEY[0]~input_o  & (\C0|buttonsig~q  & \D0|always0~1_combout ))) ) ) )

	.dataa(!\D0|always0~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\C0|buttonsig~q ),
	.datad(!\D0|always0~1_combout ),
	.datae(!\D0|score [0]),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|score~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|score~3 .extended_lut = "off";
defparam \D0|score~3 .lut_mask = 64'h0001000000000000;
defparam \D0|score~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N33
cyclonev_lcell_comb \D0|score[3]~1 (
// Equation(s):
// \D0|score[3]~1_combout  = ( !\C0|start~q  & ( !\C0|buttonsig~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\C0|buttonsig~q ),
	.datae(gnd),
	.dataf(!\C0|start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|score[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|score[3]~1 .extended_lut = "off";
defparam \D0|score[3]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \D0|score[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N0
cyclonev_lcell_comb \D0|score[3]~2 (
// Equation(s):
// \D0|score[3]~2_combout  = ( \D0|write~0_combout  & ( \D0|always0~2_combout  & ( (!\C0|waiting~q  & ((!\D0|score[3]~1_combout ) # (!\KEY[0]~input_o ))) ) ) ) # ( !\D0|write~0_combout  & ( \D0|always0~2_combout  & ( (!\C0|waiting~q  & !\KEY[0]~input_o ) ) ) 
// ) # ( \D0|write~0_combout  & ( !\D0|always0~2_combout  & ( (!\C0|waiting~q  & ((!\KEY[1]~input_o ) # ((!\D0|score[3]~1_combout ) # (!\KEY[0]~input_o )))) ) ) ) # ( !\D0|write~0_combout  & ( !\D0|always0~2_combout  & ( (!\C0|waiting~q  & !\KEY[0]~input_o ) 
// ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\C0|waiting~q ),
	.datac(!\D0|score[3]~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\D0|write~0_combout ),
	.dataf(!\D0|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|score[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|score[3]~2 .extended_lut = "off";
defparam \D0|score[3]~2 .lut_mask = 64'hCC00CCC8CC00CCC0;
defparam \D0|score[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N20
dffeas \D0|score[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|score~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|score[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|score [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|score[0] .is_wysiwyg = "true";
defparam \D0|score[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N9
cyclonev_lcell_comb \D0|Add22~1 (
// Equation(s):
// \D0|Add22~1_combout  = ( \D0|score [0] & ( !\D0|score [1] ) ) # ( !\D0|score [0] & ( \D0|score [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|score [1]),
	.datae(gnd),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add22~1 .extended_lut = "off";
defparam \D0|Add22~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \D0|Add22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N27
cyclonev_lcell_comb \D0|score~4 (
// Equation(s):
// \D0|score~4_combout  = ( \C0|buttonsig~q  & ( \D0|Add22~1_combout  & ( (\D0|always0~0_combout  & (\D0|always0~1_combout  & (\KEY[0]~input_o  & !\KEY[1]~input_o ))) ) ) )

	.dataa(!\D0|always0~0_combout ),
	.datab(!\D0|always0~1_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\C0|buttonsig~q ),
	.dataf(!\D0|Add22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|score~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|score~4 .extended_lut = "off";
defparam \D0|score~4 .lut_mask = 64'h0000000000000100;
defparam \D0|score~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N29
dffeas \D0|score[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|score~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|score[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|score [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|score[1] .is_wysiwyg = "true";
defparam \D0|score[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N39
cyclonev_lcell_comb \D0|Add22~0 (
// Equation(s):
// \D0|Add22~0_combout  = ( \D0|score [2] & ( \D0|score [0] & ( !\D0|score [1] ) ) ) # ( !\D0|score [2] & ( \D0|score [0] & ( \D0|score [1] ) ) ) # ( \D0|score [2] & ( !\D0|score [0] ) )

	.dataa(!\D0|score [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|score [2]),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add22~0 .extended_lut = "off";
defparam \D0|Add22~0 .lut_mask = 64'h0000FFFF5555AAAA;
defparam \D0|Add22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N24
cyclonev_lcell_comb \D0|score~0 (
// Equation(s):
// \D0|score~0_combout  = ( \C0|buttonsig~q  & ( \D0|Add22~0_combout  & ( (\D0|always0~0_combout  & (\D0|always0~1_combout  & (!\KEY[1]~input_o  & \KEY[0]~input_o ))) ) ) )

	.dataa(!\D0|always0~0_combout ),
	.datab(!\D0|always0~1_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\C0|buttonsig~q ),
	.dataf(!\D0|Add22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|score~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|score~0 .extended_lut = "off";
defparam \D0|score~0 .lut_mask = 64'h0000000000000010;
defparam \D0|score~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N26
dffeas \D0|score[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|score~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|score[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|score [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|score[2] .is_wysiwyg = "true";
defparam \D0|score[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N36
cyclonev_lcell_comb \D0|Add22~2 (
// Equation(s):
// \D0|Add22~2_combout  = ( \D0|score [3] & ( \D0|score [0] & ( (!\D0|score [1]) # (!\D0|score [2]) ) ) ) # ( !\D0|score [3] & ( \D0|score [0] & ( (\D0|score [1] & \D0|score [2]) ) ) ) # ( \D0|score [3] & ( !\D0|score [0] ) )

	.dataa(!\D0|score [1]),
	.datab(gnd),
	.datac(!\D0|score [2]),
	.datad(gnd),
	.datae(!\D0|score [3]),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add22~2 .extended_lut = "off";
defparam \D0|Add22~2 .lut_mask = 64'h0000FFFF0505FAFA;
defparam \D0|Add22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N36
cyclonev_lcell_comb \D0|score~5 (
// Equation(s):
// \D0|score~5_combout  = ( \C0|buttonsig~q  & ( \D0|Add22~2_combout  & ( (\D0|always0~0_combout  & (\D0|always0~1_combout  & (!\KEY[1]~input_o  & \KEY[0]~input_o ))) ) ) )

	.dataa(!\D0|always0~0_combout ),
	.datab(!\D0|always0~1_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\C0|buttonsig~q ),
	.dataf(!\D0|Add22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|score~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|score~5 .extended_lut = "off";
defparam \D0|score~5 .lut_mask = 64'h0000000000000010;
defparam \D0|score~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N38
dffeas \D0|score[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|score~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|score[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|score [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|score[3] .is_wysiwyg = "true";
defparam \D0|score[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N51
cyclonev_lcell_comb \D0|h0|result~0 (
// Equation(s):
// \D0|h0|result~0_combout  = ( \D0|score [3] & ( \D0|score [0] & ( !\D0|score [1] $ (\D0|score [2]) ) ) ) # ( !\D0|score [3] & ( \D0|score [0] & ( (\D0|score [2]) # (\D0|score [1]) ) ) ) # ( \D0|score [3] & ( !\D0|score [0] ) ) # ( !\D0|score [3] & ( 
// !\D0|score [0] & ( (!\D0|score [2]) # (\D0|score [1]) ) ) )

	.dataa(gnd),
	.datab(!\D0|score [1]),
	.datac(!\D0|score [2]),
	.datad(gnd),
	.datae(!\D0|score [3]),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|h0|result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|h0|result~0 .extended_lut = "off";
defparam \D0|h0|result~0 .lut_mask = 64'hF3F3FFFF3F3FC3C3;
defparam \D0|h0|result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N57
cyclonev_lcell_comb \D0|h0|result~1 (
// Equation(s):
// \D0|h0|result~1_combout  = ( \D0|score [3] & ( \D0|score [0] & ( !\D0|score [1] ) ) ) # ( !\D0|score [3] & ( \D0|score [0] & ( (!\D0|score [2]) # (\D0|score [1]) ) ) ) # ( \D0|score [3] & ( !\D0|score [0] & ( !\D0|score [2] ) ) ) # ( !\D0|score [3] & ( 
// !\D0|score [0] & ( (!\D0|score [1]) # (!\D0|score [2]) ) ) )

	.dataa(gnd),
	.datab(!\D0|score [1]),
	.datac(!\D0|score [2]),
	.datad(gnd),
	.datae(!\D0|score [3]),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|h0|result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|h0|result~1 .extended_lut = "off";
defparam \D0|h0|result~1 .lut_mask = 64'hFCFCF0F0F3F3CCCC;
defparam \D0|h0|result~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N12
cyclonev_lcell_comb \D0|h0|result~2 (
// Equation(s):
// \D0|h0|result~2_combout  = ( \D0|score [1] & ( \D0|score [0] & ( (!\D0|score [2]) # (!\D0|score [3]) ) ) ) # ( !\D0|score [1] & ( \D0|score [0] ) ) # ( \D0|score [1] & ( !\D0|score [0] & ( !\D0|score [2] $ (!\D0|score [3]) ) ) ) # ( !\D0|score [1] & ( 
// !\D0|score [0] & ( (!\D0|score [2]) # (!\D0|score [3]) ) ) )

	.dataa(gnd),
	.datab(!\D0|score [2]),
	.datac(gnd),
	.datad(!\D0|score [3]),
	.datae(!\D0|score [1]),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|h0|result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|h0|result~2 .extended_lut = "off";
defparam \D0|h0|result~2 .lut_mask = 64'hFFCC33CCFFFFFFCC;
defparam \D0|h0|result~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N6
cyclonev_lcell_comb \D0|h0|result~3 (
// Equation(s):
// \D0|h0|result~3_combout  = ( \D0|score [1] & ( \D0|score [0] & ( !\D0|score [2] ) ) ) # ( !\D0|score [1] & ( \D0|score [0] & ( \D0|score [2] ) ) ) # ( \D0|score [1] & ( !\D0|score [0] & ( (!\D0|score [3]) # (\D0|score [2]) ) ) ) # ( !\D0|score [1] & ( 
// !\D0|score [0] & ( (!\D0|score [2]) # (\D0|score [3]) ) ) )

	.dataa(gnd),
	.datab(!\D0|score [2]),
	.datac(gnd),
	.datad(!\D0|score [3]),
	.datae(!\D0|score [1]),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|h0|result~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|h0|result~3 .extended_lut = "off";
defparam \D0|h0|result~3 .lut_mask = 64'hCCFFFF333333CCCC;
defparam \D0|h0|result~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N27
cyclonev_lcell_comb \D0|h0|result~4 (
// Equation(s):
// \D0|h0|result~4_combout  = ( \D0|score [3] & ( \D0|score [0] & ( (\D0|score [2]) # (\D0|score [1]) ) ) ) # ( \D0|score [3] & ( !\D0|score [0] ) ) # ( !\D0|score [3] & ( !\D0|score [0] & ( (!\D0|score [2]) # (\D0|score [1]) ) ) )

	.dataa(gnd),
	.datab(!\D0|score [1]),
	.datac(!\D0|score [2]),
	.datad(gnd),
	.datae(!\D0|score [3]),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|h0|result~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|h0|result~4 .extended_lut = "off";
defparam \D0|h0|result~4 .lut_mask = 64'hF3F3FFFF00003F3F;
defparam \D0|h0|result~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N30
cyclonev_lcell_comb \D0|h0|result~5 (
// Equation(s):
// \D0|h0|result~5_combout  = ( \D0|score [1] & ( \D0|score [0] & ( \D0|score [3] ) ) ) # ( !\D0|score [1] & ( \D0|score [0] & ( !\D0|score [2] $ (!\D0|score [3]) ) ) ) # ( \D0|score [1] & ( !\D0|score [0] & ( (\D0|score [3]) # (\D0|score [2]) ) ) ) # ( 
// !\D0|score [1] & ( !\D0|score [0] ) )

	.dataa(gnd),
	.datab(!\D0|score [2]),
	.datac(gnd),
	.datad(!\D0|score [3]),
	.datae(!\D0|score [1]),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|h0|result~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|h0|result~5 .extended_lut = "off";
defparam \D0|h0|result~5 .lut_mask = 64'hFFFF33FF33CC00FF;
defparam \D0|h0|result~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N3
cyclonev_lcell_comb \D0|h0|result~6 (
// Equation(s):
// \D0|h0|result~6_combout  = ( \D0|score [3] & ( \D0|score [0] ) ) # ( !\D0|score [3] & ( \D0|score [0] & ( !\D0|score [1] $ (!\D0|score [2]) ) ) ) # ( \D0|score [3] & ( !\D0|score [0] & ( (!\D0|score [2]) # (\D0|score [1]) ) ) ) # ( !\D0|score [3] & ( 
// !\D0|score [0] & ( (\D0|score [2]) # (\D0|score [1]) ) ) )

	.dataa(gnd),
	.datab(!\D0|score [1]),
	.datac(!\D0|score [2]),
	.datad(gnd),
	.datae(!\D0|score [3]),
	.dataf(!\D0|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|h0|result~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|h0|result~6 .extended_lut = "off";
defparam \D0|h0|result~6 .lut_mask = 64'h3F3FF3F33C3CFFFF;
defparam \D0|h0|result~6 .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N45
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N49
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N51
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N52
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N55
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N57
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N59
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N15
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( !\VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [3] & ( (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [8] & \VGA|controller|xCounter [4])) ) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [7]),
	.dataf(!\VGA|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000001010000;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [0] & ( (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & \VGA|controller|xCounter [1])) ) )

	.dataa(!\VGA|controller|xCounter [5]),
	.datab(!\VGA|controller|xCounter [6]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000000008080808;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N57
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|xCounter [2] & \VGA|controller|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [2]),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N33
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N35
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N36
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N37
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N39
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N40
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N44
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N46
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [3] & ( \VGA|controller|xCounter [4] ) ) # ( !\VGA|controller|xCounter [3] & ( (\VGA|controller|xCounter [4] & (((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])) # 
// (\VGA|controller|xCounter [2]))) ) )

	.dataa(!\VGA|controller|xCounter [0]),
	.datab(!\VGA|controller|xCounter [4]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h0133013333333333;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & !\VGA|controller|VGA_HS1~0_combout )) # (\VGA|controller|xCounter [5] & 
// (\VGA|controller|xCounter [6] & \VGA|controller|VGA_HS1~0_combout ))) # (\VGA|controller|xCounter [8]) ) ) ) # ( !\VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] ) ) # ( \VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) ) # ( 
// !\VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|xCounter [5]),
	.datab(!\VGA|controller|xCounter [6]),
	.datac(!\VGA|controller|VGA_HS1~0_combout ),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(!\VGA|controller|xCounter [7]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFFFF81FF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N2
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N0
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N3
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~2  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(\VGA|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N4
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N8
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N11
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N13
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N15
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N16
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N18
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N19
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N21
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N24
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N25
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N27
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N29
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N54
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [5] & ( (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [7]))) ) )

	.dataa(!\VGA|controller|yCounter [6]),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h2000200000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N39
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [1] & ( \VGA|controller|yCounter [3] & ( (\VGA|controller|yCounter [2] & (!\VGA|controller|yCounter [4] & !\VGA|controller|yCounter [0])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(!\VGA|controller|yCounter [1]),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000030000000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N42
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|always1~1_combout  & (\VGA|controller|xCounter [2] & (\VGA|controller|Equal0~0_combout  & \VGA|controller|always1~2_combout ))) ) )

	.dataa(!\VGA|controller|always1~1_combout ),
	.datab(!\VGA|controller|xCounter [2]),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(!\VGA|controller|always1~2_combout ),
	.datae(!\VGA|controller|Equal0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000100000001;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N2
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N51
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [3] & ( (\VGA|controller|yCounter [2] & !\VGA|controller|yCounter [4]) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0000000030303030;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N48
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [5] & ( (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [7] & \VGA|controller|yCounter [8])) ) )

	.dataa(!\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N33
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|VGA_VS1~0_combout  & ( \VGA|controller|yCounter [9] ) ) # ( !\VGA|controller|VGA_VS1~0_combout  & ( \VGA|controller|yCounter [9] ) ) # ( \VGA|controller|VGA_VS1~0_combout  & ( 
// !\VGA|controller|yCounter [9] & ( (!\VGA|controller|always1~0_combout ) # (!\VGA|controller|yCounter [0] $ (\VGA|controller|yCounter [1])) ) ) ) # ( !\VGA|controller|VGA_VS1~0_combout  & ( !\VGA|controller|yCounter [9] ) )

	.dataa(!\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(!\VGA|controller|always1~0_combout ),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(!\VGA|controller|VGA_VS1~0_combout ),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFAF5FFFFFFFF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N34
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N28
dffeas \VGA|controller|yCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( !\VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] & ( (!\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter[9]~DUPLICATE_q  & !\VGA|controller|VGA_VS1~0_combout )) ) ) ) # ( 
// \VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] & ( (!\VGA|controller|yCounter[9]~DUPLICATE_q  & !\VGA|controller|VGA_VS1~0_combout ) ) ) ) # ( !\VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] & ( 
// (!\VGA|controller|yCounter[9]~DUPLICATE_q  & !\VGA|controller|VGA_VS1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|yCounter[9]~DUPLICATE_q ),
	.datad(!\VGA|controller|VGA_VS1~0_combout ),
	.datae(!\VGA|controller|xCounter [7]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hF000F000C0000000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N20
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y79_N3
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y79_N4
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \D0|Add3~13 (
// Equation(s):
// \D0|Add3~13_sumout  = SUM(( \D0|x_out [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add3~14  = CARRY(( \D0|x_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|x_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add3~13_sumout ),
	.cout(\D0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~13 .extended_lut = "off";
defparam \D0|Add3~13 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N30
cyclonev_lcell_comb \D0|Add5~13 (
// Equation(s):
// \D0|Add5~13_sumout  = SUM(( \D0|xcoord [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add5~14  = CARRY(( \D0|xcoord [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\D0|xcoord [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~13_sumout ),
	.cout(\D0|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~13 .extended_lut = "off";
defparam \D0|Add5~13 .lut_mask = 64'h0000000000003333;
defparam \D0|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N30
cyclonev_lcell_comb \D0|Add6~13 (
// Equation(s):
// \D0|Add6~13_sumout  = SUM(( \D0|Add5~13_sumout  ) + ( \D0|counter2 [0] ) + ( !VCC ))
// \D0|Add6~14  = CARRY(( \D0|Add5~13_sumout  ) + ( \D0|counter2 [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add6~13_sumout ),
	.cout(\D0|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~13 .extended_lut = "off";
defparam \D0|Add6~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \D0|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N0
cyclonev_lcell_comb \D0|Add14~13 (
// Equation(s):
// \D0|Add14~13_sumout  = SUM(( \D0|counter [0] ) + ( \D0|Add5~13_sumout  ) + ( !VCC ))
// \D0|Add14~14  = CARRY(( \D0|counter [0] ) + ( \D0|Add5~13_sumout  ) + ( !VCC ))

	.dataa(!\D0|counter [0]),
	.datab(gnd),
	.datac(!\D0|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add14~13_sumout ),
	.cout(\D0|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add14~13 .extended_lut = "off";
defparam \D0|Add14~13 .lut_mask = 64'h0000F0F000005555;
defparam \D0|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N24
cyclonev_lcell_comb \D0|ynew[2]~0 (
// Equation(s):
// \D0|ynew[2]~0_combout  = ( \C0|target2~q  & ( (\D0|counter10 [8] & ((!\C0|target~q ) # (\D0|counter3 [8]))) ) ) # ( !\C0|target2~q  & ( (!\C0|target~q ) # (\D0|counter3 [8]) ) )

	.dataa(!\C0|target~q ),
	.datab(!\D0|counter10 [8]),
	.datac(!\D0|counter3 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|target2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew[2]~0 .extended_lut = "off";
defparam \D0|ynew[2]~0 .lut_mask = 64'hAFAFAFAF23232323;
defparam \D0|ynew[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N27
cyclonev_lcell_comb \D0|ynew[2]~7 (
// Equation(s):
// \D0|ynew[2]~7_combout  = ( \D0|counter3 [8] & ( \D0|counter10 [8] & ( (!\D0|counter [8] & \C0|countsig~q ) ) ) ) # ( !\D0|counter3 [8] & ( \D0|counter10 [8] & ( ((!\D0|counter [8] & \C0|countsig~q )) # (\C0|target~q ) ) ) ) # ( \D0|counter3 [8] & ( 
// !\D0|counter10 [8] & ( (!\D0|counter [8] & (!\C0|target2~q  & \C0|countsig~q )) ) ) ) # ( !\D0|counter3 [8] & ( !\D0|counter10 [8] & ( (!\C0|target2~q  & (((!\D0|counter [8] & \C0|countsig~q )) # (\C0|target~q ))) ) ) )

	.dataa(!\D0|counter [8]),
	.datab(!\C0|target~q ),
	.datac(!\C0|target2~q ),
	.datad(!\C0|countsig~q ),
	.datae(!\D0|counter3 [8]),
	.dataf(!\D0|counter10 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew[2]~7 .extended_lut = "off";
defparam \D0|ynew[2]~7 .lut_mask = 64'h30B000A033BB00AA;
defparam \D0|ynew[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N0
cyclonev_lcell_comb \D0|xnew~5 (
// Equation(s):
// \D0|xnew~5_combout  = ( \D0|ynew[2]~7_combout  & ( \D0|counter3 [0] & ( (!\D0|ynew[2]~0_combout ) # (\D0|Add14~13_sumout ) ) ) ) # ( !\D0|ynew[2]~7_combout  & ( \D0|counter3 [0] & ( (!\D0|ynew[2]~0_combout  & ((\D0|counter10 [0]))) # 
// (\D0|ynew[2]~0_combout  & (\D0|Add6~13_sumout )) ) ) ) # ( \D0|ynew[2]~7_combout  & ( !\D0|counter3 [0] & ( (\D0|Add14~13_sumout  & \D0|ynew[2]~0_combout ) ) ) ) # ( !\D0|ynew[2]~7_combout  & ( !\D0|counter3 [0] & ( (!\D0|ynew[2]~0_combout  & 
// ((\D0|counter10 [0]))) # (\D0|ynew[2]~0_combout  & (\D0|Add6~13_sumout )) ) ) )

	.dataa(!\D0|Add6~13_sumout ),
	.datab(!\D0|Add14~13_sumout ),
	.datac(!\D0|ynew[2]~0_combout ),
	.datad(!\D0|counter10 [0]),
	.datae(!\D0|ynew[2]~7_combout ),
	.dataf(!\D0|counter3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew~5 .extended_lut = "off";
defparam \D0|xnew~5 .lut_mask = 64'h05F5030305F5F3F3;
defparam \D0|xnew~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N9
cyclonev_lcell_comb \D0|xnew[8]~1 (
// Equation(s):
// \D0|xnew[8]~1_combout  = ( \D0|counter3 [8] & ( \D0|counter10 [8] & ( (!\C0|countsig~q ) # (\D0|counter [8]) ) ) ) # ( !\D0|counter3 [8] & ( \D0|counter10 [8] & ( (!\C0|target~q  & ((!\C0|countsig~q ) # (\D0|counter [8]))) ) ) ) # ( \D0|counter3 [8] & ( 
// !\D0|counter10 [8] & ( (!\C0|target2~q  & ((!\C0|countsig~q ) # (\D0|counter [8]))) ) ) ) # ( !\D0|counter3 [8] & ( !\D0|counter10 [8] & ( (!\C0|target~q  & (!\C0|target2~q  & ((!\C0|countsig~q ) # (\D0|counter [8])))) ) ) )

	.dataa(!\D0|counter [8]),
	.datab(!\C0|target~q ),
	.datac(!\C0|target2~q ),
	.datad(!\C0|countsig~q ),
	.datae(!\D0|counter3 [8]),
	.dataf(!\D0|counter10 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew[8]~1 .extended_lut = "off";
defparam \D0|xnew[8]~1 .lut_mask = 64'hC040F050CC44FF55;
defparam \D0|xnew[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N48
cyclonev_lcell_comb \D0|xnew[7]~2 (
// Equation(s):
// \D0|xnew[7]~2_combout  = ( \D0|write~0_combout  & ( \D0|xnew[8]~1_combout  & ( (!\C0|waiting~q  & ((!\KEY[0]~input_o ) # (\D0|erasing~1_combout ))) ) ) ) # ( !\D0|write~0_combout  & ( \D0|xnew[8]~1_combout  & ( (!\C0|waiting~q  & !\KEY[0]~input_o ) ) ) ) 
// # ( \D0|write~0_combout  & ( !\D0|xnew[8]~1_combout  & ( !\C0|waiting~q  ) ) ) # ( !\D0|write~0_combout  & ( !\D0|xnew[8]~1_combout  & ( (!\C0|waiting~q  & !\KEY[0]~input_o ) ) ) )

	.dataa(!\C0|waiting~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|erasing~1_combout ),
	.datad(gnd),
	.datae(!\D0|write~0_combout ),
	.dataf(!\D0|xnew[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew[7]~2 .extended_lut = "off";
defparam \D0|xnew[7]~2 .lut_mask = 64'h8888AAAA88888A8A;
defparam \D0|xnew[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N1
dffeas \D0|xnew[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xnew~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xnew [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xnew[0] .is_wysiwyg = "true";
defparam \D0|xnew[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \D0|Add3~9 (
// Equation(s):
// \D0|Add3~9_sumout  = SUM(( \D0|x_out [6] ) + ( GND ) + ( \D0|Add3~34  ))
// \D0|Add3~10  = CARRY(( \D0|x_out [6] ) + ( GND ) + ( \D0|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|x_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add3~9_sumout ),
	.cout(\D0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~9 .extended_lut = "off";
defparam \D0|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \D0|Add3~5 (
// Equation(s):
// \D0|Add3~5_sumout  = SUM(( \D0|x_out [7] ) + ( GND ) + ( \D0|Add3~10  ))
// \D0|Add3~6  = CARRY(( \D0|x_out [7] ) + ( GND ) + ( \D0|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|x_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add3~5_sumout ),
	.cout(\D0|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~5 .extended_lut = "off";
defparam \D0|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N33
cyclonev_lcell_comb \D0|Add5~17 (
// Equation(s):
// \D0|Add5~17_sumout  = SUM(( \D0|xcoord [1] ) + ( GND ) + ( \D0|Add5~14  ))
// \D0|Add5~18  = CARRY(( \D0|xcoord [1] ) + ( GND ) + ( \D0|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xcoord [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~17_sumout ),
	.cout(\D0|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~17 .extended_lut = "off";
defparam \D0|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N36
cyclonev_lcell_comb \D0|Add5~21 (
// Equation(s):
// \D0|Add5~21_sumout  = SUM(( \D0|xcoord [2] ) + ( VCC ) + ( \D0|Add5~18  ))
// \D0|Add5~22  = CARRY(( \D0|xcoord [2] ) + ( VCC ) + ( \D0|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xcoord [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~21_sumout ),
	.cout(\D0|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~21 .extended_lut = "off";
defparam \D0|Add5~21 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N39
cyclonev_lcell_comb \D0|Add5~25 (
// Equation(s):
// \D0|Add5~25_sumout  = SUM(( \D0|xcoord [3] ) + ( GND ) + ( \D0|Add5~22  ))
// \D0|Add5~26  = CARRY(( \D0|xcoord [3] ) + ( GND ) + ( \D0|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xcoord [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~25_sumout ),
	.cout(\D0|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~25 .extended_lut = "off";
defparam \D0|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N42
cyclonev_lcell_comb \D0|Add5~29 (
// Equation(s):
// \D0|Add5~29_sumout  = SUM(( \D0|xcoord [4] ) + ( GND ) + ( \D0|Add5~26  ))
// \D0|Add5~30  = CARRY(( \D0|xcoord [4] ) + ( GND ) + ( \D0|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xcoord [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~29_sumout ),
	.cout(\D0|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~29 .extended_lut = "off";
defparam \D0|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N45
cyclonev_lcell_comb \D0|Add5~33 (
// Equation(s):
// \D0|Add5~33_sumout  = SUM(( \D0|xcoord [5] ) + ( VCC ) + ( \D0|Add5~30  ))
// \D0|Add5~34  = CARRY(( \D0|xcoord [5] ) + ( VCC ) + ( \D0|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xcoord [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~33_sumout ),
	.cout(\D0|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~33 .extended_lut = "off";
defparam \D0|Add5~33 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N48
cyclonev_lcell_comb \D0|Add5~9 (
// Equation(s):
// \D0|Add5~9_sumout  = SUM(( \D0|xcoord [6] ) + ( GND ) + ( \D0|Add5~34  ))
// \D0|Add5~10  = CARRY(( \D0|xcoord [6] ) + ( GND ) + ( \D0|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xcoord [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~9_sumout ),
	.cout(\D0|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~9 .extended_lut = "off";
defparam \D0|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N51
cyclonev_lcell_comb \D0|Add5~5 (
// Equation(s):
// \D0|Add5~5_sumout  = SUM(( \D0|xcoord [7] ) + ( GND ) + ( \D0|Add5~10  ))
// \D0|Add5~6  = CARRY(( \D0|xcoord [7] ) + ( GND ) + ( \D0|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|xcoord [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~5_sumout ),
	.cout(\D0|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~5 .extended_lut = "off";
defparam \D0|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N33
cyclonev_lcell_comb \D0|Add6~17 (
// Equation(s):
// \D0|Add6~17_sumout  = SUM(( \D0|Add5~17_sumout  ) + ( \D0|counter2 [1] ) + ( \D0|Add6~14  ))
// \D0|Add6~18  = CARRY(( \D0|Add5~17_sumout  ) + ( \D0|counter2 [1] ) + ( \D0|Add6~14  ))

	.dataa(!\D0|Add5~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter2 [1]),
	.datag(gnd),
	.cin(\D0|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add6~17_sumout ),
	.cout(\D0|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~17 .extended_lut = "off";
defparam \D0|Add6~17 .lut_mask = 64'h0000FF0000005555;
defparam \D0|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N36
cyclonev_lcell_comb \D0|Add6~21 (
// Equation(s):
// \D0|Add6~21_sumout  = SUM(( \D0|counter2 [2] ) + ( \D0|Add5~21_sumout  ) + ( \D0|Add6~18  ))
// \D0|Add6~22  = CARRY(( \D0|counter2 [2] ) + ( \D0|Add5~21_sumout  ) + ( \D0|Add6~18  ))

	.dataa(gnd),
	.datab(!\D0|counter2 [2]),
	.datac(!\D0|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add6~21_sumout ),
	.cout(\D0|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~21 .extended_lut = "off";
defparam \D0|Add6~21 .lut_mask = 64'h0000F0F000003333;
defparam \D0|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N39
cyclonev_lcell_comb \D0|Add6~25 (
// Equation(s):
// \D0|Add6~25_sumout  = SUM(( \D0|counter2 [3] ) + ( \D0|Add5~25_sumout  ) + ( \D0|Add6~22  ))
// \D0|Add6~26  = CARRY(( \D0|counter2 [3] ) + ( \D0|Add5~25_sumout  ) + ( \D0|Add6~22  ))

	.dataa(!\D0|counter2 [3]),
	.datab(gnd),
	.datac(!\D0|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add6~25_sumout ),
	.cout(\D0|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~25 .extended_lut = "off";
defparam \D0|Add6~25 .lut_mask = 64'h0000F0F000005555;
defparam \D0|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N42
cyclonev_lcell_comb \D0|Add6~29 (
// Equation(s):
// \D0|Add6~29_sumout  = SUM(( GND ) + ( \D0|Add5~29_sumout  ) + ( \D0|Add6~26  ))
// \D0|Add6~30  = CARRY(( GND ) + ( \D0|Add5~29_sumout  ) + ( \D0|Add6~26  ))

	.dataa(gnd),
	.datab(!\D0|Add5~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add6~29_sumout ),
	.cout(\D0|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~29 .extended_lut = "off";
defparam \D0|Add6~29 .lut_mask = 64'h0000CCCC00000000;
defparam \D0|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N45
cyclonev_lcell_comb \D0|Add6~33 (
// Equation(s):
// \D0|Add6~33_sumout  = SUM(( GND ) + ( \D0|Add5~33_sumout  ) + ( \D0|Add6~30  ))
// \D0|Add6~34  = CARRY(( GND ) + ( \D0|Add5~33_sumout  ) + ( \D0|Add6~30  ))

	.dataa(!\D0|Add5~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add6~33_sumout ),
	.cout(\D0|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~33 .extended_lut = "off";
defparam \D0|Add6~33 .lut_mask = 64'h0000AAAA00000000;
defparam \D0|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N48
cyclonev_lcell_comb \D0|Add6~9 (
// Equation(s):
// \D0|Add6~9_sumout  = SUM(( GND ) + ( \D0|Add5~9_sumout  ) + ( \D0|Add6~34  ))
// \D0|Add6~10  = CARRY(( GND ) + ( \D0|Add5~9_sumout  ) + ( \D0|Add6~34  ))

	.dataa(gnd),
	.datab(!\D0|Add5~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add6~9_sumout ),
	.cout(\D0|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~9 .extended_lut = "off";
defparam \D0|Add6~9 .lut_mask = 64'h0000CCCC00000000;
defparam \D0|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N51
cyclonev_lcell_comb \D0|Add6~5 (
// Equation(s):
// \D0|Add6~5_sumout  = SUM(( GND ) + ( \D0|Add5~5_sumout  ) + ( \D0|Add6~10  ))
// \D0|Add6~6  = CARRY(( GND ) + ( \D0|Add5~5_sumout  ) + ( \D0|Add6~10  ))

	.dataa(!\D0|Add5~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add6~5_sumout ),
	.cout(\D0|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~5 .extended_lut = "off";
defparam \D0|Add6~5 .lut_mask = 64'h0000AAAA00000000;
defparam \D0|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N3
cyclonev_lcell_comb \D0|Add14~17 (
// Equation(s):
// \D0|Add14~17_sumout  = SUM(( \D0|counter [1] ) + ( \D0|Add5~17_sumout  ) + ( \D0|Add14~14  ))
// \D0|Add14~18  = CARRY(( \D0|counter [1] ) + ( \D0|Add5~17_sumout  ) + ( \D0|Add14~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|Add5~17_sumout ),
	.datag(gnd),
	.cin(\D0|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add14~17_sumout ),
	.cout(\D0|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add14~17 .extended_lut = "off";
defparam \D0|Add14~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \D0|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N6
cyclonev_lcell_comb \D0|Add14~21 (
// Equation(s):
// \D0|Add14~21_sumout  = SUM(( \D0|counter [2] ) + ( \D0|Add5~21_sumout  ) + ( \D0|Add14~18  ))
// \D0|Add14~22  = CARRY(( \D0|counter [2] ) + ( \D0|Add5~21_sumout  ) + ( \D0|Add14~18  ))

	.dataa(gnd),
	.datab(!\D0|counter [2]),
	.datac(!\D0|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add14~21_sumout ),
	.cout(\D0|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add14~21 .extended_lut = "off";
defparam \D0|Add14~21 .lut_mask = 64'h0000F0F000003333;
defparam \D0|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N9
cyclonev_lcell_comb \D0|Add14~25 (
// Equation(s):
// \D0|Add14~25_sumout  = SUM(( \D0|counter [3] ) + ( \D0|Add5~25_sumout  ) + ( \D0|Add14~22  ))
// \D0|Add14~26  = CARRY(( \D0|counter [3] ) + ( \D0|Add5~25_sumout  ) + ( \D0|Add14~22  ))

	.dataa(!\D0|counter [3]),
	.datab(gnd),
	.datac(!\D0|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add14~25_sumout ),
	.cout(\D0|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add14~25 .extended_lut = "off";
defparam \D0|Add14~25 .lut_mask = 64'h0000F0F000005555;
defparam \D0|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N12
cyclonev_lcell_comb \D0|Add14~29 (
// Equation(s):
// \D0|Add14~29_sumout  = SUM(( GND ) + ( \D0|Add5~29_sumout  ) + ( \D0|Add14~26  ))
// \D0|Add14~30  = CARRY(( GND ) + ( \D0|Add5~29_sumout  ) + ( \D0|Add14~26  ))

	.dataa(gnd),
	.datab(!\D0|Add5~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add14~29_sumout ),
	.cout(\D0|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add14~29 .extended_lut = "off";
defparam \D0|Add14~29 .lut_mask = 64'h0000CCCC00000000;
defparam \D0|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N15
cyclonev_lcell_comb \D0|Add14~33 (
// Equation(s):
// \D0|Add14~33_sumout  = SUM(( GND ) + ( \D0|Add5~33_sumout  ) + ( \D0|Add14~30  ))
// \D0|Add14~34  = CARRY(( GND ) + ( \D0|Add5~33_sumout  ) + ( \D0|Add14~30  ))

	.dataa(!\D0|Add5~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add14~33_sumout ),
	.cout(\D0|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add14~33 .extended_lut = "off";
defparam \D0|Add14~33 .lut_mask = 64'h0000AAAA00000000;
defparam \D0|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N18
cyclonev_lcell_comb \D0|Add14~9 (
// Equation(s):
// \D0|Add14~9_sumout  = SUM(( GND ) + ( \D0|Add5~9_sumout  ) + ( \D0|Add14~34  ))
// \D0|Add14~10  = CARRY(( GND ) + ( \D0|Add5~9_sumout  ) + ( \D0|Add14~34  ))

	.dataa(gnd),
	.datab(!\D0|Add5~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add14~9_sumout ),
	.cout(\D0|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add14~9 .extended_lut = "off";
defparam \D0|Add14~9 .lut_mask = 64'h0000CCCC00000000;
defparam \D0|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N21
cyclonev_lcell_comb \D0|Add14~5 (
// Equation(s):
// \D0|Add14~5_sumout  = SUM(( GND ) + ( \D0|Add5~5_sumout  ) + ( \D0|Add14~10  ))
// \D0|Add14~6  = CARRY(( GND ) + ( \D0|Add5~5_sumout  ) + ( \D0|Add14~10  ))

	.dataa(!\D0|Add5~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add14~5_sumout ),
	.cout(\D0|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add14~5 .extended_lut = "off";
defparam \D0|Add14~5 .lut_mask = 64'h0000AAAA00000000;
defparam \D0|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N39
cyclonev_lcell_comb \D0|xnew~3 (
// Equation(s):
// \D0|xnew~3_combout  = ( \D0|Add14~5_sumout  & ( \KEY[0]~input_o  & ( (\D0|ynew[2]~0_combout  & ((\D0|drawing~1_combout ) # (\D0|Add6~5_sumout ))) ) ) ) # ( !\D0|Add14~5_sumout  & ( \KEY[0]~input_o  & ( (\D0|Add6~5_sumout  & (!\D0|drawing~1_combout  & 
// \D0|ynew[2]~0_combout )) ) ) )

	.dataa(!\D0|Add6~5_sumout ),
	.datab(!\D0|drawing~1_combout ),
	.datac(!\D0|ynew[2]~0_combout ),
	.datad(gnd),
	.datae(!\D0|Add14~5_sumout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew~3 .extended_lut = "off";
defparam \D0|xnew~3 .lut_mask = 64'h0000000004040707;
defparam \D0|xnew~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N40
dffeas \D0|xnew[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xnew~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xnew [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xnew[7] .is_wysiwyg = "true";
defparam \D0|xnew[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N45
cyclonev_lcell_comb \D0|x_out[7]~2 (
// Equation(s):
// \D0|x_out[7]~2_combout  = ( !\C0|waiting~q  & ( \KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|waiting~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x_out[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x_out[7]~2 .extended_lut = "off";
defparam \D0|x_out[7]~2 .lut_mask = 64'h5555555500000000;
defparam \D0|x_out[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N0
cyclonev_lcell_comb \D0|Add0~57 (
// Equation(s):
// \D0|Add0~57_sumout  = SUM(( \D0|counter6 [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add0~58  = CARRY(( \D0|counter6 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter6 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~57_sumout ),
	.cout(\D0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~57 .extended_lut = "off";
defparam \D0|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \D0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N12
cyclonev_lcell_comb \D0|Add0~41 (
// Equation(s):
// \D0|Add0~41_sumout  = SUM(( \D0|counter6 [4] ) + ( GND ) + ( \D0|Add0~46  ))
// \D0|Add0~42  = CARRY(( \D0|counter6 [4] ) + ( GND ) + ( \D0|Add0~46  ))

	.dataa(gnd),
	.datab(!\D0|counter6 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~41_sumout ),
	.cout(\D0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~41 .extended_lut = "off";
defparam \D0|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N15
cyclonev_lcell_comb \D0|Add0~37 (
// Equation(s):
// \D0|Add0~37_sumout  = SUM(( \D0|counter6 [5] ) + ( GND ) + ( \D0|Add0~42  ))
// \D0|Add0~38  = CARRY(( \D0|counter6 [5] ) + ( GND ) + ( \D0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter6 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~37_sumout ),
	.cout(\D0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~37 .extended_lut = "off";
defparam \D0|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N42
cyclonev_lcell_comb \D0|counter6[8]~1 (
// Equation(s):
// \D0|counter6[8]~1_combout  = ( \D0|write2~q  & ( (!\KEY[0]~input_o ) # (\C0|waiting~q ) ) ) # ( !\D0|write2~q  & ( ((!\KEY[0]~input_o ) # (\C0|gameoversig~q )) # (\C0|waiting~q ) ) )

	.dataa(!\C0|waiting~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\C0|gameoversig~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter6[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter6[8]~1 .extended_lut = "off";
defparam \D0|counter6[8]~1 .lut_mask = 64'hDFDFDFDFDDDDDDDD;
defparam \D0|counter6[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N17
dffeas \D0|counter6[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[5] .is_wysiwyg = "true";
defparam \D0|counter6[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N18
cyclonev_lcell_comb \D0|Add0~33 (
// Equation(s):
// \D0|Add0~33_sumout  = SUM(( \D0|counter6 [6] ) + ( GND ) + ( \D0|Add0~38  ))
// \D0|Add0~34  = CARRY(( \D0|counter6 [6] ) + ( GND ) + ( \D0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter6 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~33_sumout ),
	.cout(\D0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~33 .extended_lut = "off";
defparam \D0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N20
dffeas \D0|counter6[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[6] .is_wysiwyg = "true";
defparam \D0|counter6[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N21
cyclonev_lcell_comb \D0|Add0~29 (
// Equation(s):
// \D0|Add0~29_sumout  = SUM(( \D0|counter6 [7] ) + ( GND ) + ( \D0|Add0~34  ))
// \D0|Add0~30  = CARRY(( \D0|counter6 [7] ) + ( GND ) + ( \D0|Add0~34  ))

	.dataa(!\D0|counter6 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~29_sumout ),
	.cout(\D0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~29 .extended_lut = "off";
defparam \D0|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N23
dffeas \D0|counter6[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[7] .is_wysiwyg = "true";
defparam \D0|counter6[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N24
cyclonev_lcell_comb \D0|Add0~25 (
// Equation(s):
// \D0|Add0~25_sumout  = SUM(( \D0|counter6 [8] ) + ( GND ) + ( \D0|Add0~30  ))
// \D0|Add0~26  = CARRY(( \D0|counter6 [8] ) + ( GND ) + ( \D0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter6 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~25_sumout ),
	.cout(\D0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~25 .extended_lut = "off";
defparam \D0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N26
dffeas \D0|counter6[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[8] .is_wysiwyg = "true";
defparam \D0|counter6[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N27
cyclonev_lcell_comb \D0|Add0~5 (
// Equation(s):
// \D0|Add0~5_sumout  = SUM(( \D0|counter6 [9] ) + ( GND ) + ( \D0|Add0~26  ))
// \D0|Add0~6  = CARRY(( \D0|counter6 [9] ) + ( GND ) + ( \D0|Add0~26  ))

	.dataa(!\D0|counter6 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~5_sumout ),
	.cout(\D0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~5 .extended_lut = "off";
defparam \D0|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N29
dffeas \D0|counter6[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[9] .is_wysiwyg = "true";
defparam \D0|counter6[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N30
cyclonev_lcell_comb \D0|Add0~1 (
// Equation(s):
// \D0|Add0~1_sumout  = SUM(( \D0|counter6 [10] ) + ( GND ) + ( \D0|Add0~6  ))
// \D0|Add0~2  = CARRY(( \D0|counter6 [10] ) + ( GND ) + ( \D0|Add0~6  ))

	.dataa(gnd),
	.datab(!\D0|counter6 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~1_sumout ),
	.cout(\D0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~1 .extended_lut = "off";
defparam \D0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N32
dffeas \D0|counter6[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[10] .is_wysiwyg = "true";
defparam \D0|counter6[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N33
cyclonev_lcell_comb \D0|Add0~65 (
// Equation(s):
// \D0|Add0~65_sumout  = SUM(( \D0|counter6 [11] ) + ( GND ) + ( \D0|Add0~2  ))
// \D0|Add0~66  = CARRY(( \D0|counter6 [11] ) + ( GND ) + ( \D0|Add0~2  ))

	.dataa(!\D0|counter6 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~65_sumout ),
	.cout(\D0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~65 .extended_lut = "off";
defparam \D0|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N35
dffeas \D0|counter6[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[11] .is_wysiwyg = "true";
defparam \D0|counter6[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N36
cyclonev_lcell_comb \D0|Add0~61 (
// Equation(s):
// \D0|Add0~61_sumout  = SUM(( \D0|counter6 [12] ) + ( GND ) + ( \D0|Add0~66  ))
// \D0|Add0~62  = CARRY(( \D0|counter6 [12] ) + ( GND ) + ( \D0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter6 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~61_sumout ),
	.cout(\D0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~61 .extended_lut = "off";
defparam \D0|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N38
dffeas \D0|counter6[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[12] .is_wysiwyg = "true";
defparam \D0|counter6[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N39
cyclonev_lcell_comb \D0|Add0~9 (
// Equation(s):
// \D0|Add0~9_sumout  = SUM(( \D0|counter6 [13] ) + ( GND ) + ( \D0|Add0~62  ))
// \D0|Add0~10  = CARRY(( \D0|counter6 [13] ) + ( GND ) + ( \D0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter6 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~9_sumout ),
	.cout(\D0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~9 .extended_lut = "off";
defparam \D0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N41
dffeas \D0|counter6[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[13] .is_wysiwyg = "true";
defparam \D0|counter6[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N42
cyclonev_lcell_comb \D0|Add0~13 (
// Equation(s):
// \D0|Add0~13_sumout  = SUM(( \D0|counter6 [14] ) + ( GND ) + ( \D0|Add0~10  ))
// \D0|Add0~14  = CARRY(( \D0|counter6 [14] ) + ( GND ) + ( \D0|Add0~10  ))

	.dataa(gnd),
	.datab(!\D0|counter6 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~13_sumout ),
	.cout(\D0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~13 .extended_lut = "off";
defparam \D0|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N44
dffeas \D0|counter6[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[14] .is_wysiwyg = "true";
defparam \D0|counter6[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N45
cyclonev_lcell_comb \D0|Add0~21 (
// Equation(s):
// \D0|Add0~21_sumout  = SUM(( \D0|counter6 [15] ) + ( GND ) + ( \D0|Add0~14  ))
// \D0|Add0~22  = CARRY(( \D0|counter6 [15] ) + ( GND ) + ( \D0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter6 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~21_sumout ),
	.cout(\D0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~21 .extended_lut = "off";
defparam \D0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N47
dffeas \D0|counter6[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[15] .is_wysiwyg = "true";
defparam \D0|counter6[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N48
cyclonev_lcell_comb \D0|Add0~17 (
// Equation(s):
// \D0|Add0~17_sumout  = SUM(( \D0|counter6 [16] ) + ( GND ) + ( \D0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter6 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~17 .extended_lut = "off";
defparam \D0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N50
dffeas \D0|counter6[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[16] .is_wysiwyg = "true";
defparam \D0|counter6[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N57
cyclonev_lcell_comb \D0|Equal0~0 (
// Equation(s):
// \D0|Equal0~0_combout  = ( !\D0|counter6 [9] & ( \D0|counter6 [13] & ( (!\D0|counter6 [15] & (\D0|counter6 [16] & !\D0|counter6 [14])) ) ) )

	.dataa(!\D0|counter6 [15]),
	.datab(gnd),
	.datac(!\D0|counter6 [16]),
	.datad(!\D0|counter6 [14]),
	.datae(!\D0|counter6 [9]),
	.dataf(!\D0|counter6 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal0~0 .extended_lut = "off";
defparam \D0|Equal0~0 .lut_mask = 64'h000000000A000000;
defparam \D0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N27
cyclonev_lcell_comb \D0|Equal0~2 (
// Equation(s):
// \D0|Equal0~2_combout  = ( !\D0|counter6 [12] & ( (!\D0|counter6 [0] & (\D0|counter6 [11] & (!\D0|counter6 [2] & !\D0|counter6 [1]))) ) )

	.dataa(!\D0|counter6 [0]),
	.datab(!\D0|counter6 [11]),
	.datac(!\D0|counter6 [2]),
	.datad(!\D0|counter6 [1]),
	.datae(gnd),
	.dataf(!\D0|counter6 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal0~2 .extended_lut = "off";
defparam \D0|Equal0~2 .lut_mask = 64'h2000200000000000;
defparam \D0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N15
cyclonev_lcell_comb \D0|color[7]~10 (
// Equation(s):
// \D0|color[7]~10_combout  = ( \C0|waiting~q  & ( \D0|Equal0~2_combout  ) ) # ( !\C0|waiting~q  & ( \D0|Equal0~2_combout  & ( (!\KEY[0]~input_o ) # ((\D0|counter6 [10] & (\D0|Equal0~0_combout  & \D0|Equal0~1_combout ))) ) ) ) # ( \C0|waiting~q  & ( 
// !\D0|Equal0~2_combout  ) ) # ( !\C0|waiting~q  & ( !\D0|Equal0~2_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\D0|counter6 [10]),
	.datab(!\D0|Equal0~0_combout ),
	.datac(!\D0|Equal0~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\C0|waiting~q ),
	.dataf(!\D0|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color[7]~10 .extended_lut = "off";
defparam \D0|color[7]~10 .lut_mask = 64'hFF00FFFFFF01FFFF;
defparam \D0|color[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N2
dffeas \D0|counter6[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[0] .is_wysiwyg = "true";
defparam \D0|counter6[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N3
cyclonev_lcell_comb \D0|Add0~53 (
// Equation(s):
// \D0|Add0~53_sumout  = SUM(( \D0|counter6 [1] ) + ( GND ) + ( \D0|Add0~58  ))
// \D0|Add0~54  = CARRY(( \D0|counter6 [1] ) + ( GND ) + ( \D0|Add0~58  ))

	.dataa(!\D0|counter6 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~53_sumout ),
	.cout(\D0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~53 .extended_lut = "off";
defparam \D0|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N5
dffeas \D0|counter6[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[1] .is_wysiwyg = "true";
defparam \D0|counter6[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N6
cyclonev_lcell_comb \D0|Add0~49 (
// Equation(s):
// \D0|Add0~49_sumout  = SUM(( \D0|counter6 [2] ) + ( GND ) + ( \D0|Add0~54  ))
// \D0|Add0~50  = CARRY(( \D0|counter6 [2] ) + ( GND ) + ( \D0|Add0~54  ))

	.dataa(gnd),
	.datab(!\D0|counter6 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~49_sumout ),
	.cout(\D0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~49 .extended_lut = "off";
defparam \D0|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N8
dffeas \D0|counter6[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[2] .is_wysiwyg = "true";
defparam \D0|counter6[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N9
cyclonev_lcell_comb \D0|Add0~45 (
// Equation(s):
// \D0|Add0~45_sumout  = SUM(( \D0|counter6 [3] ) + ( GND ) + ( \D0|Add0~50  ))
// \D0|Add0~46  = CARRY(( \D0|counter6 [3] ) + ( GND ) + ( \D0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter6 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~45_sumout ),
	.cout(\D0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~45 .extended_lut = "off";
defparam \D0|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N11
dffeas \D0|counter6[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[3] .is_wysiwyg = "true";
defparam \D0|counter6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y13_N14
dffeas \D0|counter6[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|color[7]~10_combout ),
	.sload(gnd),
	.ena(\D0|counter6[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|counter6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|counter6[4] .is_wysiwyg = "true";
defparam \D0|counter6[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N42
cyclonev_lcell_comb \D0|Equal0~1 (
// Equation(s):
// \D0|Equal0~1_combout  = ( !\D0|counter6 [6] & ( !\D0|counter6 [5] & ( (!\D0|counter6 [4] & (!\D0|counter6 [3] & (!\D0|counter6 [7] & !\D0|counter6 [8]))) ) ) )

	.dataa(!\D0|counter6 [4]),
	.datab(!\D0|counter6 [3]),
	.datac(!\D0|counter6 [7]),
	.datad(!\D0|counter6 [8]),
	.datae(!\D0|counter6 [6]),
	.dataf(!\D0|counter6 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal0~1 .extended_lut = "off";
defparam \D0|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \D0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N24
cyclonev_lcell_comb \D0|write2~0 (
// Equation(s):
// \D0|write2~0_combout  = ( \D0|Equal0~0_combout  & ( (\C0|gameoversig~q  & (\D0|Equal0~1_combout  & (\D0|Equal0~2_combout  & \D0|counter6 [10]))) ) )

	.dataa(!\C0|gameoversig~q ),
	.datab(!\D0|Equal0~1_combout ),
	.datac(!\D0|Equal0~2_combout ),
	.datad(!\D0|counter6 [10]),
	.datae(gnd),
	.dataf(!\D0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|write2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|write2~0 .extended_lut = "off";
defparam \D0|write2~0 .lut_mask = 64'h0000000000010001;
defparam \D0|write2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N48
cyclonev_lcell_comb \D0|write2~1 (
// Equation(s):
// \D0|write2~1_combout  = ( \D0|write2~q  & ( \KEY[1]~input_o  & ( (!\C0|buttonsig~q ) # ((!\D0|write~0_combout ) # (\D0|write2~0_combout )) ) ) ) # ( !\D0|write2~q  & ( \KEY[1]~input_o  & ( \D0|write2~0_combout  ) ) ) # ( \D0|write2~q  & ( !\KEY[1]~input_o 
//  & ( (!\D0|write~0_combout ) # ((\D0|always0~2_combout ) # (\D0|write2~0_combout )) ) ) ) # ( !\D0|write2~q  & ( !\KEY[1]~input_o  & ( \D0|write2~0_combout  ) ) )

	.dataa(!\C0|buttonsig~q ),
	.datab(!\D0|write~0_combout ),
	.datac(!\D0|write2~0_combout ),
	.datad(!\D0|always0~2_combout ),
	.datae(!\D0|write2~q ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|write2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|write2~1 .extended_lut = "off";
defparam \D0|write2~1 .lut_mask = 64'h0F0FCFFF0F0FEFEF;
defparam \D0|write2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y13_N50
dffeas \D0|write2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|write2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(!\C0|waiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|write2 .is_wysiwyg = "true";
defparam \D0|write2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N39
cyclonev_lcell_comb \D0|x_out~6 (
// Equation(s):
// \D0|x_out~6_combout  = ( \D0|donestartpg~q  & ( (!\C0|gameoversig~q  & ((!\D0|write~q ) # ((!\C0|drawstartpg~q )))) # (\C0|gameoversig~q  & (((!\D0|write2~q )))) ) ) # ( !\D0|donestartpg~q  & ( (!\C0|gameoversig~q  & (!\D0|write~q  & ((\C0|drawstartpg~q 
// )))) # (\C0|gameoversig~q  & (((!\D0|write2~q )))) ) )

	.dataa(!\C0|gameoversig~q ),
	.datab(!\D0|write~q ),
	.datac(!\D0|write2~q ),
	.datad(!\C0|drawstartpg~q ),
	.datae(gnd),
	.dataf(!\D0|donestartpg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x_out~6 .extended_lut = "off";
defparam \D0|x_out~6 .lut_mask = 64'h50D850D8FAD8FAD8;
defparam \D0|x_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N24
cyclonev_lcell_comb \C0|WideOr0~0 (
// Equation(s):
// \C0|WideOr0~0_combout  = ( \C0|current_state [3] & ( \C0|current_state [2] & ( (!\C0|current_state [0] & (!\C0|current_state [1] & !\C0|current_state [4])) ) ) ) # ( !\C0|current_state [3] & ( \C0|current_state [2] & ( (\C0|current_state [0] & 
// (!\C0|current_state [1] & !\C0|current_state [4])) ) ) ) # ( \C0|current_state [3] & ( !\C0|current_state [2] & ( (\C0|current_state [0] & (!\C0|current_state [1] & !\C0|current_state [4])) ) ) ) # ( !\C0|current_state [3] & ( !\C0|current_state [2] & ( 
// !\C0|current_state [0] $ (!\C0|current_state [1]) ) ) )

	.dataa(!\C0|current_state [0]),
	.datab(!\C0|current_state [1]),
	.datac(!\C0|current_state [4]),
	.datad(gnd),
	.datae(!\C0|current_state [3]),
	.dataf(!\C0|current_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|WideOr0~0 .extended_lut = "off";
defparam \C0|WideOr0~0 .lut_mask = 64'h6666404040408080;
defparam \C0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N26
dffeas \C0|enablewrite (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|enablewrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|enablewrite .is_wysiwyg = "true";
defparam \C0|enablewrite .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N9
cyclonev_lcell_comb \D0|x_out[7]~5 (
// Equation(s):
// \D0|x_out[7]~5_combout  = ( !\C0|start~q  & ( (!\C0|gameoversig~q  & (!\C0|enablewrite~q  & !\C0|drawstartpg~q )) ) )

	.dataa(!\C0|gameoversig~q ),
	.datab(gnd),
	.datac(!\C0|enablewrite~q ),
	.datad(!\C0|drawstartpg~q ),
	.datae(gnd),
	.dataf(!\C0|start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x_out[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x_out[7]~5 .extended_lut = "off";
defparam \D0|x_out[7]~5 .lut_mask = 64'hA000A00000000000;
defparam \D0|x_out[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N15
cyclonev_lcell_comb \D0|x_out[7]~4 (
// Equation(s):
// \D0|x_out[7]~4_combout  = ( \D0|always0~0_combout  & ( (!\KEY[1]~input_o  & (\D0|always0~1_combout )) # (\KEY[1]~input_o  & ((!\C0|buttonsig~q ))) ) ) # ( !\D0|always0~0_combout  & ( (\KEY[1]~input_o  & !\C0|buttonsig~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\D0|always0~1_combout ),
	.datac(gnd),
	.datad(!\C0|buttonsig~q ),
	.datae(gnd),
	.dataf(!\D0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x_out[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x_out[7]~4 .extended_lut = "off";
defparam \D0|x_out[7]~4 .lut_mask = 64'h5500550077227722;
defparam \D0|x_out[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \D0|x_out[7]~7 (
// Equation(s):
// \D0|x_out[7]~7_combout  = ( \D0|x_out[7]~4_combout  & ( (!\D0|x_out[7]~2_combout ) # ((\D0|x_out~6_combout  & !\D0|x_out[7]~5_combout )) ) ) # ( !\D0|x_out[7]~4_combout  & ( (!\D0|x_out[7]~2_combout ) # (\D0|x_out~6_combout ) ) )

	.dataa(!\D0|x_out[7]~2_combout ),
	.datab(!\D0|x_out~6_combout ),
	.datac(!\D0|x_out[7]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|x_out[7]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x_out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x_out[7]~7 .extended_lut = "off";
defparam \D0|x_out[7]~7 .lut_mask = 64'hBBBBBBBBBABABABA;
defparam \D0|x_out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N23
dffeas \D0|x_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add3~5_sumout ),
	.asdata(\D0|xnew [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x_out[7]~3_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|x_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x_out[7] .is_wysiwyg = "true";
defparam \D0|x_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \D0|Equal2~1 (
// Equation(s):
// \D0|Equal2~1_combout  = ( !\D0|x_out [6] & ( (\D0|x_out [1] & !\D0|x_out [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|x_out [1]),
	.datad(!\D0|x_out [7]),
	.datae(gnd),
	.dataf(!\D0|x_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal2~1 .extended_lut = "off";
defparam \D0|Equal2~1 .lut_mask = 64'h0F000F0000000000;
defparam \D0|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \D0|Add3~1 (
// Equation(s):
// \D0|Add3~1_sumout  = SUM(( \D0|x_out [8] ) + ( GND ) + ( \D0|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|x_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~1 .extended_lut = "off";
defparam \D0|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N54
cyclonev_lcell_comb \D0|Add5~1 (
// Equation(s):
// \D0|Add5~1_sumout  = SUM(( \D0|xcoord [8] ) + ( GND ) + ( \D0|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|xcoord [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~1 .extended_lut = "off";
defparam \D0|Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N54
cyclonev_lcell_comb \D0|Add6~1 (
// Equation(s):
// \D0|Add6~1_sumout  = SUM(( GND ) + ( \D0|Add5~1_sumout  ) + ( \D0|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~1 .extended_lut = "off";
defparam \D0|Add6~1 .lut_mask = 64'h0000F0F000000000;
defparam \D0|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N24
cyclonev_lcell_comb \D0|Add14~1 (
// Equation(s):
// \D0|Add14~1_sumout  = SUM(( GND ) + ( \D0|Add5~1_sumout  ) + ( \D0|Add14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add14~1 .extended_lut = "off";
defparam \D0|Add14~1 .lut_mask = 64'h0000F0F000000000;
defparam \D0|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N24
cyclonev_lcell_comb \D0|xnew~0 (
// Equation(s):
// \D0|xnew~0_combout  = ( \D0|Add14~1_sumout  & ( (\KEY[0]~input_o  & (\D0|ynew[2]~0_combout  & ((\D0|Add6~1_sumout ) # (\D0|drawing~1_combout )))) ) ) # ( !\D0|Add14~1_sumout  & ( (\KEY[0]~input_o  & (!\D0|drawing~1_combout  & (\D0|Add6~1_sumout  & 
// \D0|ynew[2]~0_combout ))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D0|drawing~1_combout ),
	.datac(!\D0|Add6~1_sumout ),
	.datad(!\D0|ynew[2]~0_combout ),
	.datae(gnd),
	.dataf(!\D0|Add14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew~0 .extended_lut = "off";
defparam \D0|xnew~0 .lut_mask = 64'h0004000400150015;
defparam \D0|xnew~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N25
dffeas \D0|xnew[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xnew~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xnew [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xnew[8] .is_wysiwyg = "true";
defparam \D0|xnew[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N26
dffeas \D0|x_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add3~1_sumout ),
	.asdata(\D0|xnew [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x_out[7]~3_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|x_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x_out[8] .is_wysiwyg = "true";
defparam \D0|x_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \D0|Equal2~0 (
// Equation(s):
// \D0|Equal2~0_combout  = ( \D0|x_out [2] & ( (\D0|x_out [5] & (\D0|x_out [4] & (\D0|x_out [8] & \D0|x_out [3]))) ) )

	.dataa(!\D0|x_out [5]),
	.datab(!\D0|x_out [4]),
	.datac(!\D0|x_out [8]),
	.datad(!\D0|x_out [3]),
	.datae(gnd),
	.dataf(!\D0|x_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal2~0 .extended_lut = "off";
defparam \D0|Equal2~0 .lut_mask = 64'h0000000000010001;
defparam \D0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \D0|Equal2~2 (
// Equation(s):
// \D0|Equal2~2_combout  = ( \D0|Equal2~0_combout  & ( (\D0|x_out [0] & \D0|Equal2~1_combout ) ) )

	.dataa(!\D0|x_out [0]),
	.datab(gnd),
	.datac(!\D0|Equal2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal2~2 .extended_lut = "off";
defparam \D0|Equal2~2 .lut_mask = 64'h0000000005050505;
defparam \D0|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N12
cyclonev_lcell_comb \D0|x_out[7]~1 (
// Equation(s):
// \D0|x_out[7]~1_combout  = ( \C0|enablewrite~q  & ( (!\KEY[1]~input_o  & (\D0|always0~1_combout  & (\D0|always0~0_combout ))) # (\KEY[1]~input_o  & (((!\C0|buttonsig~q )))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\D0|always0~1_combout ),
	.datac(!\D0|always0~0_combout ),
	.datad(!\C0|buttonsig~q ),
	.datae(gnd),
	.dataf(!\C0|enablewrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x_out[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x_out[7]~1 .extended_lut = "off";
defparam \D0|x_out[7]~1 .lut_mask = 64'h0000000057025702;
defparam \D0|x_out[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N0
cyclonev_lcell_comb \D0|Add2~29 (
// Equation(s):
// \D0|Add2~29_sumout  = SUM(( \D0|y_out [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add2~30  = CARRY(( \D0|y_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~29_sumout ),
	.cout(\D0|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~29 .extended_lut = "off";
defparam \D0|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N0
cyclonev_lcell_comb \D0|Add7~29 (
// Equation(s):
// \D0|Add7~29_sumout  = SUM(( \D0|ycoord [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add7~30  = CARRY(( \D0|ycoord [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|ycoord [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add7~29_sumout ),
	.cout(\D0|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add7~29 .extended_lut = "off";
defparam \D0|Add7~29 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N0
cyclonev_lcell_comb \D0|Add8~29 (
// Equation(s):
// \D0|Add8~29_sumout  = SUM(( \D0|Add7~29_sumout  ) + ( \D0|counter2 [4] ) + ( !VCC ))
// \D0|Add8~30  = CARRY(( \D0|Add7~29_sumout  ) + ( \D0|counter2 [4] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add7~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~29_sumout ),
	.cout(\D0|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~29 .extended_lut = "off";
defparam \D0|Add8~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \D0|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N0
cyclonev_lcell_comb \D0|Add15~29 (
// Equation(s):
// \D0|Add15~29_sumout  = SUM(( \D0|counter [4] ) + ( \D0|Add7~29_sumout  ) + ( !VCC ))
// \D0|Add15~30  = CARRY(( \D0|counter [4] ) + ( \D0|Add7~29_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\D0|counter [4]),
	.datac(!\D0|Add7~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add15~29_sumout ),
	.cout(\D0|Add15~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add15~29 .extended_lut = "off";
defparam \D0|Add15~29 .lut_mask = 64'h0000F0F000003333;
defparam \D0|Add15~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N30
cyclonev_lcell_comb \D0|ynew~11 (
// Equation(s):
// \D0|ynew~11_combout  = ( \D0|counter3 [4] & ( \D0|Add15~29_sumout  & ( (!\D0|ynew[2]~7_combout  & ((!\D0|ynew[2]~0_combout  & ((!\D0|counter10 [4]))) # (\D0|ynew[2]~0_combout  & (\D0|Add8~29_sumout )))) # (\D0|ynew[2]~7_combout  & (((\D0|ynew[2]~0_combout 
// )))) ) ) ) # ( !\D0|counter3 [4] & ( \D0|Add15~29_sumout  & ( ((!\D0|ynew[2]~0_combout  & ((!\D0|counter10 [4]))) # (\D0|ynew[2]~0_combout  & (\D0|Add8~29_sumout ))) # (\D0|ynew[2]~7_combout ) ) ) ) # ( \D0|counter3 [4] & ( !\D0|Add15~29_sumout  & ( 
// (!\D0|ynew[2]~7_combout  & ((!\D0|ynew[2]~0_combout  & ((!\D0|counter10 [4]))) # (\D0|ynew[2]~0_combout  & (\D0|Add8~29_sumout )))) ) ) ) # ( !\D0|counter3 [4] & ( !\D0|Add15~29_sumout  & ( (!\D0|ynew[2]~7_combout  & ((!\D0|ynew[2]~0_combout  & 
// ((!\D0|counter10 [4]))) # (\D0|ynew[2]~0_combout  & (\D0|Add8~29_sumout )))) # (\D0|ynew[2]~7_combout  & (((!\D0|ynew[2]~0_combout )))) ) ) )

	.dataa(!\D0|Add8~29_sumout ),
	.datab(!\D0|ynew[2]~7_combout ),
	.datac(!\D0|ynew[2]~0_combout ),
	.datad(!\D0|counter10 [4]),
	.datae(!\D0|counter3 [4]),
	.dataf(!\D0|Add15~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~11 .extended_lut = "off";
defparam \D0|ynew~11 .lut_mask = 64'hF434C404F737C707;
defparam \D0|ynew~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N32
dffeas \D0|ynew[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ynew~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ynew [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ynew[0] .is_wysiwyg = "true";
defparam \D0|ynew[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N33
cyclonev_lcell_comb \D0|y_out[2]~0 (
// Equation(s):
// \D0|y_out[2]~0_combout  = ( \C0|enablewrite~q  & ( \C0|buttonsig~q  & ( (!\C0|gameoversig~q  & (!\C0|drawstartpg~q  & \KEY[1]~input_o )) ) ) ) # ( !\C0|enablewrite~q  & ( \C0|buttonsig~q  & ( (!\C0|gameoversig~q  & !\C0|drawstartpg~q ) ) ) ) # ( 
// !\C0|enablewrite~q  & ( !\C0|buttonsig~q  & ( (!\C0|gameoversig~q  & !\C0|drawstartpg~q ) ) ) )

	.dataa(!\C0|gameoversig~q ),
	.datab(!\C0|drawstartpg~q ),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\C0|enablewrite~q ),
	.dataf(!\C0|buttonsig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y_out[2]~0 .extended_lut = "off";
defparam \D0|y_out[2]~0 .lut_mask = 64'h8888000088880808;
defparam \D0|y_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N18
cyclonev_lcell_comb \D0|y_out[2]~1 (
// Equation(s):
// \D0|y_out[2]~1_combout  = ( \D0|x_out[7]~2_combout  & ( \D0|always0~2_combout  & ( ((!\D0|x_out[7]~0_combout  & !\D0|Equal2~2_combout )) # (\D0|y_out[2]~0_combout ) ) ) ) # ( !\D0|x_out[7]~2_combout  & ( \D0|always0~2_combout  ) ) # ( 
// \D0|x_out[7]~2_combout  & ( !\D0|always0~2_combout  & ( ((!\D0|x_out[7]~0_combout  & (!\D0|Equal2~2_combout )) # (\D0|x_out[7]~0_combout  & ((!\KEY[1]~input_o )))) # (\D0|y_out[2]~0_combout ) ) ) ) # ( !\D0|x_out[7]~2_combout  & ( !\D0|always0~2_combout  
// ) )

	.dataa(!\D0|y_out[2]~0_combout ),
	.datab(!\D0|x_out[7]~0_combout ),
	.datac(!\D0|Equal2~2_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\D0|x_out[7]~2_combout ),
	.dataf(!\D0|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y_out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y_out[2]~1 .extended_lut = "off";
defparam \D0|y_out[2]~1 .lut_mask = 64'hFFFFF7D5FFFFD5D5;
defparam \D0|y_out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \D0|y_out[2]~2 (
// Equation(s):
// \D0|y_out[2]~2_combout  = ( \D0|Equal2~0_combout  & ( (!\D0|x_out [0] & (((!\C0|drawstartpg~q  & !\C0|gameoversig~q )))) # (\D0|x_out [0] & (((!\C0|drawstartpg~q  & !\C0|gameoversig~q )) # (\D0|Equal2~1_combout ))) ) ) # ( !\D0|Equal2~0_combout  & ( 
// (!\C0|drawstartpg~q  & !\C0|gameoversig~q ) ) )

	.dataa(!\D0|x_out [0]),
	.datab(!\D0|Equal2~1_combout ),
	.datac(!\C0|drawstartpg~q ),
	.datad(!\C0|gameoversig~q ),
	.datae(gnd),
	.dataf(!\D0|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y_out[2]~2 .extended_lut = "off";
defparam \D0|y_out[2]~2 .lut_mask = 64'hF000F000F111F111;
defparam \D0|y_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \D0|y_out[2]~3 (
// Equation(s):
// \D0|y_out[2]~3_combout  = ( \D0|y_out[2]~2_combout  & ( \D0|x_out[7]~4_combout  & ( (!\D0|x_out[7]~2_combout ) # ((\D0|x_out~6_combout  & !\D0|x_out[7]~5_combout )) ) ) ) # ( !\D0|y_out[2]~2_combout  & ( \D0|x_out[7]~4_combout  & ( 
// (!\D0|x_out[7]~2_combout ) # ((\D0|x_out~6_combout  & (!\D0|x_out[7]~5_combout  & \D0|Equal3~1_combout ))) ) ) ) # ( \D0|y_out[2]~2_combout  & ( !\D0|x_out[7]~4_combout  & ( (!\D0|x_out[7]~2_combout ) # (\D0|x_out~6_combout ) ) ) ) # ( 
// !\D0|y_out[2]~2_combout  & ( !\D0|x_out[7]~4_combout  & ( (!\D0|x_out[7]~2_combout ) # ((\D0|x_out~6_combout  & \D0|Equal3~1_combout )) ) ) )

	.dataa(!\D0|x_out[7]~2_combout ),
	.datab(!\D0|x_out~6_combout ),
	.datac(!\D0|x_out[7]~5_combout ),
	.datad(!\D0|Equal3~1_combout ),
	.datae(!\D0|y_out[2]~2_combout ),
	.dataf(!\D0|x_out[7]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|y_out[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|y_out[2]~3 .extended_lut = "off";
defparam \D0|y_out[2]~3 .lut_mask = 64'hAABBBBBBAABABABA;
defparam \D0|y_out[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N2
dffeas \D0|y_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~29_sumout ),
	.asdata(\D0|ynew [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|y_out[2]~1_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|y_out[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y_out[0] .is_wysiwyg = "true";
defparam \D0|y_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N3
cyclonev_lcell_comb \D0|Add2~25 (
// Equation(s):
// \D0|Add2~25_sumout  = SUM(( \D0|y_out [1] ) + ( GND ) + ( \D0|Add2~30  ))
// \D0|Add2~26  = CARRY(( \D0|y_out [1] ) + ( GND ) + ( \D0|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~25_sumout ),
	.cout(\D0|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~25 .extended_lut = "off";
defparam \D0|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N15
cyclonev_lcell_comb \D0|Add18~3 (
// Equation(s):
// \D0|Add18~3_combout  = ( \D0|counter3 [4] & ( !\D0|counter3 [5] ) ) # ( !\D0|counter3 [4] & ( \D0|counter3 [5] ) )

	.dataa(gnd),
	.datab(!\D0|counter3 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter3 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add18~3 .extended_lut = "off";
defparam \D0|Add18~3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \D0|Add18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N3
cyclonev_lcell_comb \D0|Add7~25 (
// Equation(s):
// \D0|Add7~25_sumout  = SUM(( \D0|ycoord [1] ) + ( VCC ) + ( \D0|Add7~30  ))
// \D0|Add7~26  = CARRY(( \D0|ycoord [1] ) + ( VCC ) + ( \D0|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|ycoord [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add7~25_sumout ),
	.cout(\D0|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add7~25 .extended_lut = "off";
defparam \D0|Add7~25 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N3
cyclonev_lcell_comb \D0|Add8~25 (
// Equation(s):
// \D0|Add8~25_sumout  = SUM(( \D0|counter2 [5] ) + ( \D0|Add7~25_sumout  ) + ( \D0|Add8~30  ))
// \D0|Add8~26  = CARRY(( \D0|counter2 [5] ) + ( \D0|Add7~25_sumout  ) + ( \D0|Add8~30  ))

	.dataa(!\D0|Add7~25_sumout ),
	.datab(!\D0|counter2 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~25_sumout ),
	.cout(\D0|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~25 .extended_lut = "off";
defparam \D0|Add8~25 .lut_mask = 64'h0000AAAA00003333;
defparam \D0|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N3
cyclonev_lcell_comb \D0|Add15~25 (
// Equation(s):
// \D0|Add15~25_sumout  = SUM(( \D0|counter [5] ) + ( \D0|Add7~25_sumout  ) + ( \D0|Add15~30  ))
// \D0|Add15~26  = CARRY(( \D0|counter [5] ) + ( \D0|Add7~25_sumout  ) + ( \D0|Add15~30  ))

	.dataa(!\D0|Add7~25_sumout ),
	.datab(gnd),
	.datac(!\D0|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add15~25_sumout ),
	.cout(\D0|Add15~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add15~25 .extended_lut = "off";
defparam \D0|Add15~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \D0|Add15~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N36
cyclonev_lcell_comb \D0|ynew~12 (
// Equation(s):
// \D0|ynew~12_combout  = ( !\D0|ynew[2]~0_combout  & ( (!\D0|ynew[2]~7_combout  & ((!\D0|counter10 [4] $ (((!\D0|counter10 [5])))))) # (\D0|ynew[2]~7_combout  & (!\D0|Add18~3_combout )) ) ) # ( \D0|ynew[2]~0_combout  & ( ((!\D0|ynew[2]~7_combout  & 
// (\D0|Add8~25_sumout )) # (\D0|ynew[2]~7_combout  & (((\D0|Add15~25_sumout ))))) ) )

	.dataa(!\D0|Add18~3_combout ),
	.datab(!\D0|ynew[2]~7_combout ),
	.datac(!\D0|Add8~25_sumout ),
	.datad(!\D0|Add15~25_sumout ),
	.datae(!\D0|ynew[2]~0_combout ),
	.dataf(!\D0|counter10 [5]),
	.datag(!\D0|counter10 [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~12 .extended_lut = "on";
defparam \D0|ynew~12 .lut_mask = 64'h2E2E0C3FE2E20C3F;
defparam \D0|ynew~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N37
dffeas \D0|ynew[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ynew~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ynew [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ynew[1] .is_wysiwyg = "true";
defparam \D0|ynew[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N5
dffeas \D0|y_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~25_sumout ),
	.asdata(\D0|ynew [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|y_out[2]~1_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|y_out[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y_out[1] .is_wysiwyg = "true";
defparam \D0|y_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N6
cyclonev_lcell_comb \D0|Add2~21 (
// Equation(s):
// \D0|Add2~21_sumout  = SUM(( \D0|y_out [2] ) + ( GND ) + ( \D0|Add2~26  ))
// \D0|Add2~22  = CARRY(( \D0|y_out [2] ) + ( GND ) + ( \D0|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~21_sumout ),
	.cout(\D0|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~21 .extended_lut = "off";
defparam \D0|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N12
cyclonev_lcell_comb \D0|Add18~2 (
// Equation(s):
// \D0|Add18~2_combout  = ( \D0|counter3 [4] & ( !\D0|counter3 [6] ) ) # ( !\D0|counter3 [4] & ( !\D0|counter3 [5] $ (!\D0|counter3 [6]) ) )

	.dataa(gnd),
	.datab(!\D0|counter3 [5]),
	.datac(!\D0|counter3 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter3 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add18~2 .extended_lut = "off";
defparam \D0|Add18~2 .lut_mask = 64'h3C3C3C3CF0F0F0F0;
defparam \D0|Add18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N6
cyclonev_lcell_comb \D0|Add7~21 (
// Equation(s):
// \D0|Add7~21_sumout  = SUM(( \D0|ycoord [2] ) + ( GND ) + ( \D0|Add7~26  ))
// \D0|Add7~22  = CARRY(( \D0|ycoord [2] ) + ( GND ) + ( \D0|Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|ycoord [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add7~21_sumout ),
	.cout(\D0|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add7~21 .extended_lut = "off";
defparam \D0|Add7~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N6
cyclonev_lcell_comb \D0|Add8~21 (
// Equation(s):
// \D0|Add8~21_sumout  = SUM(( \D0|counter2 [6] ) + ( \D0|Add7~21_sumout  ) + ( \D0|Add8~26  ))
// \D0|Add8~22  = CARRY(( \D0|counter2 [6] ) + ( \D0|Add7~21_sumout  ) + ( \D0|Add8~26  ))

	.dataa(!\D0|Add7~21_sumout ),
	.datab(gnd),
	.datac(!\D0|counter2 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~21_sumout ),
	.cout(\D0|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~21 .extended_lut = "off";
defparam \D0|Add8~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \D0|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N6
cyclonev_lcell_comb \D0|Add21~2 (
// Equation(s):
// \D0|Add21~2_combout  = ( \D0|counter10 [4] & ( !\D0|counter10 [5] $ (!\D0|counter10 [6]) ) ) # ( !\D0|counter10 [4] & ( \D0|counter10 [6] ) )

	.dataa(gnd),
	.datab(!\D0|counter10 [5]),
	.datac(!\D0|counter10 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter10 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add21~2 .extended_lut = "off";
defparam \D0|Add21~2 .lut_mask = 64'h0F0F0F0F3C3C3C3C;
defparam \D0|Add21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N6
cyclonev_lcell_comb \D0|Add15~21 (
// Equation(s):
// \D0|Add15~21_sumout  = SUM(( \D0|counter [6] ) + ( \D0|Add7~21_sumout  ) + ( \D0|Add15~26  ))
// \D0|Add15~22  = CARRY(( \D0|counter [6] ) + ( \D0|Add7~21_sumout  ) + ( \D0|Add15~26  ))

	.dataa(gnd),
	.datab(!\D0|Add7~21_sumout ),
	.datac(!\D0|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add15~21_sumout ),
	.cout(\D0|Add15~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add15~21 .extended_lut = "off";
defparam \D0|Add15~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \D0|Add15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N54
cyclonev_lcell_comb \D0|ynew~10 (
// Equation(s):
// \D0|ynew~10_combout  = ( \D0|ynew[2]~7_combout  & ( \D0|ynew[2]~0_combout  & ( \D0|Add15~21_sumout  ) ) ) # ( !\D0|ynew[2]~7_combout  & ( \D0|ynew[2]~0_combout  & ( \D0|Add8~21_sumout  ) ) ) # ( \D0|ynew[2]~7_combout  & ( !\D0|ynew[2]~0_combout  & ( 
// \D0|Add18~2_combout  ) ) ) # ( !\D0|ynew[2]~7_combout  & ( !\D0|ynew[2]~0_combout  & ( \D0|Add21~2_combout  ) ) )

	.dataa(!\D0|Add18~2_combout ),
	.datab(!\D0|Add8~21_sumout ),
	.datac(!\D0|Add21~2_combout ),
	.datad(!\D0|Add15~21_sumout ),
	.datae(!\D0|ynew[2]~7_combout ),
	.dataf(!\D0|ynew[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~10 .extended_lut = "off";
defparam \D0|ynew~10 .lut_mask = 64'h0F0F5555333300FF;
defparam \D0|ynew~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N55
dffeas \D0|ynew[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ynew~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ynew [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ynew[2] .is_wysiwyg = "true";
defparam \D0|ynew[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N8
dffeas \D0|y_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~21_sumout ),
	.asdata(\D0|ynew [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|y_out[2]~1_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|y_out[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y_out[2] .is_wysiwyg = "true";
defparam \D0|y_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N9
cyclonev_lcell_comb \D0|Add2~17 (
// Equation(s):
// \D0|Add2~17_sumout  = SUM(( \D0|y_out [3] ) + ( GND ) + ( \D0|Add2~22  ))
// \D0|Add2~18  = CARRY(( \D0|y_out [3] ) + ( GND ) + ( \D0|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~17_sumout ),
	.cout(\D0|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~17 .extended_lut = "off";
defparam \D0|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N9
cyclonev_lcell_comb \D0|Add18~1 (
// Equation(s):
// \D0|Add18~1_combout  = ( \D0|counter3 [7] & ( (!\D0|counter3 [6]) # ((!\D0|counter3 [5] & !\D0|counter3 [4])) ) ) # ( !\D0|counter3 [7] & ( (\D0|counter3 [6] & ((\D0|counter3 [4]) # (\D0|counter3 [5]))) ) )

	.dataa(!\D0|counter3 [6]),
	.datab(!\D0|counter3 [5]),
	.datac(!\D0|counter3 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter3 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add18~1 .extended_lut = "off";
defparam \D0|Add18~1 .lut_mask = 64'h15151515EAEAEAEA;
defparam \D0|Add18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N3
cyclonev_lcell_comb \D0|Add21~1 (
// Equation(s):
// \D0|Add21~1_combout  = ( \D0|counter10 [7] & ( (!\D0|counter10 [6]) # ((!\D0|counter10 [5]) # (!\D0|counter10 [4])) ) ) # ( !\D0|counter10 [7] & ( (\D0|counter10 [6] & (\D0|counter10 [5] & \D0|counter10 [4])) ) )

	.dataa(!\D0|counter10 [6]),
	.datab(!\D0|counter10 [5]),
	.datac(!\D0|counter10 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter10 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add21~1 .extended_lut = "off";
defparam \D0|Add21~1 .lut_mask = 64'h01010101FEFEFEFE;
defparam \D0|Add21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N9
cyclonev_lcell_comb \D0|Add7~17 (
// Equation(s):
// \D0|Add7~17_sumout  = SUM(( \D0|ycoord [3] ) + ( GND ) + ( \D0|Add7~22  ))
// \D0|Add7~18  = CARRY(( \D0|ycoord [3] ) + ( GND ) + ( \D0|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|ycoord [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add7~17_sumout ),
	.cout(\D0|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add7~17 .extended_lut = "off";
defparam \D0|Add7~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N9
cyclonev_lcell_comb \D0|Add8~17 (
// Equation(s):
// \D0|Add8~17_sumout  = SUM(( \D0|Add7~17_sumout  ) + ( \D0|counter2 [7] ) + ( \D0|Add8~22  ))
// \D0|Add8~18  = CARRY(( \D0|Add7~17_sumout  ) + ( \D0|counter2 [7] ) + ( \D0|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter2 [7]),
	.datad(!\D0|Add7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~17_sumout ),
	.cout(\D0|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~17 .extended_lut = "off";
defparam \D0|Add8~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \D0|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N9
cyclonev_lcell_comb \D0|Add15~17 (
// Equation(s):
// \D0|Add15~17_sumout  = SUM(( \D0|Add7~17_sumout  ) + ( \D0|counter [7] ) + ( \D0|Add15~22  ))
// \D0|Add15~18  = CARRY(( \D0|Add7~17_sumout  ) + ( \D0|counter [7] ) + ( \D0|Add15~22  ))

	.dataa(!\D0|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|Add7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add15~17_sumout ),
	.cout(\D0|Add15~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add15~17 .extended_lut = "off";
defparam \D0|Add15~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \D0|Add15~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N48
cyclonev_lcell_comb \D0|ynew~9 (
// Equation(s):
// \D0|ynew~9_combout  = ( \D0|Add8~17_sumout  & ( \D0|Add15~17_sumout  & ( ((!\D0|ynew[2]~7_combout  & ((!\D0|Add21~1_combout ))) # (\D0|ynew[2]~7_combout  & (\D0|Add18~1_combout ))) # (\D0|ynew[2]~0_combout ) ) ) ) # ( !\D0|Add8~17_sumout  & ( 
// \D0|Add15~17_sumout  & ( (!\D0|ynew[2]~7_combout  & (((!\D0|Add21~1_combout  & !\D0|ynew[2]~0_combout )))) # (\D0|ynew[2]~7_combout  & (((\D0|ynew[2]~0_combout )) # (\D0|Add18~1_combout ))) ) ) ) # ( \D0|Add8~17_sumout  & ( !\D0|Add15~17_sumout  & ( 
// (!\D0|ynew[2]~7_combout  & (((!\D0|Add21~1_combout ) # (\D0|ynew[2]~0_combout )))) # (\D0|ynew[2]~7_combout  & (\D0|Add18~1_combout  & ((!\D0|ynew[2]~0_combout )))) ) ) ) # ( !\D0|Add8~17_sumout  & ( !\D0|Add15~17_sumout  & ( (!\D0|ynew[2]~0_combout  & 
// ((!\D0|ynew[2]~7_combout  & ((!\D0|Add21~1_combout ))) # (\D0|ynew[2]~7_combout  & (\D0|Add18~1_combout )))) ) ) )

	.dataa(!\D0|Add18~1_combout ),
	.datab(!\D0|ynew[2]~7_combout ),
	.datac(!\D0|Add21~1_combout ),
	.datad(!\D0|ynew[2]~0_combout ),
	.datae(!\D0|Add8~17_sumout ),
	.dataf(!\D0|Add15~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~9 .extended_lut = "off";
defparam \D0|ynew~9 .lut_mask = 64'hD100D1CCD133D1FF;
defparam \D0|ynew~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N49
dffeas \D0|ynew[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ynew~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ynew [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ynew[3] .is_wysiwyg = "true";
defparam \D0|ynew[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N11
dffeas \D0|y_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~17_sumout ),
	.asdata(\D0|ynew [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|y_out[2]~1_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|y_out[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y_out[3] .is_wysiwyg = "true";
defparam \D0|y_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \D0|Add2~13 (
// Equation(s):
// \D0|Add2~13_sumout  = SUM(( \D0|y_out [4] ) + ( GND ) + ( \D0|Add2~18  ))
// \D0|Add2~14  = CARRY(( \D0|y_out [4] ) + ( GND ) + ( \D0|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~13_sumout ),
	.cout(\D0|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~13 .extended_lut = "off";
defparam \D0|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N6
cyclonev_lcell_comb \D0|Add18~0 (
// Equation(s):
// \D0|Add18~0_combout  = ( \D0|counter3 [4] & ( (\D0|counter3 [6] & \D0|counter3 [7]) ) ) # ( !\D0|counter3 [4] & ( (\D0|counter3 [6] & (\D0|counter3 [5] & \D0|counter3 [7])) ) )

	.dataa(!\D0|counter3 [6]),
	.datab(!\D0|counter3 [5]),
	.datac(!\D0|counter3 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter3 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add18~0 .extended_lut = "off";
defparam \D0|Add18~0 .lut_mask = 64'h0101010105050505;
defparam \D0|Add18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N0
cyclonev_lcell_comb \D0|Add21~0 (
// Equation(s):
// \D0|Add21~0_combout  = ( \D0|counter10 [4] & ( (!\D0|counter10 [7] & ((!\D0|counter10 [6]) # (!\D0|counter10 [5]))) ) ) # ( !\D0|counter10 [4] & ( !\D0|counter10 [7] ) )

	.dataa(!\D0|counter10 [6]),
	.datab(!\D0|counter10 [5]),
	.datac(!\D0|counter10 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter10 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add21~0 .extended_lut = "off";
defparam \D0|Add21~0 .lut_mask = 64'hF0F0F0F0E0E0E0E0;
defparam \D0|Add21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N12
cyclonev_lcell_comb \D0|Add7~13 (
// Equation(s):
// \D0|Add7~13_sumout  = SUM(( \D0|ycoord [4] ) + ( GND ) + ( \D0|Add7~18  ))
// \D0|Add7~14  = CARRY(( \D0|ycoord [4] ) + ( GND ) + ( \D0|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|ycoord [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add7~13_sumout ),
	.cout(\D0|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add7~13 .extended_lut = "off";
defparam \D0|Add7~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N12
cyclonev_lcell_comb \D0|Add8~13 (
// Equation(s):
// \D0|Add8~13_sumout  = SUM(( GND ) + ( \D0|Add7~13_sumout  ) + ( \D0|Add8~18  ))
// \D0|Add8~14  = CARRY(( GND ) + ( \D0|Add7~13_sumout  ) + ( \D0|Add8~18  ))

	.dataa(gnd),
	.datab(!\D0|Add7~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~13_sumout ),
	.cout(\D0|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~13 .extended_lut = "off";
defparam \D0|Add8~13 .lut_mask = 64'h0000CCCC00000000;
defparam \D0|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N12
cyclonev_lcell_comb \D0|Add15~13 (
// Equation(s):
// \D0|Add15~13_sumout  = SUM(( GND ) + ( \D0|Add7~13_sumout  ) + ( \D0|Add15~18  ))
// \D0|Add15~14  = CARRY(( GND ) + ( \D0|Add7~13_sumout  ) + ( \D0|Add15~18  ))

	.dataa(gnd),
	.datab(!\D0|Add7~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add15~13_sumout ),
	.cout(\D0|Add15~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add15~13 .extended_lut = "off";
defparam \D0|Add15~13 .lut_mask = 64'h0000CCCC00000000;
defparam \D0|Add15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N18
cyclonev_lcell_comb \D0|ynew~8 (
// Equation(s):
// \D0|ynew~8_combout  = ( \D0|Add15~13_sumout  & ( \D0|ynew[2]~0_combout  & ( (\D0|Add8~13_sumout ) # (\D0|ynew[2]~7_combout ) ) ) ) # ( !\D0|Add15~13_sumout  & ( \D0|ynew[2]~0_combout  & ( (!\D0|ynew[2]~7_combout  & \D0|Add8~13_sumout ) ) ) ) # ( 
// \D0|Add15~13_sumout  & ( !\D0|ynew[2]~0_combout  & ( (!\D0|ynew[2]~7_combout  & ((\D0|Add21~0_combout ))) # (\D0|ynew[2]~7_combout  & (\D0|Add18~0_combout )) ) ) ) # ( !\D0|Add15~13_sumout  & ( !\D0|ynew[2]~0_combout  & ( (!\D0|ynew[2]~7_combout  & 
// ((\D0|Add21~0_combout ))) # (\D0|ynew[2]~7_combout  & (\D0|Add18~0_combout )) ) ) )

	.dataa(!\D0|Add18~0_combout ),
	.datab(!\D0|ynew[2]~7_combout ),
	.datac(!\D0|Add21~0_combout ),
	.datad(!\D0|Add8~13_sumout ),
	.datae(!\D0|Add15~13_sumout ),
	.dataf(!\D0|ynew[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~8 .extended_lut = "off";
defparam \D0|ynew~8 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \D0|ynew~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N19
dffeas \D0|ynew[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ynew~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ynew [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ynew[4] .is_wysiwyg = "true";
defparam \D0|ynew[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \D0|y_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~13_sumout ),
	.asdata(\D0|ynew [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|y_out[2]~1_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|y_out[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y_out[4] .is_wysiwyg = "true";
defparam \D0|y_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N15
cyclonev_lcell_comb \D0|Add2~5 (
// Equation(s):
// \D0|Add2~5_sumout  = SUM(( \D0|y_out [5] ) + ( GND ) + ( \D0|Add2~14  ))
// \D0|Add2~6  = CARRY(( \D0|y_out [5] ) + ( GND ) + ( \D0|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~5_sumout ),
	.cout(\D0|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~5 .extended_lut = "off";
defparam \D0|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N15
cyclonev_lcell_comb \D0|Add7~5 (
// Equation(s):
// \D0|Add7~5_sumout  = SUM(( \D0|ycoord [5] ) + ( GND ) + ( \D0|Add7~14  ))
// \D0|Add7~6  = CARRY(( \D0|ycoord [5] ) + ( GND ) + ( \D0|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|ycoord [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add7~5_sumout ),
	.cout(\D0|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add7~5 .extended_lut = "off";
defparam \D0|Add7~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N15
cyclonev_lcell_comb \D0|Add8~5 (
// Equation(s):
// \D0|Add8~5_sumout  = SUM(( GND ) + ( \D0|Add7~5_sumout  ) + ( \D0|Add8~14  ))
// \D0|Add8~6  = CARRY(( GND ) + ( \D0|Add7~5_sumout  ) + ( \D0|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~5_sumout ),
	.cout(\D0|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~5 .extended_lut = "off";
defparam \D0|Add8~5 .lut_mask = 64'h0000F0F000000000;
defparam \D0|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N0
cyclonev_lcell_comb \D0|ynew~4 (
// Equation(s):
// \D0|ynew~4_combout  = ( \D0|write~0_combout  & ( \D0|ynew [5] & ( (!\D0|Add21~0_combout  & ((!\D0|drawingtarg2~1_combout ) # ((\D0|xnew[8]~1_combout  & !\D0|erasing~1_combout )))) # (\D0|Add21~0_combout  & (\D0|xnew[8]~1_combout  & (!\D0|erasing~1_combout 
// ))) ) ) ) # ( !\D0|write~0_combout  & ( \D0|ynew [5] ) ) # ( \D0|write~0_combout  & ( !\D0|ynew [5] & ( (!\D0|Add21~0_combout  & !\D0|drawingtarg2~1_combout ) ) ) )

	.dataa(!\D0|Add21~0_combout ),
	.datab(!\D0|xnew[8]~1_combout ),
	.datac(!\D0|erasing~1_combout ),
	.datad(!\D0|drawingtarg2~1_combout ),
	.datae(!\D0|write~0_combout ),
	.dataf(!\D0|ynew [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~4 .extended_lut = "off";
defparam \D0|ynew~4 .lut_mask = 64'h0000AA00FFFFBA30;
defparam \D0|ynew~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N12
cyclonev_lcell_comb \D0|ynew~2 (
// Equation(s):
// \D0|ynew~2_combout  = ( \D0|counter [8] & ( \D0|counter10 [8] ) ) # ( !\D0|counter [8] & ( \D0|counter10 [8] & ( (!\C0|countsig~q ) # ((\C0|target~q  & !\D0|counter3 [8])) ) ) ) # ( \D0|counter [8] & ( !\D0|counter10 [8] ) ) # ( !\D0|counter [8] & ( 
// !\D0|counter10 [8] & ( (!\C0|countsig~q ) # (((\C0|target~q  & !\D0|counter3 [8])) # (\C0|target2~q )) ) ) )

	.dataa(!\C0|countsig~q ),
	.datab(!\C0|target~q ),
	.datac(!\D0|counter3 [8]),
	.datad(!\C0|target2~q ),
	.datae(!\D0|counter [8]),
	.dataf(!\D0|counter10 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~2 .extended_lut = "off";
defparam \D0|ynew~2 .lut_mask = 64'hBAFFFFFFBABAFFFF;
defparam \D0|ynew~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N15
cyclonev_lcell_comb \D0|Add15~5 (
// Equation(s):
// \D0|Add15~5_sumout  = SUM(( GND ) + ( \D0|Add7~5_sumout  ) + ( \D0|Add15~14  ))
// \D0|Add15~6  = CARRY(( GND ) + ( \D0|Add7~5_sumout  ) + ( \D0|Add15~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add15~5_sumout ),
	.cout(\D0|Add15~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add15~5 .extended_lut = "off";
defparam \D0|Add15~5 .lut_mask = 64'h0000F0F000000000;
defparam \D0|Add15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N30
cyclonev_lcell_comb \D0|ynew~3 (
// Equation(s):
// \D0|ynew~3_combout  = ( \D0|xnew[8]~1_combout  & ( (\D0|erasing~1_combout  & \D0|write~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|erasing~1_combout ),
	.datad(!\D0|write~0_combout ),
	.datae(gnd),
	.dataf(!\D0|xnew[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~3 .extended_lut = "off";
defparam \D0|ynew~3 .lut_mask = 64'h00000000000F000F;
defparam \D0|ynew~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N18
cyclonev_lcell_comb \D0|ynew~5 (
// Equation(s):
// \D0|ynew~5_combout  = ( \D0|Add15~5_sumout  & ( \D0|ynew~3_combout  & ( (((\D0|write~0_combout  & !\D0|ynew~2_combout )) # (\D0|ynew~4_combout )) # (\D0|Add8~5_sumout ) ) ) ) # ( !\D0|Add15~5_sumout  & ( \D0|ynew~3_combout  & ( (\D0|ynew~4_combout ) # 
// (\D0|Add8~5_sumout ) ) ) ) # ( \D0|Add15~5_sumout  & ( !\D0|ynew~3_combout  & ( ((\D0|write~0_combout  & !\D0|ynew~2_combout )) # (\D0|ynew~4_combout ) ) ) ) # ( !\D0|Add15~5_sumout  & ( !\D0|ynew~3_combout  & ( \D0|ynew~4_combout  ) ) )

	.dataa(!\D0|Add8~5_sumout ),
	.datab(!\D0|write~0_combout ),
	.datac(!\D0|ynew~4_combout ),
	.datad(!\D0|ynew~2_combout ),
	.datae(!\D0|Add15~5_sumout ),
	.dataf(!\D0|ynew~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~5 .extended_lut = "off";
defparam \D0|ynew~5 .lut_mask = 64'h0F0F3F0F5F5F7F5F;
defparam \D0|ynew~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N20
dffeas \D0|ynew[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ynew~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(!\C0|waiting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ynew [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ynew[5] .is_wysiwyg = "true";
defparam \D0|ynew[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N17
dffeas \D0|y_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~5_sumout ),
	.asdata(\D0|ynew [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|y_out[2]~1_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|y_out[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y_out[5] .is_wysiwyg = "true";
defparam \D0|y_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \D0|Add2~9 (
// Equation(s):
// \D0|Add2~9_sumout  = SUM(( \D0|y_out [6] ) + ( GND ) + ( \D0|Add2~6  ))
// \D0|Add2~10  = CARRY(( \D0|y_out [6] ) + ( GND ) + ( \D0|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~9_sumout ),
	.cout(\D0|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~9 .extended_lut = "off";
defparam \D0|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N18
cyclonev_lcell_comb \D0|Add7~9 (
// Equation(s):
// \D0|Add7~9_sumout  = SUM(( \D0|ycoord [6] ) + ( VCC ) + ( \D0|Add7~6  ))
// \D0|Add7~10  = CARRY(( \D0|ycoord [6] ) + ( VCC ) + ( \D0|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|ycoord [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add7~9_sumout ),
	.cout(\D0|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add7~9 .extended_lut = "off";
defparam \D0|Add7~9 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N18
cyclonev_lcell_comb \D0|Add8~9 (
// Equation(s):
// \D0|Add8~9_sumout  = SUM(( GND ) + ( \D0|Add7~9_sumout  ) + ( \D0|Add8~6  ))
// \D0|Add8~10  = CARRY(( GND ) + ( \D0|Add7~9_sumout  ) + ( \D0|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~9_sumout ),
	.cout(\D0|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~9 .extended_lut = "off";
defparam \D0|Add8~9 .lut_mask = 64'h0000F0F000000000;
defparam \D0|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N18
cyclonev_lcell_comb \D0|Add15~9 (
// Equation(s):
// \D0|Add15~9_sumout  = SUM(( GND ) + ( \D0|Add7~9_sumout  ) + ( \D0|Add15~6  ))
// \D0|Add15~10  = CARRY(( GND ) + ( \D0|Add7~9_sumout  ) + ( \D0|Add15~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add15~9_sumout ),
	.cout(\D0|Add15~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add15~9 .extended_lut = "off";
defparam \D0|Add15~9 .lut_mask = 64'h0000F0F000000000;
defparam \D0|Add15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N12
cyclonev_lcell_comb \D0|ynew~6 (
// Equation(s):
// \D0|ynew~6_combout  = ( \D0|drawingtarg~1_combout  & ( \D0|drawing~1_combout  & ( (\D0|drawingtarg2~1_combout  & \KEY[0]~input_o ) ) ) ) # ( !\D0|drawingtarg~1_combout  & ( \D0|drawing~1_combout  & ( (\D0|drawingtarg2~1_combout  & (\D0|Add15~9_sumout  & 
// \KEY[0]~input_o )) ) ) ) # ( \D0|drawingtarg~1_combout  & ( !\D0|drawing~1_combout  & ( (\D0|drawingtarg2~1_combout  & \KEY[0]~input_o ) ) ) ) # ( !\D0|drawingtarg~1_combout  & ( !\D0|drawing~1_combout  & ( (\D0|Add8~9_sumout  & 
// (\D0|drawingtarg2~1_combout  & \KEY[0]~input_o )) ) ) )

	.dataa(!\D0|Add8~9_sumout ),
	.datab(!\D0|drawingtarg2~1_combout ),
	.datac(!\D0|Add15~9_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\D0|drawingtarg~1_combout ),
	.dataf(!\D0|drawing~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~6 .extended_lut = "off";
defparam \D0|ynew~6 .lut_mask = 64'h0011003300030033;
defparam \D0|ynew~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N13
dffeas \D0|ynew[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ynew~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ynew [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ynew[6] .is_wysiwyg = "true";
defparam \D0|ynew[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N20
dffeas \D0|y_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~9_sumout ),
	.asdata(\D0|ynew [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|y_out[2]~1_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|y_out[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y_out[6] .is_wysiwyg = "true";
defparam \D0|y_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N21
cyclonev_lcell_comb \D0|Add2~1 (
// Equation(s):
// \D0|Add2~1_sumout  = SUM(( \D0|y_out [7] ) + ( GND ) + ( \D0|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~1 .extended_lut = "off";
defparam \D0|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N21
cyclonev_lcell_comb \D0|Add7~1 (
// Equation(s):
// \D0|Add7~1_sumout  = SUM(( \D0|ycoord [7] ) + ( GND ) + ( \D0|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|ycoord [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add7~1 .extended_lut = "off";
defparam \D0|Add7~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N21
cyclonev_lcell_comb \D0|Add8~1 (
// Equation(s):
// \D0|Add8~1_sumout  = SUM(( GND ) + ( \D0|Add7~1_sumout  ) + ( \D0|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~1 .extended_lut = "off";
defparam \D0|Add8~1 .lut_mask = 64'h0000F0F000000000;
defparam \D0|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N21
cyclonev_lcell_comb \D0|Add15~1 (
// Equation(s):
// \D0|Add15~1_sumout  = SUM(( GND ) + ( \D0|Add7~1_sumout  ) + ( \D0|Add15~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Add7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add15~1 .extended_lut = "off";
defparam \D0|Add15~1 .lut_mask = 64'h0000F0F000000000;
defparam \D0|Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N0
cyclonev_lcell_comb \D0|ynew~1 (
// Equation(s):
// \D0|ynew~1_combout  = ( \D0|Add15~1_sumout  & ( \D0|drawing~1_combout  & ( (!\D0|drawingtarg2~1_combout ) # (!\D0|drawingtarg~1_combout ) ) ) ) # ( !\D0|Add15~1_sumout  & ( \D0|drawing~1_combout  & ( !\D0|drawingtarg2~1_combout  ) ) ) # ( 
// \D0|Add15~1_sumout  & ( !\D0|drawing~1_combout  & ( (!\D0|drawingtarg2~1_combout ) # ((\D0|Add8~1_sumout  & !\D0|drawingtarg~1_combout )) ) ) ) # ( !\D0|Add15~1_sumout  & ( !\D0|drawing~1_combout  & ( (!\D0|drawingtarg2~1_combout ) # ((\D0|Add8~1_sumout  
// & !\D0|drawingtarg~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\D0|drawingtarg2~1_combout ),
	.datac(!\D0|Add8~1_sumout ),
	.datad(!\D0|drawingtarg~1_combout ),
	.datae(!\D0|Add15~1_sumout ),
	.dataf(!\D0|drawing~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|ynew~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|ynew~1 .extended_lut = "off";
defparam \D0|ynew~1 .lut_mask = 64'hCFCCCFCCCCCCFFCC;
defparam \D0|ynew~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N1
dffeas \D0|ynew[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ynew~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|ynew [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|ynew[7] .is_wysiwyg = "true";
defparam \D0|ynew[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N23
dffeas \D0|y_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~1_sumout ),
	.asdata(\D0|ynew [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|y_out[2]~1_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|y_out[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|y_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|y_out[7] .is_wysiwyg = "true";
defparam \D0|y_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \D0|Equal3~0 (
// Equation(s):
// \D0|Equal3~0_combout  = ( \D0|y_out [7] & ( \D0|y_out [4] & ( (\D0|y_out [5] & \D0|y_out [6]) ) ) )

	.dataa(gnd),
	.datab(!\D0|y_out [5]),
	.datac(!\D0|y_out [6]),
	.datad(gnd),
	.datae(!\D0|y_out [7]),
	.dataf(!\D0|y_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal3~0 .extended_lut = "off";
defparam \D0|Equal3~0 .lut_mask = 64'h0000000000000303;
defparam \D0|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \D0|Equal3~1 (
// Equation(s):
// \D0|Equal3~1_combout  = ( !\D0|y_out [0] & ( !\D0|y_out [3] & ( (!\D0|y_out [1] & (!\D0|y_out [2] & \D0|Equal3~0_combout )) ) ) )

	.dataa(!\D0|y_out [1]),
	.datab(!\D0|y_out [2]),
	.datac(!\D0|Equal3~0_combout ),
	.datad(gnd),
	.datae(!\D0|y_out [0]),
	.dataf(!\D0|y_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal3~1 .extended_lut = "off";
defparam \D0|Equal3~1 .lut_mask = 64'h0808000000000000;
defparam \D0|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N24
cyclonev_lcell_comb \D0|x_out[7]~3 (
// Equation(s):
// \D0|x_out[7]~3_combout  = ( \D0|Equal3~1_combout  & ( \D0|x_out[7]~0_combout  & ( (!\D0|x_out[7]~1_combout ) # (!\D0|x_out[7]~2_combout ) ) ) ) # ( !\D0|Equal3~1_combout  & ( \D0|x_out[7]~0_combout  & ( (!\D0|x_out[7]~1_combout ) # 
// (!\D0|x_out[7]~2_combout ) ) ) ) # ( \D0|Equal3~1_combout  & ( !\D0|x_out[7]~0_combout  ) ) # ( !\D0|Equal3~1_combout  & ( !\D0|x_out[7]~0_combout  & ( (!\D0|x_out[7]~2_combout ) # (\D0|Equal2~2_combout ) ) ) )

	.dataa(!\D0|Equal2~2_combout ),
	.datab(!\D0|x_out[7]~1_combout ),
	.datac(!\D0|x_out[7]~2_combout ),
	.datad(gnd),
	.datae(!\D0|Equal3~1_combout ),
	.dataf(!\D0|x_out[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|x_out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|x_out[7]~3 .extended_lut = "off";
defparam \D0|x_out[7]~3 .lut_mask = 64'hF5F5FFFFFCFCFCFC;
defparam \D0|x_out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N2
dffeas \D0|x_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add3~13_sumout ),
	.asdata(\D0|xnew [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x_out[7]~3_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|x_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x_out[0] .is_wysiwyg = "true";
defparam \D0|x_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \D0|Add3~17 (
// Equation(s):
// \D0|Add3~17_sumout  = SUM(( \D0|x_out [1] ) + ( GND ) + ( \D0|Add3~14  ))
// \D0|Add3~18  = CARRY(( \D0|x_out [1] ) + ( GND ) + ( \D0|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|x_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add3~17_sumout ),
	.cout(\D0|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~17 .extended_lut = "off";
defparam \D0|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \D0|xnew~6 (
// Equation(s):
// \D0|xnew~6_combout  = ( \D0|counter10 [1] & ( \D0|Add14~17_sumout  & ( (!\D0|ynew[2]~0_combout  & (\D0|ynew[2]~7_combout  & (!\D0|counter3 [1]))) # (\D0|ynew[2]~0_combout  & (((\D0|Add6~17_sumout )) # (\D0|ynew[2]~7_combout ))) ) ) ) # ( !\D0|counter10 
// [1] & ( \D0|Add14~17_sumout  & ( (!\D0|ynew[2]~0_combout  & ((!\D0|ynew[2]~7_combout ) # ((!\D0|counter3 [1])))) # (\D0|ynew[2]~0_combout  & (((\D0|Add6~17_sumout )) # (\D0|ynew[2]~7_combout ))) ) ) ) # ( \D0|counter10 [1] & ( !\D0|Add14~17_sumout  & ( 
// (!\D0|ynew[2]~0_combout  & (\D0|ynew[2]~7_combout  & (!\D0|counter3 [1]))) # (\D0|ynew[2]~0_combout  & (!\D0|ynew[2]~7_combout  & ((\D0|Add6~17_sumout )))) ) ) ) # ( !\D0|counter10 [1] & ( !\D0|Add14~17_sumout  & ( (!\D0|ynew[2]~0_combout  & 
// ((!\D0|ynew[2]~7_combout ) # ((!\D0|counter3 [1])))) # (\D0|ynew[2]~0_combout  & (!\D0|ynew[2]~7_combout  & ((\D0|Add6~17_sumout )))) ) ) )

	.dataa(!\D0|ynew[2]~0_combout ),
	.datab(!\D0|ynew[2]~7_combout ),
	.datac(!\D0|counter3 [1]),
	.datad(!\D0|Add6~17_sumout ),
	.datae(!\D0|counter10 [1]),
	.dataf(!\D0|Add14~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew~6 .extended_lut = "off";
defparam \D0|xnew~6 .lut_mask = 64'hA8EC2064B9FD3175;
defparam \D0|xnew~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N43
dffeas \D0|xnew[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xnew~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xnew [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xnew[1] .is_wysiwyg = "true";
defparam \D0|xnew[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N5
dffeas \D0|x_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add3~17_sumout ),
	.asdata(\D0|xnew [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x_out[7]~3_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|x_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x_out[1] .is_wysiwyg = "true";
defparam \D0|x_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \D0|Add3~21 (
// Equation(s):
// \D0|Add3~21_sumout  = SUM(( \D0|x_out [2] ) + ( GND ) + ( \D0|Add3~18  ))
// \D0|Add3~22  = CARRY(( \D0|x_out [2] ) + ( GND ) + ( \D0|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|x_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add3~21_sumout ),
	.cout(\D0|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~21 .extended_lut = "off";
defparam \D0|Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N0
cyclonev_lcell_comb \D0|Add17~0 (
// Equation(s):
// \D0|Add17~0_combout  = ( \D0|counter3 [1] & ( !\D0|counter3 [2] ) ) # ( !\D0|counter3 [1] & ( \D0|counter3 [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|counter3 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add17~0 .extended_lut = "off";
defparam \D0|Add17~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \D0|Add17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N15
cyclonev_lcell_comb \D0|xnew~10 (
// Equation(s):
// \D0|xnew~10_combout  = ( !\D0|ynew[2]~0_combout  & ( (!\D0|ynew[2]~7_combout  & (!\D0|counter10 [2] $ ((!\D0|counter10 [1])))) # (\D0|ynew[2]~7_combout  & ((((\D0|Add17~0_combout ))))) ) ) # ( \D0|ynew[2]~0_combout  & ( ((!\D0|ynew[2]~7_combout  & 
// (\D0|Add6~21_sumout )) # (\D0|ynew[2]~7_combout  & (((\D0|Add14~21_sumout ))))) ) )

	.dataa(!\D0|counter10 [2]),
	.datab(!\D0|ynew[2]~7_combout ),
	.datac(!\D0|Add6~21_sumout ),
	.datad(!\D0|Add17~0_combout ),
	.datae(!\D0|ynew[2]~0_combout ),
	.dataf(!\D0|Add14~21_sumout ),
	.datag(!\D0|counter10 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew~10 .extended_lut = "on";
defparam \D0|xnew~10 .lut_mask = 64'h487B0C0C487B3F3F;
defparam \D0|xnew~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N16
dffeas \D0|xnew[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xnew~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xnew [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xnew[2] .is_wysiwyg = "true";
defparam \D0|xnew[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N8
dffeas \D0|x_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add3~21_sumout ),
	.asdata(\D0|xnew [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x_out[7]~3_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|x_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x_out[2] .is_wysiwyg = "true";
defparam \D0|x_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \D0|Add3~25 (
// Equation(s):
// \D0|Add3~25_sumout  = SUM(( \D0|x_out [3] ) + ( GND ) + ( \D0|Add3~22  ))
// \D0|Add3~26  = CARRY(( \D0|x_out [3] ) + ( GND ) + ( \D0|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|x_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add3~25_sumout ),
	.cout(\D0|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~25 .extended_lut = "off";
defparam \D0|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N9
cyclonev_lcell_comb \D0|Add20~0 (
// Equation(s):
// \D0|Add20~0_combout  = ( \D0|counter10 [3] & ( (!\D0|counter10 [1]) # (!\D0|counter10 [2]) ) ) # ( !\D0|counter10 [3] & ( (\D0|counter10 [1] & \D0|counter10 [2]) ) )

	.dataa(!\D0|counter10 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|counter10 [2]),
	.datae(gnd),
	.dataf(!\D0|counter10 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add20~0 .extended_lut = "off";
defparam \D0|Add20~0 .lut_mask = 64'h00550055FFAAFFAA;
defparam \D0|Add20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N18
cyclonev_lcell_comb \D0|Add17~1 (
// Equation(s):
// \D0|Add17~1_combout  = ( \D0|counter3 [1] & ( !\D0|counter3 [2] $ (!\D0|counter3 [3]) ) ) # ( !\D0|counter3 [1] & ( \D0|counter3 [3] ) )

	.dataa(!\D0|counter3 [2]),
	.datab(!\D0|counter3 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add17~1 .extended_lut = "off";
defparam \D0|Add17~1 .lut_mask = 64'h3333333366666666;
defparam \D0|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N18
cyclonev_lcell_comb \D0|xnew~7 (
// Equation(s):
// \D0|xnew~7_combout  = ( \D0|ynew[2]~0_combout  & ( \D0|Add17~1_combout  & ( (!\D0|ynew[2]~7_combout  & ((\D0|Add6~25_sumout ))) # (\D0|ynew[2]~7_combout  & (\D0|Add14~25_sumout )) ) ) ) # ( !\D0|ynew[2]~0_combout  & ( \D0|Add17~1_combout  & ( 
// (!\D0|Add20~0_combout  & !\D0|ynew[2]~7_combout ) ) ) ) # ( \D0|ynew[2]~0_combout  & ( !\D0|Add17~1_combout  & ( (!\D0|ynew[2]~7_combout  & ((\D0|Add6~25_sumout ))) # (\D0|ynew[2]~7_combout  & (\D0|Add14~25_sumout )) ) ) ) # ( !\D0|ynew[2]~0_combout  & ( 
// !\D0|Add17~1_combout  & ( (!\D0|Add20~0_combout ) # (\D0|ynew[2]~7_combout ) ) ) )

	.dataa(!\D0|Add14~25_sumout ),
	.datab(!\D0|Add6~25_sumout ),
	.datac(!\D0|Add20~0_combout ),
	.datad(!\D0|ynew[2]~7_combout ),
	.datae(!\D0|ynew[2]~0_combout ),
	.dataf(!\D0|Add17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew~7 .extended_lut = "off";
defparam \D0|xnew~7 .lut_mask = 64'hF0FF3355F0003355;
defparam \D0|xnew~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N19
dffeas \D0|xnew[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xnew~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xnew [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xnew[3] .is_wysiwyg = "true";
defparam \D0|xnew[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N11
dffeas \D0|x_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add3~25_sumout ),
	.asdata(\D0|xnew [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x_out[7]~3_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|x_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x_out[3] .is_wysiwyg = "true";
defparam \D0|x_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \D0|Add3~29 (
// Equation(s):
// \D0|Add3~29_sumout  = SUM(( \D0|x_out [4] ) + ( GND ) + ( \D0|Add3~26  ))
// \D0|Add3~30  = CARRY(( \D0|x_out [4] ) + ( GND ) + ( \D0|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|x_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add3~29_sumout ),
	.cout(\D0|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~29 .extended_lut = "off";
defparam \D0|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N12
cyclonev_lcell_comb \D0|Add20~1 (
// Equation(s):
// \D0|Add20~1_combout  = ( !\D0|counter10 [3] & ( (!\D0|counter10 [2]) # (!\D0|counter10 [1]) ) )

	.dataa(!\D0|counter10 [2]),
	.datab(gnd),
	.datac(!\D0|counter10 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter10 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add20~1 .extended_lut = "off";
defparam \D0|Add20~1 .lut_mask = 64'hFAFAFAFA00000000;
defparam \D0|Add20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N21
cyclonev_lcell_comb \D0|Add17~2 (
// Equation(s):
// \D0|Add17~2_combout  = ( \D0|counter3 [1] & ( (!\D0|counter3 [2] & !\D0|counter3 [3]) ) ) # ( !\D0|counter3 [1] & ( !\D0|counter3 [3] ) )

	.dataa(!\D0|counter3 [2]),
	.datab(!\D0|counter3 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add17~2 .extended_lut = "off";
defparam \D0|Add17~2 .lut_mask = 64'hCCCCCCCC88888888;
defparam \D0|Add17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N48
cyclonev_lcell_comb \D0|xnew~8 (
// Equation(s):
// \D0|xnew~8_combout  = ( \D0|ynew[2]~7_combout  & ( \D0|Add17~2_combout  & ( (!\D0|ynew[2]~0_combout ) # (\D0|Add14~29_sumout ) ) ) ) # ( !\D0|ynew[2]~7_combout  & ( \D0|Add17~2_combout  & ( (!\D0|ynew[2]~0_combout  & (\D0|Add20~1_combout )) # 
// (\D0|ynew[2]~0_combout  & ((\D0|Add6~29_sumout ))) ) ) ) # ( \D0|ynew[2]~7_combout  & ( !\D0|Add17~2_combout  & ( (\D0|ynew[2]~0_combout  & \D0|Add14~29_sumout ) ) ) ) # ( !\D0|ynew[2]~7_combout  & ( !\D0|Add17~2_combout  & ( (!\D0|ynew[2]~0_combout  & 
// (\D0|Add20~1_combout )) # (\D0|ynew[2]~0_combout  & ((\D0|Add6~29_sumout ))) ) ) )

	.dataa(!\D0|ynew[2]~0_combout ),
	.datab(!\D0|Add14~29_sumout ),
	.datac(!\D0|Add20~1_combout ),
	.datad(!\D0|Add6~29_sumout ),
	.datae(!\D0|ynew[2]~7_combout ),
	.dataf(!\D0|Add17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew~8 .extended_lut = "off";
defparam \D0|xnew~8 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \D0|xnew~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N49
dffeas \D0|xnew[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xnew~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xnew [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xnew[4] .is_wysiwyg = "true";
defparam \D0|xnew[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \D0|x_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add3~29_sumout ),
	.asdata(\D0|xnew [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x_out[7]~3_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|x_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x_out[4] .is_wysiwyg = "true";
defparam \D0|x_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \D0|Add3~33 (
// Equation(s):
// \D0|Add3~33_sumout  = SUM(( \D0|x_out [5] ) + ( GND ) + ( \D0|Add3~30  ))
// \D0|Add3~34  = CARRY(( \D0|x_out [5] ) + ( GND ) + ( \D0|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|x_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add3~33_sumout ),
	.cout(\D0|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~33 .extended_lut = "off";
defparam \D0|Add3~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \D0|xnew~9 (
// Equation(s):
// \D0|xnew~9_combout  = ( \D0|Add14~33_sumout  & ( \D0|Add17~2_combout  & ( (!\D0|ynew[2]~0_combout  & (((!\D0|Add20~1_combout  & !\D0|ynew[2]~7_combout )))) # (\D0|ynew[2]~0_combout  & (((\D0|ynew[2]~7_combout )) # (\D0|Add6~33_sumout ))) ) ) ) # ( 
// !\D0|Add14~33_sumout  & ( \D0|Add17~2_combout  & ( (!\D0|ynew[2]~7_combout  & ((!\D0|ynew[2]~0_combout  & ((!\D0|Add20~1_combout ))) # (\D0|ynew[2]~0_combout  & (\D0|Add6~33_sumout )))) ) ) ) # ( \D0|Add14~33_sumout  & ( !\D0|Add17~2_combout  & ( 
// ((!\D0|ynew[2]~0_combout  & ((!\D0|Add20~1_combout ))) # (\D0|ynew[2]~0_combout  & (\D0|Add6~33_sumout ))) # (\D0|ynew[2]~7_combout ) ) ) ) # ( !\D0|Add14~33_sumout  & ( !\D0|Add17~2_combout  & ( (!\D0|ynew[2]~0_combout  & (((!\D0|Add20~1_combout ) # 
// (\D0|ynew[2]~7_combout )))) # (\D0|ynew[2]~0_combout  & (\D0|Add6~33_sumout  & ((!\D0|ynew[2]~7_combout )))) ) ) )

	.dataa(!\D0|ynew[2]~0_combout ),
	.datab(!\D0|Add6~33_sumout ),
	.datac(!\D0|Add20~1_combout ),
	.datad(!\D0|ynew[2]~7_combout ),
	.datae(!\D0|Add14~33_sumout ),
	.dataf(!\D0|Add17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew~9 .extended_lut = "off";
defparam \D0|xnew~9 .lut_mask = 64'hB1AAB1FFB100B155;
defparam \D0|xnew~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N55
dffeas \D0|xnew[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xnew~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xnew [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xnew[5] .is_wysiwyg = "true";
defparam \D0|xnew[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N17
dffeas \D0|x_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add3~33_sumout ),
	.asdata(\D0|xnew [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x_out[7]~3_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|x_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x_out[5] .is_wysiwyg = "true";
defparam \D0|x_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N30
cyclonev_lcell_comb \D0|xnew~4 (
// Equation(s):
// \D0|xnew~4_combout  = ( \D0|ynew[2]~0_combout  & ( (\KEY[0]~input_o  & ((!\D0|drawing~1_combout  & ((\D0|Add6~9_sumout ))) # (\D0|drawing~1_combout  & (\D0|Add14~9_sumout )))) ) ) # ( !\D0|ynew[2]~0_combout  & ( \KEY[0]~input_o  ) )

	.dataa(!\D0|Add14~9_sumout ),
	.datab(!\D0|drawing~1_combout ),
	.datac(!\D0|Add6~9_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\D0|ynew[2]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|xnew~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|xnew~4 .extended_lut = "off";
defparam \D0|xnew~4 .lut_mask = 64'h00FF001D00FF001D;
defparam \D0|xnew~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N31
dffeas \D0|xnew[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|xnew~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|xnew[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|xnew [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|xnew[6] .is_wysiwyg = "true";
defparam \D0|xnew[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N20
dffeas \D0|x_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add3~9_sumout ),
	.asdata(\D0|xnew [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|x_out[7]~3_combout ),
	.sload(\D0|x_out[7]~0_combout ),
	.ena(\D0|x_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|x_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|x_out[6] .is_wysiwyg = "true";
defparam \D0|x_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N30
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \D0|x_out [8] & ( !\D0|Equal3~0_combout  & ( (!\D0|x_out [6] & (\C0|enablewrite~q  & !\D0|x_out [7])) ) ) ) # ( !\D0|x_out [8] & ( !\D0|Equal3~0_combout  & ( \C0|enablewrite~q  ) ) )

	.dataa(!\D0|x_out [6]),
	.datab(!\C0|enablewrite~q ),
	.datac(!\D0|x_out [7]),
	.datad(gnd),
	.datae(!\D0|x_out [8]),
	.dataf(!\D0|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h3333202000000000;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( !\D0|x_out [6] $ (!\D0|y_out [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~18  = CARRY(( !\D0|x_out [6] $ (!\D0|y_out [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~19  = SHARE((\D0|x_out [6] & \D0|y_out [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|x_out [6]),
	.datad(!\D0|y_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout(\VGA|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !\D0|y_out [1] $ (!\D0|x_out [7]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !\D0|y_out [1] $ (!\D0|x_out [7]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~23  = SHARE((\D0|y_out [1] & \D0|x_out [7]))

	.dataa(!\D0|y_out [1]),
	.datab(gnd),
	.datac(!\D0|x_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(\VGA|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout(\VGA|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !\D0|y_out [2] $ (!\D0|y_out [0] $ (\D0|x_out [8])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !\D0|y_out [2] $ (!\D0|y_out [0] $ (\D0|x_out [8])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~27  = SHARE((!\D0|y_out [2] & (\D0|y_out [0] & \D0|x_out [8])) # (\D0|y_out [2] & ((\D0|x_out [8]) # (\D0|y_out [0]))))

	.dataa(!\D0|y_out [2]),
	.datab(gnd),
	.datac(!\D0|y_out [0]),
	.datad(!\D0|x_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(\VGA|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout(\VGA|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000055F00005AA5;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( !\D0|y_out [3] $ (!\D0|y_out [1]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( !\D0|y_out [3] $ (!\D0|y_out [1]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~31  = SHARE((\D0|y_out [3] & \D0|y_out [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|y_out [3]),
	.datad(!\D0|y_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(\VGA|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout(\VGA|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( !\D0|y_out [4] $ (!\D0|y_out [2]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( !\D0|y_out [4] $ (!\D0|y_out [2]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~35  = SHARE((\D0|y_out [4] & \D0|y_out [2]))

	.dataa(gnd),
	.datab(!\D0|y_out [4]),
	.datac(!\D0|y_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(\VGA|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout(\VGA|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( !\D0|y_out [3] $ (!\D0|y_out [5]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( !\D0|y_out [3] $ (!\D0|y_out [5]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~39  = SHARE((\D0|y_out [3] & \D0|y_out [5]))

	.dataa(!\D0|y_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(\VGA|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout(\VGA|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h00000055000055AA;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add1~41 (
// Equation(s):
// \VGA|user_input_translator|Add1~41_sumout  = SUM(( !\D0|y_out [4] $ (!\D0|y_out [6]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~42  = CARRY(( !\D0|y_out [4] $ (!\D0|y_out [6]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~43  = SHARE((\D0|y_out [4] & \D0|y_out [6]))

	.dataa(gnd),
	.datab(!\D0|y_out [4]),
	.datac(gnd),
	.datad(!\D0|y_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(\VGA|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~41_sumout ),
	.cout(\VGA|user_input_translator|Add1~42 ),
	.shareout(\VGA|user_input_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~41 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~41 .lut_mask = 64'h00000033000033CC;
defparam \VGA|user_input_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( !\D0|y_out [7] $ (!\D0|y_out [5]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~2  = CARRY(( !\D0|y_out [7] $ (!\D0|y_out [5]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~3  = SHARE((\D0|y_out [7] & \D0|y_out [5]))

	.dataa(!\D0|y_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|y_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~42 ),
	.sharein(\VGA|user_input_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(\VGA|user_input_translator|Add1~2 ),
	.shareout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h00000055000055AA;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( \D0|y_out [6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~10  = CARRY(( \D0|y_out [6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(!\D0|y_out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~2 ),
	.sharein(\VGA|user_input_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( \D0|y_out [7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( \D0|y_out [7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~15  = SHARE(GND)

	.dataa(!\D0|y_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(\VGA|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(\VGA|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout  = ( \VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~13_sumout  & (!\VGA|user_input_translator|Add1~9_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0 .lut_mask = 64'h0000000040004000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N22
dffeas \VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N10
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N7
dffeas \VGA|controller|yCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N58
dffeas \VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter[2]~DUPLICATE_q  & \VGA|controller|xCounter [8]))

	.dataa(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|xCounter[9]~DUPLICATE_q  $ (\VGA|controller|yCounter [1])) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|xCounter[9]~DUPLICATE_q  $ (\VGA|controller|yCounter [1])) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((!\VGA|controller|yCounter[3]~DUPLICATE_q  & (\VGA|controller|xCounter[9]~DUPLICATE_q  & \VGA|controller|yCounter [1])) # (\VGA|controller|yCounter[3]~DUPLICATE_q  & ((\VGA|controller|yCounter [1]) # 
// (\VGA|controller|xCounter[9]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datac(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter[2]~DUPLICATE_q  & \VGA|controller|yCounter [4]))

	.dataa(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter[3]~DUPLICATE_q  & \VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~41 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~41_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~42  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~43  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~41_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~42 ),
	.shareout(\VGA|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~41 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~42 ),
	.sharein(\VGA|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( \VGA|controller|controller_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3] = ( \VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & (!\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w[3] .lut_mask = 64'h00000000C000C000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N28
dffeas \D0|k3|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|counter6 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|k3|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N24
cyclonev_lcell_comb \D0|color[8]~8 (
// Equation(s):
// \D0|color[8]~8_combout  = ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [3] & ( \C0|gameoversig~q  ) )

	.dataa(!\C0|gameoversig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color[8]~8 .extended_lut = "off";
defparam \D0|color[8]~8 .lut_mask = 64'h5555555500000000;
defparam \D0|color[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N18
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w[3] (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3] = ( \D0|write2~q  & ( (!\D0|counter6 [14] & (\D0|counter6 [13] & (\D0|counter6 [15] & !\D0|counter6 [16]))) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [15]),
	.datad(!\D0|counter6 [16]),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w[3] .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w[3] .lut_mask = 64'h0000000002000200;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N21
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout  = ( \D0|counter6 [15] & ( (!\D0|counter6 [14] & (\D0|counter6 [13] & !\D0|counter6 [16])) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter6 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 .lut_mask = 64'h0000000020202020;
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X57_Y12_N25
dffeas \D0|k3|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|counter6 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N15
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = ( \D0|counter6 [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter6 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N16
dffeas \D0|k3|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|k3|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N12
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w[3] (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3] = ( \D0|write2~q  & ( (!\D0|counter6 [14] & (!\D0|counter6 [13] & (\D0|counter6 [15] & !\D0|counter6 [16]))) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [15]),
	.datad(!\D0|counter6 [16]),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w[3] .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w[3] .lut_mask = 64'h0000000008000800;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N15
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout  = ( \D0|counter6 [15] & ( (!\D0|counter6 [14] & (!\D0|counter6 [13] & !\D0|counter6 [16])) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter6 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N24
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w[3] (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3] = ( \D0|write2~q  & ( (\D0|counter6 [14] & (!\D0|counter6 [13] & (\D0|counter6 [15] & !\D0|counter6 [16]))) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [15]),
	.datad(!\D0|counter6 [16]),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w[3] .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w[3] .lut_mask = 64'h0000000004000400;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N27
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout  = ( \D0|counter6 [15] & ( (\D0|counter6 [14] & (!\D0|counter6 [13] & !\D0|counter6 [16])) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter6 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FC7F800619FE398003F0FC7F8FE3F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000787F800619FE318001E0787F87E1F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "C0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N54
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w[3] (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3] = ( \D0|write2~q  & ( (\D0|counter6 [14] & (\D0|counter6 [13] & (\D0|counter6 [15] & !\D0|counter6 [16]))) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [15]),
	.datad(!\D0|counter6 [16]),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w[3] .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w[3] .lut_mask = 64'h0000000001000100;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N57
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout  = ( \D0|counter6 [15] & ( (\D0|counter6 [14] & (\D0|counter6 [13] & !\D0|counter6 [16])) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter6 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 .lut_mask = 64'h0000000010101010;
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "C000000000000001E60C1FE799FE000307F8061F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001B60C1867998600078618063F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001B60C18601986000CC61806718000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000019E0C186019860018661806618000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000019E0C186019860018661806618000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000018E0C0CC738CC0018633006718000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000018E3F0783F0780018";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "61E0063F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001863F0301E030001860C0061F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "FFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000780C0000C1FE618001E0787F986018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FC0C0000C1FE718003F0FC7F986018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001CE0C0000C00639800739CE01986018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "000C0061D800701C0018C6018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C0000C0060F800300C00187E1F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C0001E07E07800180601F8FE3F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C0003307E038000E0381F9C6718000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C00061806078000701C01986618000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C000618060F8000380E01986618000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001CE0C000618061D800739CE019C6718000000F";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N12
cyclonev_lcell_comb \D0|color~1 (
// Equation(s):
// \D0|color~1_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k3|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) ) ) ) # ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k3|altsyncram_component|auto_generated|ram_block1a55~portadataout ) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a67~portadataout  & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~1 .extended_lut = "off";
defparam \D0|color~1 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \D0|color~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N33
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w[3] (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3] = ( \D0|write2~q  & ( (!\D0|counter6 [15] & (\D0|counter6 [13] & (!\D0|counter6 [16] & \D0|counter6 [14]))) ) )

	.dataa(!\D0|counter6 [15]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [16]),
	.datad(!\D0|counter6 [14]),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w[3] .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w[3] .lut_mask = 64'h0000000000200020;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N6
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout  = ( \D0|counter6 [13] & ( (\D0|counter6 [14] & (!\D0|counter6 [16] & !\D0|counter6 [15])) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [16]),
	.datac(!\D0|counter6 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter6 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N9
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w[3] (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3] = ( !\D0|counter6 [16] & ( \D0|write2~q  & ( (!\D0|counter6 [14] & (\D0|counter6 [13] & !\D0|counter6 [15])) ) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(gnd),
	.datac(!\D0|counter6 [13]),
	.datad(!\D0|counter6 [15]),
	.datae(!\D0|counter6 [16]),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w[3] .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w[3] .lut_mask = 64'h000000000A000000;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N42
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout  = ( \D0|counter6 [13] & ( !\D0|counter6 [14] & ( (!\D0|counter6 [15] & !\D0|counter6 [16]) ) ) )

	.dataa(!\D0|counter6 [15]),
	.datab(gnd),
	.datac(!\D0|counter6 [16]),
	.datad(gnd),
	.datae(!\D0|counter6 [13]),
	.dataf(!\D0|counter6 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 .lut_mask = 64'h0000A0A000000000;
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N36
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w[3] (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3] = ( \D0|write2~q  & ( (\D0|counter6 [14] & (!\D0|counter6 [13] & (!\D0|counter6 [15] & !\D0|counter6 [16]))) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [15]),
	.datad(!\D0|counter6 [16]),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w[3] .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w[3] .lut_mask = 64'h0000000040004000;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N39
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout  = ( !\D0|counter6 [15] & ( (\D0|counter6 [14] & (!\D0|counter6 [13] & !\D0|counter6 [16])) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter6 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 .lut_mask = 64'h4040404000000000;
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N0
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w[3] (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3] = ( \D0|write2~q  & ( (!\D0|counter6 [14] & (!\D0|counter6 [13] & (!\D0|counter6 [15] & !\D0|counter6 [16]))) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [15]),
	.datad(!\D0|counter6 [16]),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w[3] .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w[3] .lut_mask = 64'h0000000080008000;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N3
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3] = ( !\D0|counter6 [15] & ( (!\D0|counter6 [14] & (!\D0|counter6 [13] & !\D0|counter6 [16])) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter6 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] .lut_mask = 64'h8080808000000000;
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N12
cyclonev_lcell_comb \D0|color~0 (
// Equation(s):
// \D0|color~0_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~0 .extended_lut = "off";
defparam \D0|color~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \D0|color~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N13
dffeas \D0|k3|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|counter6 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \D0|k3|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N51
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout  = ( \D0|counter6 [16] & ( \D0|write2~q  & ( (!\D0|counter6 [14] & (\D0|counter6 [13] & !\D0|counter6 [15])) ) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(gnd),
	.datac(!\D0|counter6 [13]),
	.datad(!\D0|counter6 [15]),
	.datae(!\D0|counter6 [16]),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 .lut_mask = 64'h0000000000000A00;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N30
cyclonev_lcell_comb \D0|Equal0~3 (
// Equation(s):
// \D0|Equal0~3_combout  = ( !\D0|counter6 [15] & ( (\D0|counter6 [13] & (!\D0|counter6 [14] & \D0|counter6 [16])) ) )

	.dataa(gnd),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [14]),
	.datad(!\D0|counter6 [16]),
	.datae(gnd),
	.dataf(!\D0|counter6 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal0~3 .extended_lut = "off";
defparam \D0|Equal0~3 .lut_mask = 64'h0030003000000000;
defparam \D0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal0~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 4095;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N42
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout  = ( \D0|write2~q  & ( (!\D0|counter6 [14] & (!\D0|counter6 [13] & (!\D0|counter6 [15] & \D0|counter6 [16]))) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [15]),
	.datad(!\D0|counter6 [16]),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 .lut_mask = 64'h0000000000800080;
defparam \D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N45
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout  = ( !\D0|counter6 [15] & ( (!\D0|counter6 [14] & (!\D0|counter6 [13] & \D0|counter6 [16])) ) )

	.dataa(!\D0|counter6 [14]),
	.datab(!\D0|counter6 [13]),
	.datac(!\D0|counter6 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter6 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 .lut_mask = 64'h0808080800000000;
defparam \D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "FFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000F";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000300C030001863F1866E18600030619FE018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000300C030001C63F1867F18600030619FE018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001C60C186739860003061806018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001E60C1FE619FE000307F806018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N45
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k3|altsyncram_component|auto_generated|ram_block1a115~portadataout )) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k3|altsyncram_component|auto_generated|ram_block1a115~portadataout )) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(gnd),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 .lut_mask = 64'h0000888808080808;
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N27
cyclonev_lcell_comb \D0|color[8]~7 (
// Equation(s):
// \D0|color[8]~7_combout  = ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & ( \C0|gameoversig~q  ) ) # ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & ( (\C0|gameoversig~q  & 
// \D0|k3|altsyncram_component|auto_generated|address_reg_a [3]) ) )

	.dataa(!\C0|gameoversig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(gnd),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color[8]~7 .extended_lut = "off";
defparam \D0|color[8]~7 .lut_mask = 64'h0055005555555555;
defparam \D0|color[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N41
dffeas \D0|k2|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|counter7 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|k2|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N39
cyclonev_lcell_comb \D0|color[8]~5 (
// Equation(s):
// \D0|color[8]~5_combout  = (\C0|drawstartpg~q  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [3])

	.dataa(gnd),
	.datab(!\C0|drawstartpg~q ),
	.datac(gnd),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color[8]~5 .extended_lut = "off";
defparam \D0|color[8]~5 .lut_mask = 64'h3300330033003300;
defparam \D0|color[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N44
dffeas \D0|k2|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|counter7 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N50
dffeas \D0|k2|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|counter7 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N12
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w[3] (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3] = ( \D0|write~q  & ( (\D0|counter7 [13] & (!\D0|counter7 [14] & (\D0|counter7 [15] & !\D0|counter7 [16]))) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [15]),
	.datad(!\D0|counter7 [16]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w[3] .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w[3] .lut_mask = 64'h0000000004000400;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N15
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout  = ( \D0|counter7 [15] & ( (\D0|counter7 [13] & (!\D0|counter7 [14] & !\D0|counter7 [16])) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter7 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "001FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFFFFFF01FC000000000000007F01FFFFFFFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFFFFFF01FC000000000000007F01FFFFFFFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFFFFFF01FC000000000000007F01FFFFFFFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFFFFFF01F";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "C000000000000007F01FFFFFFFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFFFFFF01FC000000000000007F01FFFFFFFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N24
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w[3] (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3] = ( \D0|write~q  & ( (\D0|counter7 [13] & (\D0|counter7 [14] & (\D0|counter7 [15] & !\D0|counter7 [16]))) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [15]),
	.datad(!\D0|counter7 [16]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w[3] .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w[3] .lut_mask = 64'h0000000001000100;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N27
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout  = ( \D0|counter7 [15] & ( (\D0|counter7 [13] & (\D0|counter7 [14] & !\D0|counter7 [16])) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter7 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 .lut_mask = 64'h0000000010101010;
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "FFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FC7F803F8000FE01FFF000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FC7F80FFF003FFC1FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FC7F81FFF807FFE1FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FE7F83FFFC0FFFF1FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FE7F87FFFC1FFFF1FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FE7F87F1FE1FFFF9FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FE7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N6
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w[3] (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3] = ( \D0|write~q  & ( (!\D0|counter7 [13] & (!\D0|counter7 [14] & (\D0|counter7 [15] & !\D0|counter7 [16]))) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [15]),
	.datad(!\D0|counter7 [16]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w[3] .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w[3] .lut_mask = 64'h0000000008000800;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N9
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout  = ( \D0|counter7 [15] & ( (!\D0|counter7 [13] & (!\D0|counter7 [14] & !\D0|counter7 [16])) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter7 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F80000001FE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F80000001FE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F80000001FE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F80000001FE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFFFFFF01FC07F83FFFFC1FE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFFFFFF01FC07F83FFFFC1FE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FFFFC0FF8000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "3FFFFFFFFFFFF01FC07F83FFFFC1FE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFFFFFF01FC07F83FFFFC1FE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFFFFFF01FC07F83FFFFC1FE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFFFFFF01FC07F83FFFFC1FE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F83FFFFC1FE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F83FFFFC1FE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F83FFFFC1FE07";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F80000001FE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F80000001FE07F01FFFFFFFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFFFFFF01FC07F80000001FE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFFFFFF01FC07F80000001FE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF000000003";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFF1FE3FCFFFF8003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FC07FFFFFFFFFFE07F01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FC000000000000007F01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FC000000000000007F01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01F";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N30
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w[3] (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3] = ( \D0|write~q  & ( (!\D0|counter7 [13] & (\D0|counter7 [14] & (\D0|counter7 [15] & !\D0|counter7 [16]))) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [15]),
	.datad(!\D0|counter7 [16]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w[3] .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w[3] .lut_mask = 64'h0000000002000200;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N33
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout  = ( \D0|counter7 [15] & ( (!\D0|counter7 [13] & (\D0|counter7 [14] & !\D0|counter7 [16])) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter7 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 .lut_mask = 64'h0000000020202020;
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFF001FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFF8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFF8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFF8F";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "F1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007F7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FE7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FE7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "FFFFFFF001FE7F8FF1FE1FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FE7F87FFFC1FFFF00FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FC7F87FFFC0FFFF00FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FC7F83FFF807FFE00FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FC7F81FFF003FFC00FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FC7F803F8000FE000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N51
cyclonev_lcell_comb \D0|color~3 (
// Equation(s):
// \D0|color~3_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a 
// [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a91~portadataout ))))) ) ) ) # ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a91~portadataout ))))) ) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a91~portadataout ))))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~3 .extended_lut = "off";
defparam \D0|color~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \D0|color~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N5
dffeas \D0|k2|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|counter7 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N18
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout  = ( \D0|write~q  & ( (!\D0|counter7 [13] & (!\D0|counter7 [14] & (!\D0|counter7 [15] & \D0|counter7 [16]))) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [15]),
	.datad(!\D0|counter7 [16]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 .lut_mask = 64'h0000000000800080;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N21
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout  = ( !\D0|counter7 [15] & ( (!\D0|counter7 [13] & (!\D0|counter7 [14] & \D0|counter7 [16])) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter7 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 .lut_mask = 64'h0808080800000000;
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N39
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout  = ( \D0|write~q  & ( (\D0|counter7 [13] & (!\D0|counter7 [14] & (\D0|counter7 [16] & !\D0|counter7 [15]))) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [16]),
	.datad(!\D0|counter7 [15]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 .lut_mask = 64'h0000000004000400;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 4095;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N33
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2] & (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a103~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]))) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 .lut_mask = 64'h0800080008880888;
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N4
dffeas \D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|counter7 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N36
cyclonev_lcell_comb \D0|color[8]~4 (
// Equation(s):
// \D0|color[8]~4_combout  = ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [3] & ( \C0|drawstartpg~q  ) ) # ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [3] & ( (\C0|drawstartpg~q  & 
// \D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\C0|drawstartpg~q ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color[8]~4 .extended_lut = "off";
defparam \D0|color[8]~4 .lut_mask = 64'h0303030333333333;
defparam \D0|color[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N42
cyclonev_lcell_comb \D0|clr~0 (
// Equation(s):
// \D0|clr~0_combout  = ( \D0|counter10 [8] & ( (!\C0|target~q ) # (\D0|counter3 [8]) ) ) # ( !\D0|counter10 [8] & ( (!\C0|target~q ) # ((\C0|target2~q ) # (\D0|counter3 [8])) ) )

	.dataa(gnd),
	.datab(!\C0|target~q ),
	.datac(!\D0|counter3 [8]),
	.datad(!\C0|target2~q ),
	.datae(gnd),
	.dataf(!\D0|counter10 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|clr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|clr~0 .extended_lut = "off";
defparam \D0|clr~0 .lut_mask = 64'hCFFFCFFFCFCFCFCF;
defparam \D0|clr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N45
cyclonev_lcell_comb \D0|clr[6]~1 (
// Equation(s):
// \D0|clr[6]~1_combout  = ( \D0|erasing~1_combout  & ( (!\C0|waiting~q  & (\KEY[0]~input_o  & \D0|write~0_combout )) ) ) # ( !\D0|erasing~1_combout  & ( (!\C0|waiting~q  & (\KEY[0]~input_o  & (!\D0|xnew[8]~1_combout  & \D0|write~0_combout ))) ) )

	.dataa(!\C0|waiting~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|xnew[8]~1_combout ),
	.datad(!\D0|write~0_combout ),
	.datae(gnd),
	.dataf(!\D0|erasing~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|clr[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|clr[6]~1 .extended_lut = "off";
defparam \D0|clr[6]~1 .lut_mask = 64'h0020002000220022;
defparam \D0|clr[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N44
dffeas \D0|clr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|clr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|clr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|clr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|clr[6] .is_wysiwyg = "true";
defparam \D0|clr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N48
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w[3] (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3] = ( \D0|write~q  & ( (!\D0|counter7 [13] & (!\D0|counter7 [16] & (!\D0|counter7 [15] & !\D0|counter7 [14]))) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [16]),
	.datac(!\D0|counter7 [15]),
	.datad(!\D0|counter7 [14]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w[3] .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w[3] .lut_mask = 64'h0000000080008000;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N51
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3] = ( !\D0|counter7 [15] & ( (!\D0|counter7 [13] & (!\D0|counter7 [16] & !\D0|counter7 [14])) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(gnd),
	.datac(!\D0|counter7 [16]),
	.datad(!\D0|counter7 [14]),
	.datae(gnd),
	.dataf(!\D0|counter7 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] .lut_mask = 64'hA000A00000000000;
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N54
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w[3] (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3] = ( \D0|write~q  & ( (!\D0|counter7 [13] & (\D0|counter7 [14] & (!\D0|counter7 [15] & !\D0|counter7 [16]))) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [15]),
	.datad(!\D0|counter7 [16]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w[3] .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w[3] .lut_mask = 64'h0000000020002000;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N57
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout  = ( !\D0|counter7 [15] & ( (!\D0|counter7 [13] & (\D0|counter7 [14] & !\D0|counter7 [16])) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter7 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 .lut_mask = 64'h2020202000000000;
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFC7FFFF03FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFC7FFFF0FFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFC7FFFF1FFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFC7FFFF1FFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFC7FFFF1FFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007F3FC7FFFF1FCFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007E3FC7FFFF1F8FF0003FFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FE3FC7FFFF3F8FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FE3FC7FFFF3F8FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FE3FC7FFFF3F8FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007E3FC7FFFF1F8FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007E3FC7FFFF1F8FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007E3FC7FFFF1F8FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFF00000007F3FC3FFFF1FCFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFC3FFFE1FFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFC1FFFE1FFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFC0FFFC0FFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFC07FF807FFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFC01FC001FFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N42
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w[3] (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3] = ( \D0|write~q  & ( (!\D0|counter7 [15] & (!\D0|counter7 [14] & (\D0|counter7 [13] & !\D0|counter7 [16]))) ) )

	.dataa(!\D0|counter7 [15]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [13]),
	.datad(!\D0|counter7 [16]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w[3] .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w[3] .lut_mask = 64'h0000000008000800;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N45
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout  = ( \D0|counter7 [13] & ( (!\D0|counter7 [15] & (!\D0|counter7 [14] & !\D0|counter7 [16])) ) )

	.dataa(!\D0|counter7 [15]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter7 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N0
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w[3] (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3] = ( \D0|write~q  & ( (\D0|counter7 [13] & (\D0|counter7 [14] & (!\D0|counter7 [15] & !\D0|counter7 [16]))) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [15]),
	.datad(!\D0|counter7 [16]),
	.datae(gnd),
	.dataf(!\D0|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w[3] .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w[3] .lut_mask = 64'h0000000010001000;
defparam \D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N3
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout  = ( !\D0|counter7 [15] & ( (\D0|counter7 [13] & (\D0|counter7 [14] & !\D0|counter7 [16])) ) )

	.dataa(!\D0|counter7 [13]),
	.datab(!\D0|counter7 [14]),
	.datac(!\D0|counter7 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|counter7 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "C000000000000007F01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FC000000000000007F01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FC000000000000007F01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FC000000000000007F01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF01FFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF0000000003FC01FC0000FF000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "3FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF0000000003FC07FF8000FF0003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF0000000003FC0FFFC000FF0003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF0000000003FC1FFFE000FF0003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF0000000003FC3FFFE000FF0003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF0000000003FC3FFFF000FF0003FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N48
cyclonev_lcell_comb \D0|color~2 (
// Equation(s):
// \D0|color~2_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~2 .extended_lut = "off";
defparam \D0|color~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \D0|color~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \D0|color~6 (
// Equation(s):
// \D0|color~6_combout  = ( \D0|clr [6] & ( \D0|color~2_combout  & ( (!\D0|color[8]~4_combout ) # ((!\D0|color[8]~5_combout  & ((\D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ))) # (\D0|color[8]~5_combout  & 
// (\D0|color~3_combout ))) ) ) ) # ( !\D0|clr [6] & ( \D0|color~2_combout  & ( (!\D0|color[8]~5_combout  & (((\D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout  & \D0|color[8]~4_combout )))) # (\D0|color[8]~5_combout  & 
// (((!\D0|color[8]~4_combout )) # (\D0|color~3_combout ))) ) ) ) # ( \D0|clr [6] & ( !\D0|color~2_combout  & ( (!\D0|color[8]~5_combout  & (((!\D0|color[8]~4_combout ) # (\D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout )))) # 
// (\D0|color[8]~5_combout  & (\D0|color~3_combout  & ((\D0|color[8]~4_combout )))) ) ) ) # ( !\D0|clr [6] & ( !\D0|color~2_combout  & ( (\D0|color[8]~4_combout  & ((!\D0|color[8]~5_combout  & 
// ((\D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ))) # (\D0|color[8]~5_combout  & (\D0|color~3_combout )))) ) ) )

	.dataa(!\D0|color[8]~5_combout ),
	.datab(!\D0|color~3_combout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ),
	.datad(!\D0|color[8]~4_combout ),
	.datae(!\D0|clr [6]),
	.dataf(!\D0|color~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~6 .extended_lut = "off";
defparam \D0|color~6 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \D0|color~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \D0|color~9 (
// Equation(s):
// \D0|color~9_combout  = ( \D0|color[8]~7_combout  & ( \D0|color~6_combout  & ( (!\D0|color[8]~8_combout  & ((\D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ))) # (\D0|color[8]~8_combout  & (\D0|color~1_combout )) ) ) ) # ( 
// !\D0|color[8]~7_combout  & ( \D0|color~6_combout  & ( (!\D0|color[8]~8_combout ) # (\D0|color~0_combout ) ) ) ) # ( \D0|color[8]~7_combout  & ( !\D0|color~6_combout  & ( (!\D0|color[8]~8_combout  & 
// ((\D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ))) # (\D0|color[8]~8_combout  & (\D0|color~1_combout )) ) ) ) # ( !\D0|color[8]~7_combout  & ( !\D0|color~6_combout  & ( (\D0|color[8]~8_combout  & \D0|color~0_combout ) ) ) 
// )

	.dataa(!\D0|color[8]~8_combout ),
	.datab(!\D0|color~1_combout ),
	.datac(!\D0|color~0_combout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0_combout ),
	.datae(!\D0|color[8]~7_combout ),
	.dataf(!\D0|color~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~9 .extended_lut = "off";
defparam \D0|color~9 .lut_mask = 64'h050511BBAFAF11BB;
defparam \D0|color~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N6
cyclonev_lcell_comb \D0|counter6~0 (
// Equation(s):
// \D0|counter6~0_combout  = ( !\D0|write2~q  & ( \C0|gameoversig~q  ) )

	.dataa(!\C0|gameoversig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|counter6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|counter6~0 .extended_lut = "off";
defparam \D0|counter6~0 .lut_mask = 64'h5555555500000000;
defparam \D0|counter6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N9
cyclonev_lcell_comb \D0|color[7]~12 (
// Equation(s):
// \D0|color[7]~12_combout  = ( \C0|enablewrite~q  & ( (!\C0|waiting~q  & \KEY[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|waiting~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\C0|enablewrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color[7]~12 .extended_lut = "off";
defparam \D0|color[7]~12 .lut_mask = 64'h0000000000F000F0;
defparam \D0|color[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N54
cyclonev_lcell_comb \D0|color[7]~13 (
// Equation(s):
// \D0|color[7]~13_combout  = ( \D0|write~0_combout  & ( \D0|color[7]~11_combout  & ( ((\D0|counter6~0_combout  & !\D0|color[7]~10_combout )) # (\D0|color[7]~12_combout ) ) ) ) # ( !\D0|write~0_combout  & ( \D0|color[7]~11_combout  & ( 
// (\D0|counter6~0_combout  & !\D0|color[7]~10_combout ) ) ) ) # ( \D0|write~0_combout  & ( !\D0|color[7]~11_combout  & ( (((\D0|counter6~0_combout  & !\D0|color[7]~10_combout )) # (\D0|color[7]~12_combout )) # (\D0|donestartpg~0_combout ) ) ) ) # ( 
// !\D0|write~0_combout  & ( !\D0|color[7]~11_combout  & ( ((\D0|counter6~0_combout  & !\D0|color[7]~10_combout )) # (\D0|donestartpg~0_combout ) ) ) )

	.dataa(!\D0|donestartpg~0_combout ),
	.datab(!\D0|counter6~0_combout ),
	.datac(!\D0|color[7]~12_combout ),
	.datad(!\D0|color[7]~10_combout ),
	.datae(!\D0|write~0_combout ),
	.dataf(!\D0|color[7]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color[7]~13 .extended_lut = "off";
defparam \D0|color[7]~13 .lut_mask = 64'h77557F5F33003F0F;
defparam \D0|color[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N50
dffeas \D0|color[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|color~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|color[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|color [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|color[7] .is_wysiwyg = "true";
defparam \D0|color[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N34
dffeas \VGA|controller|xCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a79 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mem_init3 = "9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF80000FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFFFFF80000FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFF80000FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF80000FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF80000FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF80000FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFDFDFFFFFFFFFFFFFFFEFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFBFFFFFFFFFFFFFF9FFFFFFFFF80000FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDFFFFFFFFFFFFFF7FFFFFFFFF80000FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EBC8D5DBFFFFFFFFFFFFEFFFFFFFFFF80000FFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EFCAFF97FFFFFFFFFFFF9FFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCFFFFFFFFFFFFFFB7FFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mem_init1 = "FFFFFF80000FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF494CDFFFFFFFFFFFF6FFFFFFFFFFF80000FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE49F8FBFFFFFFFFFFFDFFFFFFFFFFF80000FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC8D4D7FFFFFFFFFFFBFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8A7FFBFFFFFFFFFFF7FFFFFFFFFFF80000FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE69DBFFFFFFFFFFFFCFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFEFFFFFFFFFFFF9FFFFFFFFFFFF80000FFFFFFFFFFFFDFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFE40F321BFFFFFFFFFFBFFFFFFFFFFFF80000FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE48FB377FFFFFFFFFF7FFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFBFFFFFFFFF6FFFFFFFFFFFFF80000FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFF9FFFFFFFFFFFFF90008FFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFBFFFFFFFFFFFFF80001FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X24_Y12_N59
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N49
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout  = ( \VGA|writeEn~0_combout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (!\VGA|user_input_translator|Add1~13_sumout  & (\VGA|user_input_translator|Add1~5_sumout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0 .lut_mask = 64'h0000000000080008;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w[3] .lut_mask = 64'h0022002200000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "0007FFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF0007FFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF0007FFFFE00000000000000000000000000000000000000000000000000000000001FFFFF0007FFF0007FFFFC00000000000000000000000000000000000000000000000000000000001FFFFF800FFFF800FFFFFC00000000000000000000000000000000000000000000000000000000001FFFFF801FFFF801FFFFFC00000000000000000000000000000000000000000000000000000000000FFFFFC03FFFFC03FFFFF80000007FFFFFFFFC01FF000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "03FF007FC0000FF801FF0FFFC00000000000FFFFFF07FFFFF07FFFFF80000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC00000000000FFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC000000000007FFFFFFFFFFFFFFFFFFF00000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC000000000003FFFFFFFFFFFFFFFFFFE00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000003FFFFFFFFFFFFFFFFFFE00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000001FFFFFFFFFFFFFFFFFFC00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00001FFFFFFFFFFFFFFFFFFC00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000000FFFFFFFFFFFFFFFFFF8000000000000007FC01FF00003FF007FC0000FF801FFF003FFE0000000000FFFFFFFFFFFFFFFFFF0000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000007FFFFFFFFFFFFFFFFF0000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000003FFFFFFFFFFFFFFFFE0000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000001FFFFFFFFFFFFFFFFC0000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE00000000000FFFFFFFFFFFFFFFF8000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "0000007FC01FF00003FF007FFFFFFFF801FF00003FE000000000007FFFFFFFFFFFFFFF00000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE000000000003FFFFFFFFFFFFFFE00000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE000000000001FFFFFFFFFFFFFFC00000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE000000000000FFFFFFFFFFFFFF800000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE0000000000007FFFFFFFFFFFFF000000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE0000000000001FFFFFFFFFFFFC000000000000000007FC01FF07FC3FF007FFFFFFFF8";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "0003FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFF07FFFFF0FFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFC01FFFFC03FFFFFF00000000000000000000000000000000000000000000000000000000007FFFFF800FFFF800FFFFFF00000000000000000000000000000000000000000000000000000000003FFFFF800FFFF800FFFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF0007FFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "01FFFF803FE0000000000000FFFFFFFFFFFF80000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE00000000000007FFFFFFFFFFE00000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE00000000000001FFFFFFFFFFC00000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000007FFFFFFFFF000000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000001FFFFFFFFC000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE0000000000000003FFFFFFE0000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE00000000000000003FFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "E00000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE000000000000000003FFE000000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF80";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "3FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N24
cyclonev_lcell_comb \D0|color~14 (
// Equation(s):
// \D0|color~14_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) ) ) ) # ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & \D0|k3|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~14 .extended_lut = "off";
defparam \D0|color~14 .lut_mask = 64'h0033CCFF47474747;
defparam \D0|color~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N18
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a116  & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a116  & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(gnd),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a116 ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 .lut_mask = 64'h0000CC000C000C00;
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000FFE0080700E01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFE0080700E01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFF0080700E01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFF0080700E01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFF0000700E01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFF0000700E01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFF000070";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "0E01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFF80007FFE01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFF80007FFE01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFF80007FFE01C00007F00FFFC000000000000000000000000000000000000000000000000000000FFF80007FFE01C00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF80007FFE01C00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF8000700E01C00007F00FFFC00000001FFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF8000700E01C00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF8080700E01C00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF0080700E01C00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF0080700E01C00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF0180700E01C00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF0180700E01C00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "0000000FFE0180700E01E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFE0180780003E0000FF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFE0380780003F0000FF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFE03807C0007F8001FF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFC03807E000FFC003FF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFC03807FC07FFF01FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000007FC03807FC07FFF01FE000FFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "80000000000000000000000000000000000000000000000000000007FC03807F000FFC003E000FFF8000000000000000000000000000000000000000000000000000000FFC03807E0007F8001E000FFFC000000000000000000000000000000000000000000000000000000FFC01807C0003F0000E000FFFC000000000000000000000000000000000000000000000000000000FFC0180780003E0000E000FFFC000000000000000000000000000000000000000000000000000000FFE0180780E01E00006000FFFC000000000000000000000000000000000000000000000000000000FFE0180700E01C00007F00FFFC0000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "0000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807FFFFFFE01F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807FFFFFFE01F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807FFFFFFE01F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807FFFFFFE01F80FEFFFF0000000000000000FFFFFFFFC000E00003F007FFFC00000001FFFEFE03F807C00003E01F80FEFFFF0000000000000000FFFFFFFFC000E00003F007FFFC00000001FFFEFE03F807C00003E01F80FEFFFF0000000000000000FFFFFFFFC000E00003F007FFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "C00000001FFFEFE03F807C00003E01F80FEFFFF0000000000000000FFFFFFFFC000E00003F007FFFC00000001FFFEFE03F807C00003E01F80FEFFFF0000000000000000FFFFFFFFC000E00003F007FFFC00000001FFFEFE03F807C00003E01F80FEFFFF0000000000000000FFFFFFFFC000E00003F007FFFC00000001FFFEFE03F807C00003E01F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807C00003E01F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807C00003E01F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807C00003E01F8";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "0FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807FFFFFFE01F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807FFFFFFE01F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F807FFFFFFE01F80FEFFFF0000000000000000FFFFFFFFC000E01C0300007FFC00000001FFFEFE03F807FFFFFFE01F80FEFFFF0000000000000000FFFFFFFFC000E01C0300007FFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFC000E01C0300007FFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFC";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "000E01C0300007FFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFC000E01C0300007FFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFC000E01C0300007FFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE03FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE03FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE0";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "C00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFF8000E01C03F007FFFC00000001FFFEFE03FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFF8000E01C03F007FFFC00000001FFFEFE03FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFF8000E01C03F007FFFC00000001FFFEFE03FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFF8000E01C03F007FFFC00000001FFFEFE0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "3FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFF8000E01C03F007FFFC00000001FFFEFE03FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFF8000E01C03F007FFFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F800000000001F80FEFFFF0000000000000000FFFFFFFFFF00E01C03F007FFFC00000001FFFEFE03F800000000001F80FEFFFF000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N51
cyclonev_lcell_comb \D0|color~17 (
// Equation(s):
// \D0|color~17_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # ((\D0|k2|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) ) ) # ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # ((\D0|k2|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a92~portadataout ))))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~17 .extended_lut = "off";
defparam \D0|color~17 .lut_mask = 64'h02138A9B4657CEDF;
defparam \D0|color~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N30
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout  = ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a116 ))) ) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a116  & \D0|k2|altsyncram_component|auto_generated|address_reg_a [0])) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a116 ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 .lut_mask = 64'h02020000A2A20000;
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "000000000000000000000000007FFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE0000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000003FFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "3FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE03FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE03FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE03FFFFFFFFFFFFFF80FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "0000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFE000000000000000000FEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFC03FE03FFFF00FFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "C00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFC03F8007FFF00FFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFC03F0003FFF00FFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFC03E0001FFF00FFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFC03C0001FFF00FFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFEFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000FFFFFFFFFC0380000FFF00FFFC00000001FFFE0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "000FFFF0000000000000000FFFFFFFFFC0380000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC0380000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC0380000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC0380000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC0380000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC0380000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFF0";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00380000FC000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFC000380000F0000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF8000380000E0000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF8000380000E0000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF8000380000E0000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF80C0380000E0300FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF81C0380000E0700FFFC00000001FFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF01C0380000C0700FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF01C0380000C0700FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF01C0380000C0700FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF81C0380000E0700FFFC000000000000000000000000000000000000000000000000000000FFFFFFF81C0380000E0700FFFC000000000000000000FF800007FE00000000000000000000000000FFFFFFF81C0380000E0700FFFC000000000000000000FF800007FE0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "0000000FFFFFFF80C03C0000E0300FFFC000000000000000000FF800007FE000000000000000000000000007FFFFFF80003C0001E0000FFF8000000000000000000FF800007FE000000000000000000000000007FFFFFF80003E0001E0000FFF8000000000000000000FFC0000FFE000000000000000000000000007FFFFFFC0003F0003F0000FFF80000000000000000007FC0000FFC000000000000000000000000003FFFFFFE0003F8007F8000FFF00000000000000000007FC0000FFC000000000000000000000000003FFFFFFF8003FE03FFE000FFF00000000000000000007FE0001FFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000007FE0001FFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FF0003FFC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FF8007FF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000003FFC00FFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFE01FFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFF07FFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFE0000";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N24
cyclonev_lcell_comb \D0|color~16 (
// Equation(s):
// \D0|color~16_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~16 .extended_lut = "off";
defparam \D0|color~16 .lut_mask = 64'h4700473347CC47FF;
defparam \D0|color~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N29
dffeas \D0|clr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|drawingtarg2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D0|clr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|clr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|clr[8] .is_wysiwyg = "true";
defparam \D0|clr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N24
cyclonev_lcell_comb \D0|color~18 (
// Equation(s):
// \D0|color~18_combout  = ( \D0|color[8]~4_combout  & ( \D0|clr [8] & ( (!\D0|color[8]~5_combout  & ((\D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout ))) # (\D0|color[8]~5_combout  & (\D0|color~17_combout )) ) ) ) # ( 
// !\D0|color[8]~4_combout  & ( \D0|clr [8] & ( (!\D0|color[8]~5_combout ) # (\D0|color~16_combout ) ) ) ) # ( \D0|color[8]~4_combout  & ( !\D0|clr [8] & ( (!\D0|color[8]~5_combout  & 
// ((\D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout ))) # (\D0|color[8]~5_combout  & (\D0|color~17_combout )) ) ) ) # ( !\D0|color[8]~4_combout  & ( !\D0|clr [8] & ( (\D0|color[8]~5_combout  & \D0|color~16_combout ) ) ) )

	.dataa(!\D0|color~17_combout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout ),
	.datac(!\D0|color[8]~5_combout ),
	.datad(!\D0|color~16_combout ),
	.datae(!\D0|color[8]~4_combout ),
	.dataf(!\D0|clr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~18 .extended_lut = "off";
defparam \D0|color~18 .lut_mask = 64'h000F3535F0FF3535;
defparam \D0|color~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "FFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000FF80000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE000000000000000003FFE1FFC000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE00000000000000007FFFFFFFC000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE0000000000000003FFFFFFFFE000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE000000000000001FFFFFFFFFE000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE000000000000007FFFFFFFFFE000000000007FC00007FC000000003FF007FC0000FF801FF00003FE00000000000001FFFFFFFFFFE000000000007";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "FC00007FC000000003FF007FC0000FF801FF00003FE00000000000007FFFFFFFFFFF000000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000FFFFFFFFFFFF800000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000003FFFFFFFFFFFFE00000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000007FFFFFFFFFFFFF00000000007FC00007FC000000003FF007FC0000FF801FF00003FE000000000000FFFFFFFFFFFFFF80000000007FC00007FC000000003FF007FC0000FF801FF00003FE000000000001FFFFFFFFFFFFFFC0000000007FC00007FC000000003FF007FC0000FF8";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "01FF00003FE000000000007FFFFFFFFFFFFFFE0000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE000000000007FFFFFFFFFFFFFFF0000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE00000000000FFFFFFFFFFFFFFFF8000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE00000000001FFFFFFFFFFFFFFFFC000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE00000000003FFFFFFFFFFFFFFFFE0000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE000000000007FFFFFFFFFFFFFFFFF0000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000000FFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFF8000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000000FFFFFFFFFFFFFFFFFF8000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000001FFFFFFFFFFFFFFFFFFC0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000001FFFFFFFFFFFFFFFFFFC0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000003FFFFFFFFFFFFFFFFFFE0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000003FFFFFFFFFFFFFFFFFFE0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000007FFFFFFFFFFFFFFFFFFF000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "FFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF0000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "0000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "0000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC0000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "03FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000000000000000000000000000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000000000000000000003F00000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N6
cyclonev_lcell_comb \D0|color~15 (
// Equation(s):
// \D0|color~15_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~15 .extended_lut = "off";
defparam \D0|color~15 .lut_mask = 64'h04C407C734F437F7;
defparam \D0|color~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N54
cyclonev_lcell_comb \D0|color~19 (
// Equation(s):
// \D0|color~19_combout  = ( \D0|color~15_combout  & ( \D0|color[8]~8_combout  & ( (\D0|color[8]~7_combout ) # (\D0|color~14_combout ) ) ) ) # ( !\D0|color~15_combout  & ( \D0|color[8]~8_combout  & ( (\D0|color~14_combout  & !\D0|color[8]~7_combout ) ) ) ) # 
// ( \D0|color~15_combout  & ( !\D0|color[8]~8_combout  & ( (!\D0|color[8]~7_combout  & ((\D0|color~18_combout ))) # (\D0|color[8]~7_combout  & (\D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout )) ) ) ) # ( !\D0|color~15_combout 
//  & ( !\D0|color[8]~8_combout  & ( (!\D0|color[8]~7_combout  & ((\D0|color~18_combout ))) # (\D0|color[8]~7_combout  & (\D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout )) ) ) )

	.dataa(!\D0|color~14_combout ),
	.datab(!\D0|color[8]~7_combout ),
	.datac(!\D0|k3|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0_combout ),
	.datad(!\D0|color~18_combout ),
	.datae(!\D0|color~15_combout ),
	.dataf(!\D0|color[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~19 .extended_lut = "off";
defparam \D0|color~19 .lut_mask = 64'h03CF03CF44447777;
defparam \D0|color~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N56
dffeas \D0|color[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|color~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|color[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|color [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|color[8] .is_wysiwyg = "true";
defparam \D0|color[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a88 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8],\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555555555555555656655555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555655555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555559AAAAAAAA55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mem_init1 = "5555555555555555555555555555555555555555555A9AAAAAAAAAAA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555ABFFDAAAAAAAAAFFFA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555556BFFFFDAAAAAAAAAFFFFFA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mem_init0 = "55556BFFFFFFDAAAAAAAAAFFFFFFE95555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AFFFFFFFFEEAAAAAAAAFFFFFFFFA55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555BFFFFFFFFFEAAAAAAAAAFFFFFFFFFE555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555556FFFFFFFFFFFEAAAAAAAAAFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout ),
	.datac(gnd),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h3300330033FF33FF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode829w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode829w [3] = ( !\VGA|user_input_translator|Add1~13_sumout  & ( !\VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|user_input_translator|Add1~1_sumout  & (\VGA|writeEn~0_combout  & 
// !\VGA|user_input_translator|Add1~9_sumout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\VGA|user_input_translator|Add1~13_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode829w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode829w[3] .lut_mask = 64'h1010000000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode829w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & (!\VGA|controller|controller_translator|Add1~13_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0 .lut_mask = 64'h00C000C000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF9C0000001EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFFFFF3C0000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7C0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF9FFFFFFFFFFFFFFFFF8FC0000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFD7FFFFFFFFFFFFFFFF7FC00000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF3FFFFFFFFFFFFFFFF7FE0000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFE0000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFF37FE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF5FFFFFFFFFFFFFC7FFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF5FFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFD7FFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFD7FFFFFFFFFF9FFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFF9FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "FFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE9FFFFFFFDBFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFDBFFFFFC9FFFFFFFC40003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF9C7FF18FFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE3F83FFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFE833FFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode839w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode839w [3] = ( !\VGA|user_input_translator|Add1~13_sumout  & ( \VGA|writeEn~0_combout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|user_input_translator|Add1~9_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|user_input_translator|Add1~9_sumout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|user_input_translator|Add1~13_sumout ),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode839w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode839w[3] .lut_mask = 64'h0000000020200000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode839w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0 .lut_mask = 64'h0000000088008800;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFEFFFFFFFFF5FBAFFFEFF7FBFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFE7FFFFFFFF5FBDFFFDFF7FBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFF5FBFFFFFFF7FBFFFFFFF7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF3FFFFFFFF9FBE7FFBFF9FBFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFBF5FF7EFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFEFFFBF9FCFEFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDFFFFFFEFFFBFF73FFFFFB";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = "FFFFFF9FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFF7FFBFFFFFF7FFBFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFFFFFBFFBFFFFFFBFFBFFFFFF3FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7FFFFFFF807FFFFFFFC07FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34FFFFFDFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFFFFFFFFFFFFFDFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFC005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF00007FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE00003FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE00001FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFE00001FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFF800000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF7FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF600000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFE8000007FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFD000000FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFE0000003FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFFFFEE0000007F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEFFFFFFFFFFFFFFFFFFFFFCE0000007EFFFF";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N34
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode812w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode812w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (!\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~0_combout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode812w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode812w[3] .lut_mask = 64'h0800080000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode812w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w[3] .lut_mask = 64'h8080808000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFBF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode849w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode849w [3] = ( \VGA|writeEn~0_combout  & ( (\VGA|user_input_translator|Add1~9_sumout  & (!\VGA|user_input_translator|Add1~13_sumout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode849w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode849w[3] .lut_mask = 64'h0000000000400040;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode849w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  & ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0 .lut_mask = 64'h000000000000A0A0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a34 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFED003FFFFFFFFFFBFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE0FFFFFFFFF07FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFDFFFDF9FFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF3FFFFFFFFFFFFFFBFEFFFFFBFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFDFFFBFF7FFFFBFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFDFFEDFFBFFFFBFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFDFFFDFFFFBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFDFFFFFFFFFFDFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFDFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init1 = "FFFDFB97FFEFFFFBFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF1FBFFFFDFF1FBFFFFFFFFBFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEFFFFFFFFFBFFB3FFFA7BFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFF7FFB7FFFB7FFFBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFEFBFB7FFFF6FBFBFFFFFFFF3FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF7FFBFFFFFFFFFBFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFBFFFFFFFF7FFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF3FFFFFFFFF9FBFFFFFFF9FBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFFF5FBFFFFFFF7FBFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5FB7FFFF7F7FBFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFB5FB2FFFF7F7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFF5FBDFFFFFF7FBFFFFFFFDFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF5FBFFFFEFF7FBFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout 
// ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h03F303F350505F5F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N34
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N16
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N10
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode859w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode859w [3] = ( !\VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~13_sumout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode859w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode859w[3] .lut_mask = 64'h1000100000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode859w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & (\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0 .lut_mask = 64'h0C000C0000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a43 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFDBFDFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF677FDFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFDFFFFFFDFFFFFFFFFFFFFFE57861E1FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33FDFFFFFFDFFFFFFFFFFFFFFCDBFDDFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFBFDFDDF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF9FFFFFFFFFFFFFFB9DFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF9FFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFDDFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFF9FFFFFFFFFFFFFFFDF7DFFEFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFADFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF9FFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF9FFFFFFFFFFFFFF87FFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF9FFFFFFFFFFFFFFFCFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFEBFFDFFFFFFFFFFFFFFDFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFF9F7DFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFB9F7DFFEFFFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFBBF3DFFEFFFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFF81F79FFEFFFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init0 = "DFFFFFFDFFFFFFFFFFFFFFBE5EFFFEFFFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC9BBFFDEFFFFFFFFFFF9FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE37D1B1E3FFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFE5BFF3FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDBFDBFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFD3FF7FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFD3FF3F";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode889w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode889w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~13_sumout  & (\VGA|user_input_translator|Add1~9_sumout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode889w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode889w[3] .lut_mask = 64'h0001000100000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode889w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a70 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init3 = "FFFFFFFEFFFFFFFFFFFFF88FFF99FFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFDBFFFFFCDFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE9FFFFFFFDBFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFF9FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFD7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF1FFFFFFFFFFFD7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF5";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF5FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE7FFFFFFFFFFFFFF37FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF3FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFC7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFDFFFFFFFFF9FFFFFFFFFFFFFFFFF8FFFFFFFFFBFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFED75FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFFFFF3FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFF7FFFFFFEDFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFEFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF549FFFFEBFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEC9FFFFF7FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode879w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode879w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|user_input_translator|Add1~9_sumout  & (\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~0_combout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode879w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode879w[3] .lut_mask = 64'h0100010000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode879w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a61 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mem_init2 = "FFD7FFFFFFF7FFFFFFFFF83FFFF0FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFF0E79FEFF7FFBB1F8603FFFF3FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF6DFFFFFFEFFFFFFFEFFFFFEFBF9FF9FFFEEFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFDFFFFFFFFFB7EDFCFF77FFFFFFFF9FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFF9FFFFFFFFFFFFFFDFFBFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFDFFFFFFFFFFF7F6FFEFBFFFAFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BFFFFFFDFFFFFFF3FFF7F6FFEFFFF7BFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFEFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFCDE33FFFBFFFFFFFFFFFFFFFFFFC7F7FFFFDFFFFFFFFF7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFBDD73FFFBFFFFFFE7FFFFFFFFFFDFFFFFFFDFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6F993FFFFFFFFFFEFFFFBFFFFDFDBFF7FFFF83FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFD7B3FFF7FFFFFFCFFFFBFBFFDFDBFF7FFFBFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF73FFF7FFFFFFDFFFFFFBFBDFFBFF7FFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF983EBFFFFFFFFFFDFFFFFFEFFDFFBFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFCF43F3FFFFFFFFFFFFFFFCFFFFDFDBFB7FFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FFEFFFFFFFBFFFFDFFFFDFDBFB7FFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFCEBB3FFEFFFFFFF3FFFFFFCFFCFDBFB7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FDFF3FFFFFFFFFF7FFFFFFCFFDDFBFB7FFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFAFFE73FFFFFFFFFF7FFFFFFFFFCFDBFB7FFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF3FFDFFFFFFEFFFFFEFFFFFFFBFB7FFFFFFFFFFFFFF3FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3FFFFFFFFFEFFFFFEF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode869w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode869w [3] = ( !\VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~13_sumout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode869w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode869w[3] .lut_mask = 64'h0010001000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode869w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0 .lut_mask = 64'h0044004400000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a52 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init3 = "FFFFFFBFB7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFF3FFFFFFFFFEFFFFFFFFFFFFFBFB7FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFDFFFFFFFFFFFFFBFB7FFFFFFFFFFFFFF9FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFFFFDFFFFFF7FFFFFFBFB7FFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFDFFFFFF7FFFFFFBFB7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFF7FFFFFFBFB7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF7FFFCFDBFB7FFFFFFFFFFFFFFEFFFFFFE";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFDFFBFB7FFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF3FFFFFFFFFFCFDBFB7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF7FFFFFEFCFFDFFBFB7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFEFDFFDFFBFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEFFDFFBFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFF7EFFDFFBFB7FFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFFFFFFFBDEDEFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init1 = "EFFFFFFEFFFFFFDFFFFDFFBFB7FFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFFFFFFFDFFFFBFFFFEFFFFFFEFFFFFFDFBFFDFDBFF7FFFFFFFFFFFFFFF3FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF75F7F7FEFFFFFFEFFFFFFFFBFFDFDBFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7ED8F7F3FEFFFFFFEFFFFFFFFFFFDFDBFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF3FEFFFFFFEFFFFFFBFEFFFFDFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFDE7BDFFFFFFFFFCFFFFFFFF6FFFFFFF7FFFAFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF6BE73F7FFFFFFFFCFFFFFFFF6FFEF7FFFBFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBAC0FEFFFFFFFFFFDFFFFFFFFEFBFFFFEFFFFBBFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDB63FDBBFFFFFFFFDFFFFFF7FFFFF67EDFF7F6FFEEFFFFFFFF9FFFFFFBFFFFFFFFFFFFFFFFFFFFFDF7FE3BDBFDFFFFFFDFFFFFF6EFF3FB7FBFEF7EFFFFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFF7BCF3E7FFDFFFFFFDFFFFFFFEEFFFEFF7FF3F5FFFFBFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFCB6DDFF57FDFFFFFFDFFFFFFFFFFFFF81FFFC67FFFFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFF9F6AFA3DBFDFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout )) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h227722770505AFAF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h3300500033FF5000;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a80 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mem_init3 = "E000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000067FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000011FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mem_init2 = "000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000002400002020000000000000001FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000001204000000000000007FFFFFFFFFFFFFFFFFFFFFFFC8000000000000000000000000000000000000011200000000000000FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000024C1C37EE3C0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000024C143722680000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000004363240000000000004FFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000024B6B360000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000005B62724000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000637EB38000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000577820C00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1000000000000000000000000000000005B6260400000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000436030400000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mem_init0 = "000000000000000000000001FF2EFEC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FF1CFB80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000040003040000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000040003000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400000000000000000000000000000040002000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE0003FFFFFFFFFFFFFF000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a89 ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a89 ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a89 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a35 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000FFFFFFFFFFFFFFFFFFE07FE07FFFE07FFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE07FC01FFFE07FFFFFFFFFFFFFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFFFE07F400FFFE07FFFFFFFFFFFFFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFFFE07F2007FFE07FFFFFFFFFFFFFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFFFE07E0003FFE07FFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFE07C0001FFE07FFFFFFFFDFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init1 = "FFFE07E8001FFE07FFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFFFFFFFE0780002FFE07FFFFFFFFFFFFFFFE000000000000000000000000000000000BFFFFFFFFFFFFFFFFC007C0005FC007FFFFFFFFBFFFFFFC0000000000000000000000000000000003FFFFFFFFFFFFFFFF800780004F0007FFFFFFFFFFFFFFFC0000000000000000000000000000000003FFFFFFFFFFFFFFFF040780000F0407FFFFFFFFFFFFFFFC0000000000000000000000000000000001FFFFFFFFFFFFFFFE80070000060007FFFFFFFFFFFFFFFC0000000000000000000000000000000001FFFFFFFFFFFFFFFE00070000060007FFFFFFFFFFFFFFF8";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init0 = "0000000000000000000000000000000001FFFFFFFFFFFFFFFE06070000060607FFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFE0E070000060E07FFFFFFFFFFFFFFF80000000000000000000000000000000000FFFFFFFBFFFFFFFE0E0780000E0E07FFFFFFFFFFFFFFF80000000000000000000000000000000000FFFFFFFFFFFFFFFE4E07D0000E0E07FFFFFFFDFFFFFFF00000000000000000000000000000000000FFFFFFFFFFFFFFFE0E07A0000E0E07FFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFFFFFFE0E0780001E0E07FFFFFFFFFFFFFFF000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000007FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000000000000000000000000000000000001FFFFFFFFFEFFFFFFFFFFFFFFFFFBFFFFFFFFF8000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFB0000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "0000007FFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFF00000000000000000000000000000000000000000007FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000003FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000001FFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFFC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF000000000000000000000000000000000000000000000FFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFF0000000000000000000000000000000000000000000007FFFFFFFFFFF9FFFFFFFFFEFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "FFFFBFFFFE0000000000000000000000000000000000000000000003FFFFFFFFFFFF7FFFFFFFE7FFFFFFFFFFFC0000000000000000000000000000000000000000000003FFFFFFFFFFFFE7FFFFFF7FFFFFFFFFFFFC0000000000000000000000000000000000000000000001FFFFFFFFFFFFFE3FFFE7FFFFFFFFFFFFF80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFC000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CC00000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFF";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "000000000000008FFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000023FFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000013FFFFFFFFFFFC0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = "007FFFFFFFFFFFFFFE0E07D0001E0E07FFFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFFE0E07E0003E0E07FFFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFFE0E07E0003E0E07FFFFFFFFFFFFFFE000000000000000000000000000000000003FFFFFFFFFFFFFFE0607F8007E0607FFFFFFFFFFFFFFE000000000000000000000000000000000003FFFFFFFBFFFFFFE0007FA00FF0007FFFFFFFFFFFFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFF0007FE03FF0007FFFFFFDFFFFFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFF0007FF8FFF0007";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFFFFFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFF8007FFFFFF8007FFFFFFBFFFFFFF8000000000000000000000000000000000002FFFFFFFFFFFFFFFC007FFFFFFC007FFFFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000007FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDCBFFFFFE000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBFFFFC00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF800000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000007FFFFFFFEFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFBFFFFFFFF0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFE0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF7FC8000000000000000000000000000000000000003FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFC0000000000000000000000000000000000000001FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF80000000000000000000000000000000000000001FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF7FFFFFFBF80000000000000000000000000000000000000000FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  & 
// ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a71 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mem_init3 = "00000001FFFFFFFFFFFFFF7FFFE7FFFFFFFFFFFFFA0000000000000000000000000000000000000000000003FFFFFFFFFFFFE7FFFFFF3FFFFFFFFFFFFC0000000000000000000000000000000000000000000007FFFFFFFFFFFF7FFFFFFFE7FFFFFFFFFFFE0000000000000000000000000000000000000000000007FFFFFFFFFFF9FFFFFFFFFEFFFFFFFFFFFF000000000000000000000000000000000000000000000FFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFF000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF800000000000000000000000000000000010000000001FFFFFFFFFFEFFFFFFFFFFFFFB";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFC80000000000000000000000000000000000000000003FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFF2000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF800000000000000000000000000000000F300000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mem_init1 = "0000000000139A80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000030880000007FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000060C80000007FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000020C8000000FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000020C8000001FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000020C8000001FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF80000000000000000000000000000002088000003FFFFFFFFDFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFDFFFFFFFFC0000000000000000000000000000003088000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFC8000000000000000000000000000001BBE000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000001F3E00000FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000800002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000000000000000000000000000088800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF800";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a44 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init3 = "00000000000012C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000098803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000001CC03FFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FC03FFFFFFFFFFFFFFFFFFFFFF27863E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC03863E9FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC63861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init2 = "FFFFFF863861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000040003FFFFFFFFFFFFFFFFFFFFF861861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFD61861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC61861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFE1861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF1861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF941861E1FFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init1 = "C00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF801861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF801861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF861861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC61861E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC61C61E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFE1861E1FFFFFFFFFFFFFFFFFFC0000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init0 = "3FFFFFFFFFFFFFFFFFFFFFC1B901E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF67C01E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFCFEE5E1FFFFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE500FFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE5027FFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFED00BFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFED00FF";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a53 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mem_init3 = "001FFFC0780001FC03FFFFFFFFFFFFFC000000000000000000000000020200C003FFFFFFFFFFFFF0001FFFC0780001FC03FFFFFFBFFFFFFE000000000000000000000000000000C003FFFFFFFFFFFFF0001FFFC0780001FC03FFFFFFFFFFFFFE0000000000000000000000000000008007FFFFFFFFFFFFF8001FFFC0780001FC03FFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFF8001FFFC0780001FC03FFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFF8001FFFC0780001FC03FFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFF8001F03C0780001FC03FFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mem_init2 = "000000000000000000000000000000000FFFFFFFFFFFFFF0001E03C0780001FC03FFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFF0001F03C0780001FC03FFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFF0301E03C0780001FC03FFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFF0201E03C0780001FC03FFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFE0301E03C0780001FC03FFFFFFFFFFFFFF000000000000000000000000200000000FFFFFFFFFFFFFE8301E03C0780001FC03FFFFFFFFFFFFFF80000000000000000000004212100000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mem_init1 = "1FFFFFFFFFFFFFE0201E03C0780001FC03FFFFFFFFFFFFFF800000000000000000000020000400001FFFFFFFFFFFFFE0601E03C0780001FC03FFFFFFFFFFFFFF80000000000000000000000C38E080801FFFFFFFFFFFFFC0601E03C0780001FC03FFFFFFFFFFFFFF80000000000000000000003A5B7080C01FFFFFFFFFFFFFC0601E03C0780001FC03FFFFFFFFFFFFFF800000000000000000000030801080C01FFFFFFFFFFFFFC0701E0380780003FC03FFFFFFFFFFFFFF8000000000000000000000B08218C2801FFFFFFFFFFFFF80F01E0000F80053FC03FFFFFFFFFFFFFF800000000000000000000050D418C0801FFFFFFFFFFFFF80F01F0800FC0003FC";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mem_init0 = "03FFFFFFFFFFFFFF80000000000000000000001C73F890801FFFFFFFFFFFFF80F05F0001FC0047FC03FFFFFFFFFFFFFFC000000000000000000000065BF8A7C01FFFFFFFFFFFFF80E01F9813FE8097FD13FFFFFFFFFFFFFFC000000000000000000000228A1CCEC03FFFFFFFFFFFFF91E0DFC807FF081FFC03FFFFFFFFFFFFFFC0000000000000000000000A4B1C98803FFFFFFFFFFFFF01F01FF00FFFC0BFFC07FFFFFFFFFFFFFFC000000000000000000000369B319A803FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFC0000000000000000000007CF5E7D2C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a62 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init3 = "000000000000000000000000000001000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000007FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE00000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init2 = "002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000002FFFFFFFFFFF0FF87FF00FFFC4FFF9FFFFFFFFFFFFFF8000000000000000000000000000920000001FFFFFFFFFFF00F05FE007FF011F8803FFFFBFFFFFFF8000000000000000000000000000720000001FFFFFFFFFFF00E01FC813FF008F8003FFFFFFFFFFFFC000000000000000000000000000600000005FFFFFFFFFFF00E01F0000FE0047A003FFFFDFFFFFFFC000000000000000000000000000404800003FFFFFFFBFFF80F01F0400FD00038003FFFFFFFFFFFFC000000000000000000000000000C40000003FFFFFFFFFFF80F01F0000FC000380";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init1 = "03FFFFFFFFFFFFE000000000000000000000000000B39CC0007FFFFFFF7FFF80601E0380F800038003FFFFFFFFFFFFE000000000000000000000000000C66CC0007FFFFFFFFFFF80601E03807800038003FFFFFFFFFFFFE000000000000000000000000001D066C0007FFFFFFFFFFFC0601E03C0780001FC03FFFFFFFFFFFFE00000000000000000000000000142A6C000FFFFFFFFFFFFC0601E03C0780005FC03FFFFFFFFFFFFF0000000000000000000000000017029C000FFFFFFFFFFFFC0605E03C0780001FC03FFFFFFFFFFFFF00000000000000000000000000167E1C000FFFFFFFFFFFFC0301E03C0780001FC03FFFFFDFFFFFFF00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init0 = "00000000032FE1C000FFFFFFFBFFFFF0201E03C0780001FC03FFFFFFFFFFFFF8000000000000000000000000022C23C001FFFFFFFFFFFFE0201E03C0780001FC03FFFFFFFFFFFFF8000000000000000000000000023566C001FFFFFFFFFFFFE0301F03C0780001FC03FFFFFFFFFFFFF8000000000000000000000000061644C001FFFFFFFFFFFFE0301E23C0780001FC03FFFFFFFFFFFFFC000000000000000000000000051398C001FFFFFFFFFFFFE0001F03C0780001FC03FFFFFFFFFFFFFC000000000000000000000000001000C003FFFFFFFFFFFFF0001FFFC0780001FC03FFFFFFFFFFFFFC000000000000000000000000000020C003FFFFFFFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (\VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout )) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .lut_mask = 64'h330F330F0055FF55;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .lut_mask = 64'h0C0C44003F3F4400;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N15
cyclonev_lcell_comb \D0|color~20 (
// Equation(s):
// \D0|color~20_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [0])) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\D0|k3|altsyncram_component|auto_generated|ram_block1a30~portadataout  & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~20 .extended_lut = "off";
defparam \D0|color~20 .lut_mask = 64'h270027AA275527FF;
defparam \D0|color~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N6
cyclonev_lcell_comb \D0|color~21 (
// Equation(s):
// \D0|color~21_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a78~portadataout  & 
// ((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k3|altsyncram_component|auto_generated|ram_block1a66~portadataout  & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k3|altsyncram_component|auto_generated|ram_block1a66~portadataout  & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~21 .extended_lut = "off";
defparam \D0|color~21 .lut_mask = 64'h0350F350035FF35F;
defparam \D0|color~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal0~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 4095;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a114 )))) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & \D0|k3|altsyncram_component|auto_generated|ram_block1a114 ))) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a114 ),
	.datae(gnd),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 .lut_mask = 64'h0040004080C080C0;
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FFFFC0FF8000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "3FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FFFFC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFF1FE3FCFFFF8003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF1FE3FCFFFF8003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFF";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "FFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FC7F803F8000FE01FFF000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FC7F80FFF003FFC1FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FC7F81FFF807FFE1FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FE7F83FFFC0FFFF1FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FE7F87FFFC1FFFF1FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FE7F87F1FE1FFFF9FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FE7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFF001FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF7F8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFF8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFF8FF1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFF8F";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "F1FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0007FFF8001FE3FFFF80FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0007FFF8FF1FE3FFFF80FF0003FFFFFFFDFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0007FFF8FF1FE3FFFF80FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0007F7F8FF1FE3FFFF80FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF000FF7F8FF1FE3FFFF80FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF000FF7F8FF1FE3FFFF80FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF000FE7F8FF1FE3FFFF80FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF000FE7F8FF1FE3FFFF80FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "FFFFFFF001FE7F8FF1FE1FFFF80FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF001FE7F87FFFC1FFFF00FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF001FC7F87FFFC0FFFF00FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF001FC7F83FFF807FFE00FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF003FC7F81FFF003FFC00FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF003FC7F803F8000FE000FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "3FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFE0000000000000000000000FFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFDFFFEFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000007FFF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000000FF1FE3FC0FF80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N0
cyclonev_lcell_comb \D0|color~23 (
// Equation(s):
// \D0|color~23_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a54~portadataout  & (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) ) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a54~portadataout  & (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & \D0|k2|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~23 .extended_lut = "off";
defparam \D0|color~23 .lut_mask = 64'h202570752A2F7A7F;
defparam \D0|color~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFC7FFFF03FFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000003FFFC7FFFF0FFFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000007FFFC7FFFF1FFFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000007FFFC7FFFF1FFFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000007FFFC7FFFF1FFFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000007F3FC7FFFF1FCFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000007E3FC7FFFF1F8FF0003FFFFFFFDFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000FE3FC7FFFF3F8FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000FE3FC7FFFF3F8FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000FE3FC7FFFF3F8FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000007E3FC7FFFF1F8FF0003FFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFF00000007E3FC7FFFF1F8FF0003FFFFFFFFFFFFFFFFFF007FFFF801FFFFFFFFFFFFFFFFFFFFFFFFFF00000007E3FC7FFFF1F8FF0003FFFFFFFFFFFFFFFFFF007FFFF801FFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFF00000007F3FC3FFFF1FCFF0003FFFFFFFFFFFFFFFFFF007FFFF801FFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFC3FFFE1FFFF0007FFFFFFFFFFFFFFFFFF007FFFF801FFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFC1FFFE1FFFF0007FFFFFFFFFFFFFFFFFF003FFFF001FFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFC0FFFC0FFFF0007FFFFFFFFFFFFFFFFFF803FFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFC07FF807FFF000FFFFFFFFFFFFFFFFFFF803FFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFC01FC001FFF000FFFFFFFFFFFFFFFFFFF801FFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFF801FFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFC00FFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFFC007FF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFC003FF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFE001FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFE000F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFF00000001FFFF";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000003FC01FC0000FF000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "3FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000003FC07FF8000FF0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000003FC0FFFC000FF0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000003FC1FFFE000FF0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000003FC3FFFE000FF0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000003FC3FFFF000FF0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFDFFFE0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "000FFFF7FFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000003FC7FFFF000FF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000000F";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N18
cyclonev_lcell_comb \D0|color~22 (
// Equation(s):
// \D0|color~22_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~22 .extended_lut = "off";
defparam \D0|color~22 .lut_mask = 64'h3050305F3F503F5F;
defparam \D0|color~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 4095;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a114 )))) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a114  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]))) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a114 ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 .lut_mask = 64'h020002008A008A00;
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N0
cyclonev_lcell_comb \D0|color~24 (
// Equation(s):
// \D0|color~24_combout  = ( \D0|clr [6] & ( \D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~5_combout ) # ((!\D0|color[8]~4_combout  & ((\D0|color~22_combout ))) # (\D0|color[8]~4_combout  & 
// (\D0|color~23_combout ))) ) ) ) # ( !\D0|clr [6] & ( \D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~4_combout  & (((\D0|color[8]~5_combout  & \D0|color~22_combout )))) # (\D0|color[8]~4_combout  & 
// (((!\D0|color[8]~5_combout )) # (\D0|color~23_combout ))) ) ) ) # ( \D0|clr [6] & ( !\D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~4_combout  & (((!\D0|color[8]~5_combout ) # (\D0|color~22_combout )))) 
// # (\D0|color[8]~4_combout  & (\D0|color~23_combout  & (\D0|color[8]~5_combout ))) ) ) ) # ( !\D0|clr [6] & ( !\D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout  & ( (\D0|color[8]~5_combout  & ((!\D0|color[8]~4_combout  & 
// ((\D0|color~22_combout ))) # (\D0|color[8]~4_combout  & (\D0|color~23_combout )))) ) ) )

	.dataa(!\D0|color~23_combout ),
	.datab(!\D0|color[8]~4_combout ),
	.datac(!\D0|color[8]~5_combout ),
	.datad(!\D0|color~22_combout ),
	.datae(!\D0|clr [6]),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~24 .extended_lut = "off";
defparam \D0|color~24 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \D0|color~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N12
cyclonev_lcell_comb \D0|color~25 (
// Equation(s):
// \D0|color~25_combout  = ( \D0|color[8]~7_combout  & ( \D0|color[8]~8_combout  & ( \D0|color~21_combout  ) ) ) # ( !\D0|color[8]~7_combout  & ( \D0|color[8]~8_combout  & ( \D0|color~20_combout  ) ) ) # ( \D0|color[8]~7_combout  & ( !\D0|color[8]~8_combout  
// & ( \D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout  ) ) ) # ( !\D0|color[8]~7_combout  & ( !\D0|color[8]~8_combout  & ( \D0|color~24_combout  ) ) )

	.dataa(!\D0|color~20_combout ),
	.datab(!\D0|color~21_combout ),
	.datac(!\D0|k3|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0_combout ),
	.datad(!\D0|color~24_combout ),
	.datae(!\D0|color[8]~7_combout ),
	.dataf(!\D0|color[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~25 .extended_lut = "off";
defparam \D0|color~25 .lut_mask = 64'h00FF0F0F55553333;
defparam \D0|color~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N14
dffeas \D0|color[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|color~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|color[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|color [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|color[6] .is_wysiwyg = "true";
defparam \D0|color[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "FF83000028FFFFFFFDFFFFEFFFFDFDFFFFFFFFF20000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5000021FFFFFFFDFFFFDFFFDFF5FFFFFFFFF10000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8500002A7FFFFFFDF3FFDFFFDFF1FFFFFFFFE50000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000023FFFFFFFDFDFFF7FFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2000024FFFFFFFDFFFFF5FF7EFFFFFFFFFFC40000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10000001FFFFFF6FFFFFDFDFFFFFFFFFFFFF4000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFC75FEFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFA00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFF7FFFFFFFFF7FFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000027FFFFFFFFFFFFFFFFFFFFFFFFFF600000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000027FFFFFFF7FBFFFFFFF3FBFFFFFEC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001BFFFFFFFFFFFFFFFFFFFFFFFFFE20000080FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000009FFFFFFFFFFFFFFFFFFFFFFFFFE90310091FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000043FFFFFFFFFFFFFFFFFFFFFFFFFA741100B3FFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFFFFFE48000046FFFFFFFFFFFFFFFFFFFFFFFFFC3F6001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC49000041FFFFFFFFFFFFFFFFFFFFFFFFF1FFC800AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF480000003FFFFFFFFFFFFFFFFFFFFFFFF3FFE40C95FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE600000033FFFFFFFFFFFFFFFFFFFFFFFCEFFF2045FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60000081DFFFFFFFFFFFFFFFFFFFFFFFBD3FD80747FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000805FFFFFFFFFFFFFFFFFFFFFFF1DFFFD233FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFE5EFF36130FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000006207FFFFFFFFFFFFFFFFFFFFFDFDFFCE933FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000019FFFFFFFFFFFFFFFFFFFFFF33FFFFCA37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003AFFFFFFFFFFFFFFFFFFFFE977FFFF4A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000917FFFFFFFFFFFFFFFFFFFD6FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200000043FFFFFFFFFFFFFFFFFFFFF8FFFFFFE2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007557FFFFFFFFFFFFFFFFFFE0FFFFFFC3FFFF";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000092BBFFFFFFFFFFFFFFFFFF02FFFFFFA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000C87FFFFFFFFFFFFFFFFFFF08FFFFFFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000E033FFFFFFFFFFFFFFFFFCC3FFFFFFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1600000019FFFFFFFFFFFFFFFFFD83FFFFFFADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2B0000004FFFFFFFFFFFFFFFFFF502FFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85000000463FFFFFFFFFFFFFFFDC00FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "FFFFFF84000000916FFFFFFFFFFFFFFFE900FFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820000009497FFFFFFFFFFFFFE2E00FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000231FFFFFFFFFFFFFFEC8007FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE500000098853FFFFFFFFFFFFDB10037FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000001003DFFFFFFFFFF9E02203FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2890000000093FFFFFFFFFEA80000DEFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD30000000009EFFFFFFFFF500";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "000077FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000000000CBFFFFFFFBDC100001E7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000002799FFFFFBA000000029FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20000000008835C9F8D9C300000017FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3200000000630113F8C70000000048FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000800001F7000C060000A2FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC90000000006000000008044000091833FFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF090000000000000000000000000001CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80E0000000000000000000000000380FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC200000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE810000000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04000000000000000000000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC17800";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9780000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE66000000000000000000006200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF511000000000000000000000041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE88000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2000000000000000000000184FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000FFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01E000000000000011E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC01C000000000000811C1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8C000000000000080C47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFF7A0000000400000000207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE0100001E0000002001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003E0000400027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FF000040007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400001F00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00300785040027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE001C000C0837F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7001380615FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a33 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init3 = "FFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000050FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFF6000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA0000907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50000017FFFFFFFFFFDF3FF0FFFFEFBFFFFFFFFEA000002FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFFFFFFFFF0000000BFFFFFFFFFFFFBFFFBBFFDFFFFFFFFFFF0000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0600000FFFFFFFFFFFDFBFBFE7FFDFFFFFFFFFFE2000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFBFBFF7FFDFFFFFFFFFFE2000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000BFFFFFFFFFFFFBEDFFBFFDFFFFFFFFFFDC000052FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFDFBDFFFFFFDFFFFFFFFFFC0000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFBDFFFFFDFFFFFFFFFFF1000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init1 = "FFFFFF57FFDFFDFFFFFFFFFF91000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000004FFFFFFFFFCDFFF7FFDFCFFFFFFFFFFFC8000083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000004FFFFFFFFF3FFFBFFFAFBFFFFFFFFFFFD8000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000002FFFFFFFFE7FFF7FFFBFFFFFFFFFFFFF20000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000027FFFFFFFEFBFF7FFFF7FBFFFFFFFFFFE0000247FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFF7FFFFFFFFFFFFFFFFFFFFF04000743FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C000747";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFDFDFFFFFFFFF9FFFFFFFFFE41000787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000023FFFFFFFDF6FFFFFFFFF1FFFFFFFFFE8400078FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFF7FFFF7F0FFFFFFFFFDB6000797FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2B000011FFFFFFFDBFFFAFFFFFF5FFFFFFFFFF0000068FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83000000FFFFFFFDFFFF5FFFF7FDFFFFFFFFF80000061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92000007FFFFFFFDFFFFFFFFEDFDFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h0F3355000F3355FF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF0000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "0000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "0000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC0000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "03FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000000000000000000000000000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000000000000000000003F00000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "FFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "FFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000FF80000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE000000000000000003FFE1FFC000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE00000000000000007FFFFFFFC000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE0000000000000003FFFFFFFFE000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE000000000000001FFFFFFFFFE000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE000000000000007FFFFFFFFFE000000000007FC00007FC000000003FF007FC0000FF801FF00003FE00000000000001FFFFFFFFFFE000000000007";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FC00007FC000000003FF007FC0000FF801FF00003FE00000000000007FFFFFFFFFFF000000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000FFFFFFFFFFFF800000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000003FFFFFFFFFFFFE00000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000007FFFFC01FFFFFF00000000007FC00007FC000000003FF007FC0000FF801FF00003FE000000000000FFFFE0003FFFFF80000000007FC00007FC000000003FF007FC0000FF801FF00003FE000000000001FFFF80000FFFFFC0000000007FC00007FC000000003FF007FC0000FF8";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "01FF00003FE000000000007FFFE000003FFFFE0000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE000000000007FFFC000003FFFFF0000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE00000000000FFFF8000003FFFFF8000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE00000000001FFFF0000003FFFFFC000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE00000000003FFFE0000003FFFFFE0000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE000000000007FFFE0000003FFFFFF0000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000000FFFFC000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "3FFFFFF8000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000000FFFFC0000003FFFFFF8000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000001FFFF80000003FFFFFFC0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000001FFFF80000003FFFFFFC0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000003FFFF80000003FFFFFFE0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000003FFFF80000003FFFFFFE0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000007FFFF80000003FFFFFFF000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N24
cyclonev_lcell_comb \D0|color~27 (
// Equation(s):
// \D0|color~27_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a 
// [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a88~portadataout ))))) ) ) ) # ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a88~portadataout ))))) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a88~portadataout ))))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~27 .extended_lut = "off";
defparam \D0|color~27 .lut_mask = 64'h041526378C9DAEBF;
defparam \D0|color~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N6
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2])) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2])) ) ) )

	.dataa(gnd),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 .lut_mask = 64'h00000C00C000CC00;
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "000000000000000000000000000000000000FFFFF80000003FFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFC0000003FFFFFFF800000000000000000000000000000000000000000000000000000000000FFFFFC0000003FFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFE0000003FFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFE0000003FFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFFFC0000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0003FFFFFF8000003FFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFC000003FFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFE000003FFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFF80000FFFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFFE0003FFFFFFFFE00000000000000000000000000000000000000000000000000000000007FFFFFFFFC01FFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFF07FFFFF0FFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFC01FFFFC03FFFFFF00000000000000000000000000000000000000000000000000000000007FFFFF800FFFF800FFFFFF00000000000000000000000000000000000000000000000000000000003FFFFF800FFFF800FFFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF0007FFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "0007FFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF0007FFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF0007FFFFE00000000000000000000000000000000000000000000000000000000001FFFFF0007FFF0007FFFFC00000000000000000000000000000000000000000000000000000000001FFFFF800FFFF800FFFFFC00000000000000000000000000000000000000000000000000000000001FFFFF801FFFF801FFFFFC00000000000000000000000000000000000000000000000000000000000FFFFFC03FFFFC03FFFFF80000007FFFFFFFFC01FF000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "03FF007FC0000FF801FF0FFFC00000000000FFFFFF07FFFFF07FFFFF80000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC00000000000FFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC000000000007FFFFFFFFFFFFFFFFFFF00000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC000000000003FFFFFFFFFFFFFFFFFFE00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000003FFFFFFFFFFFFFFFFFFE00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000001FFFFFFFFFFFFFFFFFFC00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00001FFFFFFFFFFFFFFFFFFC00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000000FFFFFFFFFFFFFFFFFF8000000000000007FC01FF00003FF007FC0000FF801FFF003FFE0000000000FFFFFFFFFFFFFFFFFF0000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000007FFFFFFFFFFFFFFFFF0000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000003FFFFFFFFFFFFFFFFE0000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000001FFFFFFFFFFFFFFFFC0000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE00000000000FFFFFFFFFFFFFFFF8000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "0000007FC01FF00003FF007FFFFFFFF801FF00003FE000000000007FFFFFFFFFFFFFFF00000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE000000000003FFFFFFFFFFFFFFE00000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE000000000001FFFFFFFFFFFFFFC00000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE000000000000FFFFFFFFFFFFFF800000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE0000000000007FFFFFFFFFFFFF000000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE0000000000001FFFFFFFFFFFFC000000000000000007FC01FF07FC3FF007FFFFFFFF8";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "01FFFF803FE0000000000000FFFFFFFFFFFF80000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE00000000000007FFFFFFFFFFE00000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE00000000000001FFFFFFFFFFC00000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000007FFFFFFFFF000000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000001FFFFFFFFC000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE0000000000000003FFFFFFE0000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE00000000000000003FFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "E00000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE000000000000000003FFE000000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF80";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "3FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N57
cyclonev_lcell_comb \D0|color~26 (
// Equation(s):
// \D0|color~26_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0])) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) ) # ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0])) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~26 .extended_lut = "off";
defparam \D0|color~26 .lut_mask = 64'h0145236789CDABEF;
defparam \D0|color~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N36
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2] & \D0|k2|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datae(gnd),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 .lut_mask = 64'h0020002080A080A0;
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N52
dffeas \D0|clr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|xnew[8]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D0|clr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|clr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|clr[4] .is_wysiwyg = "true";
defparam \D0|clr[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF8000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "0000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "3FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF800000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000003FFFFFE03F807FFFFFFE01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807FFFFFFE01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807FFFFFFE01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807FFFFFFE01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807C00003E01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807C00003E01F80FFFFFF80000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "000000003FFFFFE03F807C00003E01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807C00003E01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807C00003E01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807C00003E01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807C00003E01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807C00003E01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807C00003E01F8";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "0FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807FFFFFFE01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807FFFFFFE01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807FFFFFFE01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F807FFFFFFE01F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF8000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "0000000000000000000000003FFFFFE03F800000000001F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03F800000000001F80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE0";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N6
cyclonev_lcell_comb \D0|color~29 (
// Equation(s):
// \D0|color~29_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a76~portadataout  & 
// ((\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k2|altsyncram_component|auto_generated|ram_block1a64~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ((\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k2|altsyncram_component|auto_generated|ram_block1a64~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~29 .extended_lut = "off";
defparam \D0|color~29 .lut_mask = 64'h0522AF220577AF77;
defparam \D0|color~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFC0000FFF0000000000000000000000000000000000000000000000000000000000000000000001FFC0000FFF0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "000000000000000000000000000000000000000000000000001FFC0000FFF0000000000000000000000000000000000000000000000000000000000000000000001FFC0000FFF0000000000000000000000000000000000000000000000000000000000000000000001FFE0001FFF0000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFE0000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFE0000000000000000000000000000000000000000000000000000000000000000000000FFF0003FFE000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000FFF0003FFE00000000000000000000000000000000000000000000000000000000000000000000007FF8007FFE00000000000000000000000000000000000000000000000000000000000000000000007FFC00FFFC00000000000000000000000000000000000000000000000000000000000000000000007FFE01FFFC00000000000000000000000000000000000000000000000000000000000000000000003FFF07FFF800000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFF0000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000001FFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "0000000000000000000000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000003FFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "3FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF800000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFE000000000000000000FFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "FFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N36
cyclonev_lcell_comb \D0|color~28 (
// Equation(s):
// \D0|color~28_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((\D0|k2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~28 .extended_lut = "off";
defparam \D0|color~28 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \D0|color~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N54
cyclonev_lcell_comb \D0|color~30 (
// Equation(s):
// \D0|color~30_combout  = ( \D0|color~29_combout  & ( \D0|color~28_combout  & ( ((!\D0|color[8]~4_combout  & ((\D0|clr [4]))) # (\D0|color[8]~4_combout  & (\D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ))) # 
// (\D0|color[8]~5_combout ) ) ) ) # ( !\D0|color~29_combout  & ( \D0|color~28_combout  & ( (!\D0|color[8]~4_combout  & (((\D0|clr [4]) # (\D0|color[8]~5_combout )))) # (\D0|color[8]~4_combout  & 
// (\D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout  & (!\D0|color[8]~5_combout ))) ) ) ) # ( \D0|color~29_combout  & ( !\D0|color~28_combout  & ( (!\D0|color[8]~4_combout  & (((!\D0|color[8]~5_combout  & \D0|clr [4])))) # 
// (\D0|color[8]~4_combout  & (((\D0|color[8]~5_combout )) # (\D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ))) ) ) ) # ( !\D0|color~29_combout  & ( !\D0|color~28_combout  & ( (!\D0|color[8]~5_combout  & 
// ((!\D0|color[8]~4_combout  & ((\D0|clr [4]))) # (\D0|color[8]~4_combout  & (\D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout )))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ),
	.datab(!\D0|color[8]~4_combout ),
	.datac(!\D0|color[8]~5_combout ),
	.datad(!\D0|clr [4]),
	.datae(!\D0|color~29_combout ),
	.dataf(!\D0|color~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~30 .extended_lut = "off";
defparam \D0|color~30 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \D0|color~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N12
cyclonev_lcell_comb \D0|color~31 (
// Equation(s):
// \D0|color~31_combout  = ( \D0|color~26_combout  & ( \D0|color~30_combout  & ( (!\D0|color[8]~7_combout ) # ((!\D0|color[8]~8_combout  & ((\D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ))) # (\D0|color[8]~8_combout  & 
// (\D0|color~27_combout ))) ) ) ) # ( !\D0|color~26_combout  & ( \D0|color~30_combout  & ( (!\D0|color[8]~7_combout  & (((!\D0|color[8]~8_combout )))) # (\D0|color[8]~7_combout  & ((!\D0|color[8]~8_combout  & 
// ((\D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ))) # (\D0|color[8]~8_combout  & (\D0|color~27_combout )))) ) ) ) # ( \D0|color~26_combout  & ( !\D0|color~30_combout  & ( (!\D0|color[8]~7_combout  & 
// (((\D0|color[8]~8_combout )))) # (\D0|color[8]~7_combout  & ((!\D0|color[8]~8_combout  & ((\D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ))) # (\D0|color[8]~8_combout  & (\D0|color~27_combout )))) ) ) ) # ( 
// !\D0|color~26_combout  & ( !\D0|color~30_combout  & ( (\D0|color[8]~7_combout  & ((!\D0|color[8]~8_combout  & ((\D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ))) # (\D0|color[8]~8_combout  & (\D0|color~27_combout )))) ) ) 
// )

	.dataa(!\D0|color~27_combout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0_combout ),
	.datac(!\D0|color[8]~7_combout ),
	.datad(!\D0|color[8]~8_combout ),
	.datae(!\D0|color~26_combout ),
	.dataf(!\D0|color~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~31 .extended_lut = "off";
defparam \D0|color~31 .lut_mask = 64'h030503F5F305F3F5;
defparam \D0|color~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N14
dffeas \D0|color[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|color~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|color[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|color [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|color[4] .is_wysiwyg = "true";
defparam \D0|color[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a85 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6],\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A88AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA302AAAAA0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABA3EBAAAAAAA0A0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0D556AAAAAAAAA55D8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8D55557AAAAAAAA8FF57DCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mem_init0 = "AAAA8D5555556AAAAAAAA8D5F55572AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA25555555546AAAAAAA8D555D555CAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD5555555574AAAAAAAA85555555557AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8555555555574AAAAAAAA85555555555";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a78 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mem_init3 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0100013FFFE000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B0000003FFFE000018BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE63800003FFFF00000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88C100003FFFF40038705FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF139C00003FFFFC001F6053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E8100003FFFFC000F8005FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0F0000003FFFF400000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFDFD7FFFFFFFFFFFFFFF00F0000003FFFF4000000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECF9FFFFFFFFFFFFFFA0070000003FFFF40000000337FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CDEE87FFFFFFFFFFFFF22000000003FFFF4000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBEE7DCDBE67FFFFFFFFFFFF00000000003FFFF4000000181DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB7EBC97D77FFFFFFFFFFFFA80000000003FFFF4000000800BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD9EDAFFFFFFFFFFFFB02000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mem_init1 = "0000003FFFF4000000C0107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5B6E1FFFFFFFFFFFF7080000000003FFFF400000026013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5DFAFBFFFFFFFFFFFE800000000003FFFF40000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF529FFFFFFFFFFFFC100000000003FFFF400000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA997DF3FFFFFFFFFFFA600000000003FFFF400000000004EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA15D9FBFFFFFFFFFFD8C00000000003FFFF4000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD97CFBFFFFFFFFFFB9900000000003FFFF4000000000051FFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFE47B4133FFFFFFFFFFD3100000000003FFFF4000000000020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA0E944FFFFFFFFFFF84400000000003FFFF4000000000210FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFEFBFFFFFFFFF7C0000000000003FFFF4000000000088BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFB80000000004000BFF180100000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFC2000000008180CFFF8170060000000057FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA20000000063031DFFFC0000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a87 ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a87 ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a87 ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a42 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFD3FE1000009FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFD0000003FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFE5000009FFFFFFFFFFFFFFFFFFF7E3FFFFFFFFFFFD0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE33FE5000009FFFFFFFFFFFFFFD5B2D3C2FFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE5BFE500000BFFFFFFFFFFFFFFEDF7BDDEFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE500000BFFFFFFFFFFFFFFFFF7FDD6FFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5000007FFFFFFFFFFFFFFB9C7FFDEFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000007FFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init2 = "FFFFFF7BD7BFDEFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFE6000007FFFFFFFFFFFFFFFBEFBF9FFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE600000DFFFFFFFFFFFFFFABE7BFDEFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400000FFFFFFFFFFFFFFF39E7BFDEFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE500000FFFFFFFFFFFFFFFFDE7BFDEFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE500000FFFFFFFFFFFFFFFA2E7BFDEFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE500000BFFFFFFFFFFFFFF6BE7BFDEFFFFFFFFFFFC000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5000049FFFFFFFFFFFFFFFFE7BFDEFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5000049FFFFFFFFFFFFFF7FEFBFDEFFFFFFFFFFFD0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1000049FFFFFFFFFFFFFFFFEFBFDEFFFFFFFFFFFD0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5000045FFFFFFFFFFFFFFBFEFBFDFFFFFFFFFFFFD0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4000045FFFFFFFFFFFFFF3DEBBFDFFFFFFFFFFFFD0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4000045FFFFFFFFFFFFFFC1EFDFDFFFFFFFFFFFF90000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init0 = "C4000049FFFFFFFFFFFFFFFE6EFFDFFFFFFFFFFFFA0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000041FFFFFFFFFFFFFFE99BFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2000006FFFFFFFFFFFFFFD3391BDEFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2000017FFFFFFFFFFFFFFF9FDBBFF1FFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20000B5FFFFFFFFFFFFFFFFFFBBFD9FFFFFFFFFFA0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000012FFFFFFFFFFFFFFFFFFF3FF5FFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000052FFFFFFFFFFFFFFFFFFF2FF1F";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a51 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mem_init3 = "FFEFFEBFF7FFFFFFFFFFFFFFA0000043FFFFFFFFFFFFFFFFFFFFFFFFFDFDFF3FFC0000004FFFFFEFFFEFFFBFF7FFFFFFFFFFFFFFC8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFC0000004FFFFFFFFFEFFFBFF7FFFFFFFFFFFFFFE4000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000001FFFFFF7FFEFFFBFF7FFFFFFFFFFFFFF90000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFEFFFEFFFBFF7FFFFFFFFFFFFFFD1000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000BFFFFFFFFFECFBBFF7FFFFFFFFFFFFFFC8000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000BFFFFFF7FFECFEBFF7FFFFFFFFFFFFFFDA000052";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFEDFDBFF7FFFFFFFFFFFFFFEA000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0600000FFFFFFEFFFECFFBFF7FFFFFFFFFFFFFFE2000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000BFFFFFFFCFEDFDBFF7FFFFFFFFFFFFFFF0000004FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF10000017FFFFFEFFFEDFDBFB7FFFFFFFFFFFFFFEA000000FFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFF10100017FFFFFFFCFEDFDBFB7FFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFDDDF7FFFFF1010000FFFFFFD7EFEDFDBFF7FFFFFFFFFFFFFFF40000007FFFFFFFFFFFFFFFFFFFFF994DEDFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mem_init1 = "E20100057FFFFFFFFFEDFDBFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFDFFFDBFFFFE20100907FFFFFDFBFEFFFBFBFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFF7C7BE7F7FF2010050FFFFFFFDFFEFFFBFBFFFFFFFFFFFFFFFF60000007FFFFFFFFFFFFFFFFFFFFFD7E1BFFFBFF2010052FFFFFFBDBFEFFF3FF7FFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFED7FF77FBFF2010012FFFFFFFFEFEDFC7FF7FFFDFFFFFFFFFFF90000007FFFFFFFFFFFFFFFFFFFFF0F7DFF3D7FE2010007FFFFFFFF6FEFFFFF7FFFADFFFFFFFFFFFA0000007FFFFFFFFFFFFFFFFFFFFFBB4BE7BFFFE2010007FFFFFFFFEFEEB7FE7FFFBFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFEFED976E7FE2010046FFFFFF7F6FAEF7FEFFFFBFFDFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFDB3C3583FE0010049FFFFFFFFFFEFE7A8FD7F6FFEEFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFDF75E3B93FC4010041FFFFFF6EFF2FB7F9FFF7AFFFFFFFFFFFFB0000003FFFFFFFFFFFFFFFFFFFFFF1B6E1EF7FC5010045FFFFFFFEEFEFCFF3FFBF6FFBFBFFFFFFF90000007FFFFFFFFFFFFFFFFFFFFFC1554E74FFC5010015FFFFFFFFE7FFF02FFFE67FFF7FFFFFFFFD0000007FFFFFFFFFFFFFFFFFFFFF8F799CB53FC5010015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a60 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFE480000003FFFFFFFFFFFFFFFFFFFFFFFE70000004BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC48000041FFFFFFFFFFFFFFFFFFFFFFFFF5000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE60000046FFFFFFFFFFFFFFFFFFFFFFFFFA000000E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000043FFFFFFFFFFFFFFFFFFFFFFFFFE480000A3FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEC00000009FFFFFFFFFFFFFFFFFFFFFFFFFE80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001BFFFFFFFFFFFFFFFFFFFFFFFFFE04000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init2 = "FFD800000027FFFFFFFFF64FFFE17FFFFFFFFE68000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000027FEF0E78FEFF7FF3B3F0603FFFF680000007FFFFFFFFFFFFFFFFFFFFFFFFFFF6DFFFFFFE00000000FFEFFEFAFDFFBFEFEF7F7FFFFFFC4000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8DFFFFFFE00000000FFFFF7FEF17E8FEFF73FFFFFFFFF40000003FFFFFFFFFFFFFFFFFFFFFFFFFFF8DFFFFFFAA0000005FFFFF7FEFFFFFF8FFBBDFFFFFFFE0000004BFFFFFFFFFFFFFFFFFFFFFFFFFFFBFB7FFFFD2000000FFFFFF6FEFFBFF7EFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFF3BF7FFFFE00000017FFFFF6FEEF7FFFBFFFDFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFE20000001FFFFFFFFFFFFFFFFFFFFFFFFFFF4DEB3FFF8400002AFFFF7FFFEDFDFF77FFFFFFFFFFFFE40000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFB97BFFFE5000029FFFFFFBFEDFF7FF7FFFDFFFFFFFFF10000001FFFFFFFFFFFFFFFFFFFFFFFFFFE8FFDBFFF83000008FFFFBFBFEFFFBFFFFFFFF3FFFFFFF20000001FFFFFFFFFFFFFFFFFFFFFFFFFFFB5333FFF1200000FFFFFFFFFEFFFBFBFFFFBBBFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFECFD3BFFF82000000FFFFBFBFADFDBFB7FFFFFFFFFFFFF90000061FFFFFFFFFFFFFFFFFFFFFFFFFFEBFFE7FFF0A000091FFFFFFEFEDFDFFB7FFFFFFFFFFFFFF0000060FFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFED3DCBFFF0000000FFFFFCFFFE5FFBFF7FFFFFFFFFFFFFDB6000717FFFFFFFFFFFFFFFFFFFFFFFFF9D1FFBFFE00000023FFFFFFDFE5FFBFF7FFFFFFFFFFFFFE9000078FFFFFFFFFFFFFFFFFFFFFFFFFFCEA99BFFF0000000FFFFFDFEFECFFBFF7FFFFFFFFFFFFFE510007A7FFFFFFFFFFFFFFFFFFFFFFFFF5EAFEBFFE00000017FFFFFFCFEDDDBFF7FFFFFFFFFFFFFE51000783FFFFFFFFFFFFFFFFFFFFFFFFFEE56FBFFE00000007FFFFFFFFE8FEBFF7FFFFFFFFFFFFFF34000707FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFBFFC00000027FFFFEFFFEFFFBFF7FFFFFFFFFFFFFFE0000247FFFFFFFFFFFFFFFFFFFFFFFFFBEFDF3FFC0000002FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a69 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mem_init3 = "FFFFFFFE00000000008834B1F85AE10000000000BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC88000000002699FFFFFAE400000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000000004BFFFFFFFB9E10000000041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD62000000009EFFFFFFFFF50000000000A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000097FFFFFFFFFEA80000000090FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000020023DFFFFFFFFFF9A41000000E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFE00000009C857FFFFFFFFFFFFD";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mem_init2 = "B9000000F033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000A21FFFFFFFFFFFFFFEC8000000F03DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA0000009687FFFFFFFFFFFFFE3E000000703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0500000093EFFFFFFFFFFFFFFFE8000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91000000603FFFFFFFFFFFFFFFD4000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2A0000004EFFFFFFFFFFFFFFFFF500000000A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFC4600000011FFFFFFFFFFFFFFFFFD0000000047FFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFFFFED657FFFFFFC000000E103FFFFFFFFFFFFFFFFFCA000000089FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFD000000587FFFFFFFFFFFFFFFFFFF480000000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E37FFFFFF8000000922BFFFFFFFFFFFFFFFFFFC0000000457FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB7FFFFFFA0000007757FFFFFFFFFFFFFFFFFFE800000044FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFE200000043FFFFFFFFFFFFFFFFFFFFF100000080BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFF0000000917FFFFFFFFFFFFFFFFFFFF6000000817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFC00000003AFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mem_init0 = "FFFFFFFFFFFFFFFFFFFB000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFC000000019FFFFFFFFFFFFFFFFFFFFF90000002077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE445FFFFC4000006047FFFFFFFFFFFFFFFFFFFFFF600000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07DFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFB50000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFCA00000805FFFFFFFFFFFFFFFFFFFFFFFAA0000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF777FFFFF40000081DFFFFFFFFFFFFFFFFFFFFFFFD000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE480000033FFFFFFFFFFFFFFFFFFFFFFFFD00000057FF";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout 
// ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h44770C0C44773F3F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h4700440047CC44CC;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a76 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mem_init3 = "C000000000000000000000000000000000000000000000000000000000000000FFFFFF80000FFFFFF000000000000000000000000000000000000000000000000000000000000003FFFFFF80000FFFFFFC0000000000000000000000000000000000000000000000000000000000002FFFFFFF80000FFFFFFF000000000000000000000000000000000000000000000000000000000000BFFFFFFF80000FFFFFFFC00000000000000000000000000000000000000000000000000000000000FFFFFFFF80000FFFFFFFF40000000000000000000000000000000000000000000000000000000001FFFFFFFF80000FFFFFFFFD0000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mem_init2 = "000000000000000000000000000017FFFFFFFF80000FFFFFFFFE800000000000000000000000000000000000000008000000000000004FFFFFFFFF80000FFFFFFFFF800000000000000000000000000000000000004102000000000000003FFFFFFFFF80000FFFFFFFFFC00000000000000000000000000000000000432005800000000000007FFFFFFFFF80000FFFFFFFFFE000000000000000000000000000000024D0C10DF3D8000000000001FFFFFFFFFF80000FFFFFFFFFF80000000000000000000000000000002440403A2E00000000000003FFFFFFFFFF80000FFFFFFFFFFC000000000000000000000000000000000041E22500000000000007FFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mem_init1 = "FFFFFF80000FFFFFFFFFFE000000000000000000000000000000000061222C0000000000000FFFFFFFFFFF80000FFFFFFFFFFF000000000000000000000000000000000065C6220000000000001FFFFFFFFFFF80000FFFFFFFFFFFC000000000000000000000000000000000502C658000000000007FFFFFFFFFFF80000FFFFFFFFFFFE000000000000000000000000000000000413422800000000000FFFFFFFFFFFF80000FFFFFFFFFFFF00000000000000000000000000000000047C020400000000005FFFFFFFFFFFF80000FFFFFFFFFFFF800000000000000000000000000000000D32860600000000003FFFFFFFFFFFF80000FFFFFFFFFFFFC00000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mem_init0 = "000000000000000000000000476732800000000007FFFFFFFFFFFF80000FFFFFFFFFFFFE00000000000000000000000000000000E81A7380000000000FFFFFFFFFFFFF80000FFFFFFFFFFFFF0000000000000000000000000000000040002800000000001FFFFFFFFFFFFF80000FFFFFFFFFFFFF8000000000000000000000000000000040002000000000001FFFFFFFFFFFFF90009FFFFFFFFFFFFFC000000000000000000000000000000040000000000000003FFFFFFFFFFFFF82001FFFFFFFFFFFFFF000000000000000000000000000000000000000000000007FFFFFFFFFFFFFDFFF9FFFFFFFFFFFFFF800000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout  ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout  & 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF40000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "000000000000002FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFF80";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000013FFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "007FFFFFFEFFFFFFFE0E07E0001E0703FFFFFFFBFFFFFFE000000000000000000000000000000000003FFFFFFE7FFFFFFE0E07C0001E0603FFFFFFF7FFFFFFE000000000000000000000000000000000003FFFFFFF7FFFFFFE0607F0003F0603FFFFFFF7FFFFFFC000000000000000000000000000000000003FFFFFFF3FFFFFFE0407E0003E0003FFFFFFEFFFFFFFC000000000000000000000000000000000001FFFFFFFBFFFFFFE0007F4007E0003FFFFFFEFFFFFFFE000000000000000000000000000000000001FFFFFFFDFFFFFFE0007FD01FF0003FFFFFFFFFFFFFF8000000000000000000000000000000000001FFFFFFFDFFFFFFF0007FF23FF0003";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "FFFFFF9FFFFFFF8000000000000000000000000000000000000FFFFFFFEFFFFFFF0007FFFFFF0003FFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFEFFFFFFFD807FFFFFFDC03FFFFFF7FFFFFFF00000000000000000000000000000000000007FFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFF00000000000000000000000000000000000007FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE00000000000000000000000000000000000003FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFE00000000000000000000000000000000000003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFD40FFFFFF000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000001FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF8FF3FFFFC00000000000000000000000000000000000001FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF1FFCFFFF800000000000000000000000000000000000001FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFF800000000000000000000000000000000000000FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFF400000000000000000000000000000000000000FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFDFFFFDFFF0000000000000000000000000000000000000007FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFBFFFFCFFE0000000000000000000000000000000000000007FFFFFFFEFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF3FFFFEFFE000000000000000000000000000000000000000BFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF7FFFFEFFE0000000000000000000000000000000000000003FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFE7FFFFF7FC0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F80000000000000000000000000000000000000001FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFAFFFFFFBF80000000000000000000000000000000000000000FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF6FFFFFFBF40000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFBF0000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a31 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFBFFFFFF800000000000000000000000000000000FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF800000000000000000000000000000000FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF800000000000000000000000000000000FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF000000000000000000000000000000000FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF000000000000000000000000000000000FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF000000000000000000000000000000000FFFFFFF7FFFFFFFFFFFCFFFFFFFFFCFFFFFFFFFF7FFFFFF0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init2 = "000000000000000007FFFFFF7FFFFFFFFFFF0FFE03FFFF03FFFFFFFFEFFFFFFF0000000000000000000000000000000007FFFFFFBFFFFFFFFFFE0FF800FFFE03FFFFFFFFEFFFFFFF0000000000000000000000000000000007FFFFFFBFFFFFFFFFFE07F2007FFE03FFFFFFFFEFFFFFFE0000000000000000000000000000000007FFFFFFBFFFFFFFFFFE07E800BFFE03FFFFFFFFEFFFFFFE0000000000000000000000000000000007FFFFFFBFFFFFFFFFFE07D0003FFE03FFFFFFFFDFFFFFFE0000000000000000000000000000000007FFFFFFDFFFFFFFFFFE07E0003FFE03FFFFFFFFDFFFFFFE0000000000000000000000000000000003FFFFFFDFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init1 = "FFFE0790002FFE03FFFFFFFFDFFFFFFE0000000000000000000000000000000003FFFFFFDFFFFFFFFFFC0780001FFE03FFFFFFFFBFFFFFFC0000000000000000000000000000000003FFFFFFEFFFFFFFFF800780000FA003FFFFFFFFBFFFFFFC0000000000000000000000000000000003FFFFFFEFFFFFFFFF08070000070003FFFFFFFFBFFFFFFC0000000000000000000000000000000001FFFFFFEFFFFFFFFE40070000078003FFFFFFFF7FFFFFFC0000000000000000000000000000000001FFFFFFF7FFFFFFFE00070000060003FFFFFFFF7FFFFFF80000000000000000000000000000000001FFFFFFF7FFFFFFFE00070000060003FFFFFFFF7FFFFFF8";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000001FFFFFFF7FFFFFFFE04070000060003FFFFFFFEFFFFFFF80000000000000000000000000000000000FFFFFFFBFFFFFFFE06070000060603FFFFFFFEFFFFFFF80000000000000000000000000000000000FFFFFFFBFFFFFFFE0E070000060703FFFFFFFEFFFFFFF00000000000000000000000000000000000FFFFFFFDFFFFFFFE0E070000060603FFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFDFFFFFFFE0E07C0000E0603FFFFFFFDFFFFFFF000000000000000000000000000000000007FFFFFFEFFFFFFFE0E07C0000E0603FFFFFFFBFFFFFFE000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFBE800000000000000000000000000000000000000003FFFFFFFFE7FFFFFFFFFFFFFFFFFF3DFFFFFFBC000000000000000000000000000000000000000003FFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFBC000000000000000000000000000000000000000001FFFFFFFFF9FFFFFFFFFFFFFFFFFDFFFFFFFFB8000000000000000000000000000000000000000000FFFFFFFFFCFFFFFFFFFFFFFFFFF3FEFFFFFFB8000000000000000000000000000000000000000000FFFFFFFFFF3FFFFFFFFFFFFFFFF7FEFFFFFFB0000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "0000007FFFFFFFFF9FFFFFFFFFFFFFFF9FFEFFFFFFA00000000000000000000000000000000000000000003FFFFFFFFFE7FFFFFFFFFFFFFF3FFEFFFFFFE00000000000000000000000000000000000000000001FFFFFFFFFFDFFFFFFFFFFFFFC7FFEFFFFFF400000000000000000000000000000000000000000001FFFFFFFFFFDFFFFFFFFFFFFF1FFFF7FFFFF000000000000000000000000000000000000000000000FFFFFFFFFFF1FFFFFFFFFFFC7FFFF7FFFFF4000000000000000000000000000000000000000000007FFFFFFFFFFC7FFFFFFFFFF1FFFFFFFFFFE0000000000000000000000000000000000000000000007FFFFFFFFFFF5FFFFFFFFF9FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "FFFFBFFFFE0000000000000000000000000000000000000000000003FFFFFFFFFFFEBFFFFFFFC3FFFFFFDFFFFC0000000000000000000000000000000000000000000001FFFFFFFFFFFFC3FFFFFE9FFFFFFFEFFFF80000000000000000000000000000000000000000000000FFFFFFFFFFFFFC8FFF00FFFFFFFFF7FFF000000000000000000000000000000000000000000000007FFFFFFFFFFFFFE0F03FFFFFFFFFFBFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF8000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00800000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000000000000000000000000000000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000013FFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h5533000F5533FF0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a49 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mem_init3 = "001FFF80700001FC03FFFFFFBFFFFFFC0000000000000000000000000004008007FFFFFFEFFFFFF0001FFF80700001FC03FFFFFFBFFFFFFC0000000000000000000000000000008003FFFFFFDFFFFFF0001FFF80700001FC03FFFFFFDFFFFFFC0000000000000000000000000000000003FFFFFFDFFFFFF0001FFF80700001FC03FFFFFFDFFFFFFE0000000000000000000000000000000007FFFFFFDFFFFFF8001FFF80700001FC03FFFFFFDFFFFFFE0000000000000000000000000000000007FFFFFFBFFFFFF8001FFF80700001FC03FFFFFFDFFFFFFE0000000000000000000000000000000007FFFFFFBFFFFFF0001C1380700001FC03FFFFFFEFFFFFFE";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mem_init2 = "0000000000000000000000000000000007FFFFFFBFFFFFF0001D0380700001FC03FFFFFFEFFFFFFE0000000000000000000000000000000007FFFFFFBFFFFFF0001C0780700001FC03FFFFFFEFFFFFFF0000000000000000000000000000000007FFFFFF7FFFFFF0001C0780700001FC03FFFFFFEFFFFFFF000000000000000000000000000000000FFFFFFF7FFFFFE0203C0380700001FE03FFFFFFF7FFFFFF000000000000000000000000000000000FFFFFFF7FFFFFE0203C0380700001FE03FFFFFFF7FFFFFF000000000000000000000000020000000FFFFFFF7FFFFFF0201C0380700001FE03FFFFFFF7FFFFFF000000000000000000000024A0020000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mem_init1 = "0FFFFFFEFFFFFFF0201C0380700001FC03FFFFFFF7FFFFFF000000000000000000000000002000000FFFFFFEFFFFFFC0201C0380700001FC03FFFFFFF7FFFFFF80000000000000000000000C30E100000FFFFFFEFFFFFFC0601E0380780001FC03FFFFFFFBFFFFFF8000000000000000000000124D3080801FFFFFFEFFFFFFC0601E0180780001FC03FFFFFFFBFFFFFF8000000000000000000000228018A0801FFFFFFEFFFFFFC0601E0180780001FC03FFFFFFFBFFFFFF800000000000000000000061801880801FFFFFFEFFFFFF80601E000078000BFC03FFFFFFFBFFFFFF80000000000000000000001C600080801FFFFFFDFFFFFF80603E0001FE0043FC";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mem_init0 = "03FFFFFFFBFFFFFF80000000000000000000000E211881801FFFFFFDFFFFFF80E01F0800FC0007FE03FFFFFFFBFFFFFF80000000000000000000000497FCC3801FFFFFFDFFFFFF80E03F0045FE0007FC03FFFFFFFFFFFFFF8000000000000000000000030A408C801FFFFFFDFFFFFF00E01FA003FE004FFE0BFFFFFFFDFFFFFF8000000000000000000000061E1288801FFFFFFDFFFFFFCCE11FE907FF803FFC2BFFFFFFFDFFFFFFC0000000000000000000000A3D9191801FFFFFFDFFFFFFFFFFFFF81FFFE07FFFFFFFFFFFFDFFFFFFC0000000000000000000001C73E698801FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a58 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init3 = "000000000000000000000000000000400001FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF800000000000000000000000000000000000001FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFC00000000000000000000000000000000000003FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFC00000000000000000000000000000000000043FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF00000000000000000000000000008000000007FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFE00000000000000000000000000000000000007FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE0000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init2 = "001FFFFFFFF7FFFFFFFFFC3FFFF1FFFFFFFFFF7FFFFFFF0000000000000000000000000000000000004FFFFFFFEFFF00E01FE187FF913F8003FFFF3FFFFFFF0000000000000000000000000000400000000FFFFFFFEFFF00E01FC003FF004F8003FFFFBFFFFFFF0000000000000000000000000000300000001FFFFFFFDFFF00E03FA005FE0007C003FFFF9FFFFFFF8000000000000000000000000000520000001FFFFFFFDFFF00E03F0000FD00178003FFFFDFFFFFFF8000000000000000000000000000400000001FFFFFFFFFFF00601E0000F800038003FFFFEFFFFFFFC000000000000000000000000000100800003FFFFFFF3FFF80601E000078000380";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init1 = "03FFFFEFFFFFFFC00000000000000000000000000081A800003FFFFFFF7FFF80601E01807800018003FFFFF7FFFFFFC000000000000000000000000000D65480003FFFFFFE7FFF80E01E03807800018003FFFFF7FFFFFFE000000000000000000000000000E02C80007FFFFFFEFFFF80601E03807800018003FFFFFBFFFFFFE000000000000000000000000001486A00007FFFFFFCFFFFC0201C0380700003FC03FFFFFBFFFFFFE00000000000000000000000000140258000FFFFFFFDFFFFC0201C0380700003FE03FFFFFDFFFFFFF00000000000000000000000000127A0C000FFFFFFFDFFFFC0201C0380700003FE03FFFFFFFFFFFFF00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init0 = "000000000227A38000FFFFFFFBFFFFC8201C0380700001FC03FFFFFEFFFFFFF00000000000000000000000000626228000FFFFFFFBFFFFC0201D0380700001FC03FFFFFEFFFFFFF80000000000000000000000000324228001FFFFFFF7FFFFE0201C0380700001FC03FFFFFEFFFFFFF80000000000000000000000000C17458001FFFFFFF7FFFFE0001D0380700001FC03FFFFFF7FFFFFF8000000000000000000000000041BC88001FFFFFFF7FFFFE0001C9780700001FC03FFFFFF7FFFFFF80000000000000000000000000002008001FFFFFFEFFFFFE0001FFF80700001FC03FFFFFF7FFFFFFC0000000000000000000000000010008003FFFFFFEFFFFFF0";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a40 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init3 = "00000000000010801FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC00000000000000000000000000011801FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC00000000000000000000000000008803FFFFFFDFFFFFFFFFFFFFFF0FA77EFFFFFFFFFFFFDFFFFFFC00000000000000000000000000017803FFFFFFDFFFFFFFFFFFFFFE07861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000003FFFFFFDFFFFFFFFFFFFFFC03861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC61861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000003FFFFFFBFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init2 = "FFFFFF861861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000080003FFFFFFBFFFFFFFFFFFFFF861861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000003FFFFFFBFFFFFFFFFFFFFF861861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000003FFFFFFBFFFFFFFFFFFFFF861861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000003FFFFFFBFFFFFFFFFFFFFFFE1861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000003FFFFFFDFFFFFFFFFFFFFFFE1861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000003FFFFFFDFFFFFFFFFFFFFF801861E1FFFFFFFFFFFDFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init1 = "C00000000000000000000000000000003FFFFFFDFFFFFFFFFFFFFF801861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFF801861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFF861861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFF861861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFF861861E1FFFFFFFFFFFDFFFFFFC00000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFFC61861E1FFFFFFFFFFFDFFFFFFC0000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init0 = "1FFFFFFDFFFFFFFFFFFFFFC03801E1FFFFFFFFFFFDFFFFFF800000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFFE03801E1FFFFFFFFFFFBFFFFFF800000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFFE07C61E1FFFFFFFFFFFBFFFFFF800000000000000000000000000000001FFFFFFEFFFFFFFFFFFFFFFFFFE1003FFFFFFFFFFBFFFFFF800000000000000000000000000000001FFFFFFEFFFFFFFFFFFFFFFFFFE1003FFFFFFFFFFBFFFFFF800000000000000000000000000000001FFFFFFEFFFFFFFFFFFFFFFFFFE1003FFFFFFFFFFBFFFFFF800000000000000000000000000000001FFFFFFEFFFFFFFFFFFFFFFFFFE1003F";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a67 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mem_init3 = "00000000FFFFFFFFFFFFF88FFF99FFFFFFFFFFFFF00000000000000000000000000000000000000000000001FFFFFFFFFFFFC3FFFFFC9FFFFFFFFFFFF80000000000000000000000000000000000000000000003FFFFFFFFFFFEBFFFFFFFC3FFFFFFFFFFFC0000000000000000000000000000000000000000000007FFFFFFFFFFF5FFFFFFFFFDFFFFFFFFFFFE0000000000000000000000000000000000000000000007FFFFFFFFFFC7FFFFFFFFFF1FFFFFFFFFFF000000000000000000000000000000000000000000000FFFFFFFFFFF1FFFFFFFFFFFC7FFFFFFFFFF000000000000000000000000000000000000000000001FFFFFFFFFFDFFFFFFFFFFFFF5";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFF800000000000000000000000000000000000000000003FFFFFFFFFFDFFFFFFFFFFFFFC7FFFFFFFFFC20000000000000000000000000000000000000000003FFFFFFFFFE7FFFFFFFFFFFFFF37FFFFFFFFE00000000000000000000000000000000000000000007FFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF3FFFFFFFFFFFFFFFF7FFFFFFFFF0000000000000000000000000000000000000000000FFFFFFFFFCFFFFFFFFFFFFFFFFF3FFFFFFFFF800000000000000000000000000000000E300000001FFFFFFFFF9FFFFFFFFFFFFFFFFFDFFFFFFFFF800000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mem_init1 = "0000000000051080000003FFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFD000000000000000000000000000000000880000003FFFFFFFFE7FFFFFFFFFFFFFFFFFF3FFFFFFFFC000000000000000000000000000000021880000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFE80000000000000000000000000000002088000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF00000000000000000000000000000006018000000FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF7FFFFFFFFC0000000000000000000000000000003188000001FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000002088000001FFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000006098000003FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFC000000000000000000000000000000150C00002FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFE0000000000000000000000000000000EBC000007FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFE800000000000000000000000000000081800001FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF800000000000000000000000000000000800000FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF000000000000000000000000000000000800000FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout )))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout 
//  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h0344CF440377CF77;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h1D000C001DCC0CCC;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N56
dffeas \D0|clr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|ynew[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\D0|clr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|clr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|clr[0] .is_wysiwyg = "true";
defparam \D0|clr[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 4095;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N3
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout  = ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a113  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( (\D0|k2|altsyncram_component|auto_generated|ram_block1a101~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a113 ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datac(gnd),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 .lut_mask = 64'h3300000055000000;
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "000FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF7FEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFDFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEFFFDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFF7FEFFFDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF7FFBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEF9FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF07FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N42
cyclonev_lcell_comb \D0|color~34 (
// Equation(s):
// \D0|color~34_combout  = ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a41~portadataout  ) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a17~portadataout  ) ) ) # ( 
// \D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a29~portadataout  ) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~34 .extended_lut = "off";
defparam \D0|color~34 .lut_mask = 64'h555500FF0F0F3333;
defparam \D0|color~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE0000000000000000000000FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N6
cyclonev_lcell_comb \D0|color~35 (
// Equation(s):
// \D0|color~35_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a89~portadataout  & (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & \D0|k2|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~35 .extended_lut = "off";
defparam \D0|color~35 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \D0|color~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N54
cyclonev_lcell_comb \D0|color~36 (
// Equation(s):
// \D0|color~36_combout  = ( \D0|color~35_combout  & ( \D0|color[8]~5_combout  & ( (\D0|color~34_combout ) # (\D0|color[8]~4_combout ) ) ) ) # ( !\D0|color~35_combout  & ( \D0|color[8]~5_combout  & ( (!\D0|color[8]~4_combout  & \D0|color~34_combout ) ) ) ) # 
// ( \D0|color~35_combout  & ( !\D0|color[8]~5_combout  & ( (!\D0|color[8]~4_combout  & (\D0|clr [0])) # (\D0|color[8]~4_combout  & ((\D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout ))) ) ) ) # ( !\D0|color~35_combout  & ( 
// !\D0|color[8]~5_combout  & ( (!\D0|color[8]~4_combout  & (\D0|clr [0])) # (\D0|color[8]~4_combout  & ((\D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout ))) ) ) )

	.dataa(!\D0|color[8]~4_combout ),
	.datab(!\D0|clr [0]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout ),
	.datad(!\D0|color~34_combout ),
	.datae(!\D0|color~35_combout ),
	.dataf(!\D0|color[8]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~36 .extended_lut = "off";
defparam \D0|color~36 .lut_mask = 64'h2727272700AA55FF;
defparam \D0|color~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N24
cyclonev_lcell_comb \D0|color~32 (
// Equation(s):
// \D0|color~32_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\D0|k3|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) # ((\D0|k3|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (((\D0|k3|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) # ((\D0|k3|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~32 .extended_lut = "off";
defparam \D0|color~32 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \D0|color~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N12
cyclonev_lcell_comb \D0|color~33 (
// Equation(s):
// \D0|color~33_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( (\D0|k3|altsyncram_component|auto_generated|ram_block1a65~portadataout ) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k3|altsyncram_component|auto_generated|ram_block1a65~portadataout ) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a77~portadataout )) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a77~portadataout )) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~33 .extended_lut = "off";
defparam \D0|color~33 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \D0|color~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal0~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 4095;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N39
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a113  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a101~portadataout ) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a113  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a101~portadataout  & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]))) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 .lut_mask = 64'h080008004C004C00;
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N6
cyclonev_lcell_comb \D0|color~37 (
// Equation(s):
// \D0|color~37_combout  = ( \D0|color~33_combout  & ( \D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout  & ( ((!\D0|color[8]~8_combout  & (\D0|color~36_combout )) # (\D0|color[8]~8_combout  & ((\D0|color~32_combout )))) # 
// (\D0|color[8]~7_combout ) ) ) ) # ( !\D0|color~33_combout  & ( \D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~7_combout  & ((!\D0|color[8]~8_combout  & (\D0|color~36_combout )) # (\D0|color[8]~8_combout  
// & ((\D0|color~32_combout ))))) # (\D0|color[8]~7_combout  & (((!\D0|color[8]~8_combout )))) ) ) ) # ( \D0|color~33_combout  & ( !\D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~7_combout  & 
// ((!\D0|color[8]~8_combout  & (\D0|color~36_combout )) # (\D0|color[8]~8_combout  & ((\D0|color~32_combout ))))) # (\D0|color[8]~7_combout  & (((\D0|color[8]~8_combout )))) ) ) ) # ( !\D0|color~33_combout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~7_combout  & ((!\D0|color[8]~8_combout  & (\D0|color~36_combout )) # (\D0|color[8]~8_combout  & ((\D0|color~32_combout ))))) ) ) )

	.dataa(!\D0|color[8]~7_combout ),
	.datab(!\D0|color~36_combout ),
	.datac(!\D0|color[8]~8_combout ),
	.datad(!\D0|color~32_combout ),
	.datae(!\D0|color~33_combout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~37 .extended_lut = "off";
defparam \D0|color~37 .lut_mask = 64'h202A252F707A757F;
defparam \D0|color~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N8
dffeas \D0|color[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|color~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|color[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|color [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|color[5] .is_wysiwyg = "true";
defparam \D0|color[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a68 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFB";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init0 = "FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a41 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a50 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB5FFDFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init1 = "FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFEFDFFBFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFBBFFFFFFFFFFFFFFFFFFFFFDFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFBFFDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEBFDFFFFFFFFFFFFFFFFFF33FEFFF6FFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DB7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a59 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mem_init2 = "FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFE7FFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFDFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h330033FF0F550F55;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000300C030001863F1866E18600030619FE018000000800000000000000000000000000000000400000300C030001C63F1867F18600030619FE0180000008000000000000000000000000000000004000000000000001C60C1867398600030618060180000008000000000000000000000000000000004000000000000001E60C1FE619FE000307F806018000000800000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N51
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( (\D0|k3|altsyncram_component|auto_generated|ram_block1a99~portadataout  & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a99~portadataout  & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 .lut_mask = 64'h404040400000C0C0;
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "0000000000000000000000000000000040000000000FC7F800619FE398003F0FC7F8FE3F800000080000000000000000000000000000000040000000000787F800619FE318001E0787F87E1F800000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "40000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "4000000000000001E60C1FE799FE000307F8061F80000008000000000000000000000000000000004000000000000001B60C1867998600078618063F80000008000000000000000000000000000000004000000000000001B60C18601986000CC6180671800000080000000000000000000000000000000040000000000000019E0C18601986001866180661800000080000000000000000000000000000000040000000000000019E0C18601986001866180661800000080000000000000000000000000000000040000000000000018E0C0CC738CC001863300671800000080000000000000000000000000000000040000000000000018E3F0783F0780018";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "61E0063F80000008000000000000000000000000000000004000000000000001863F0301E030001860C0061F8000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "000000000000000040000000000000000000000000000000000000000000000800000000000000000000000000000000400000000000000000000000000000000000000000000008000000000000000000000000000000004000000000000000000000000000000000000000000000080000000000000000000000000000000040000000000780C0000C1FE618001E0787F98601800000080000000000000000000000000000000040000000000FC0C0000C1FE718003F0FC7F98601800000080000000000000000000000000000000040000000001CE0C0000C00639800739CE0198601800000080000000000000000000000000000000040000000001860C0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "000C0061D800701C0018C601800000080000000000000000000000000000000040000000001860C0000C0060F800300C00187E1F800000080000000000000000000000000000000040000000001860C0001E07E07800180601F8FE3F800000080000000000000000000000000000000040000000001860C0003307E038000E0381F9C671800000080000000000000000000000000000000040000000001860C00061806078000701C0198661800000080000000000000000000000000000000040000000001860C000618060F8000380E0198661800000080000000000000000000000000000000040000000001CE0C000618061D800739CE019C67180000008";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF0000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "0000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "0000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC0000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "03FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000000000000000000000000000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000000000000000000003F00000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000FF80000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE000000000000000003FFE1FFC000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE00000000000000007FFFFFFFC000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE0000000000000003FFFFFFFFE000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE000000000000001FFFFFFFFFE000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE000000000000007FFFFFFFFFE000000000007FC00007FC000000003FF007FC0000FF801FF00003FE00000000000001FFFFFFFFFFE000000000007";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FC00007FC000000003FF007FC0000FF801FF00003FE00000000000007FFFFFFFFFFF000000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000FFFFFFFFFFFF800000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000003FFFFFFFFFFFFE00000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000007FFFFC01FFFFFF00000000007FC00007FC000000003FF007FC0000FF801FF00003FE000000000000FFFFE0003FFFFF80000000007FC00007FC000000003FF007FC0000FF801FF00003FE000000000001FFFF80000FFFFFC0000000007FC00007FC000000003FF007FC0000FF8";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "01FF00003FE000000000007FFFE000003FFFFE0000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE000000000007FFFC000003FFFFF0000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE00000000000FFFF8000003FFFFF8000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE00000000001FFFF0000003FFFFFC000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE00000000003FFFE0000003FFFFFE0000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE000000000007FFFE0000003FFFFFF0000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000000FFFFC000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "3FFFFFF8000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000000FFFFC0000003FFFFFF8000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000001FFFF80000003FFFFFFC0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000001FFFF80000003FFFFFFC0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000003FFFF80000003FFFFFFE0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000003FFFF80000003FFFFFFE0000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000007FFFF80000003FFFFFFF000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N36
cyclonev_lcell_comb \D0|color~39 (
// Equation(s):
// \D0|color~39_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k3|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a75~portadataout  & (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a87~portadataout ))))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~39 .extended_lut = "off";
defparam \D0|color~39 .lut_mask = 64'h04073437C4C7F4F7;
defparam \D0|color~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "01FFFF803FE0000000000000FFFFFFFFFFFF80000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE00000000000007FFFFFFFFFFE00000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE00000000000001FFFFFFFFFFC00000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000007FFFFFFFFF000000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000001FFFFFFFFC000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE0000000000000003FFFFFFE0000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE00000000000000003FFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "E00000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE000000000000000003FFE000000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF80";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "3FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "000000000000000000000000000000000000FFFFF80000003FFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFC0000003FFFFFFF800000000000000000000000000000000000000000000000000000000000FFFFFC0000003FFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFE0000003FFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFE0000003FFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFFFC0000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "0003FFFFFF8000003FFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFC000003FFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFE000003FFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFF80000FFFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFFE0003FFFFFFFFE00000000000000000000000000000000000000000000000000000000007FFFFFFFFC01FFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFF07FFFFF0FFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFC01FFFFC03FFFFFF00000000000000000000000000000000000000000000000000000000007FFFFF800FFFF800FFFFFF00000000000000000000000000000000000000000000000000000000003FFFFF800FFFF800FFFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF0007FFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "0007FFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF0007FFFFE00000000000000000000000000000000000000000000000000000000003FFFFF0007FFF0007FFFFE00000000000000000000000000000000000000000000000000000000001FFFFF0007FFF0007FFFFC00000000000000000000000000000000000000000000000000000000001FFFFF800FFFF800FFFFFC00000000000000000000000000000000000000000000000000000000001FFFFF801FFFF801FFFFFC00000000000000000000000000000000000000000000000000000000000FFFFFC03FFFFC03FFFFF80000007FFFFFFFFC01FF000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "03FF007FC0000FF801FF0FFFC00000000000FFFFFF07FFFFF07FFFFF80000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC00000000000FFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC000000000007FFFFFFFFFFFFFFFFFFF00000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC000000000003FFFFFFFFFFFFFFFFFFE00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000003FFFFFFFFFFFFFFFFFFE00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000001FFFFFFFFFFFFFFFFFFC00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00001FFFFFFFFFFFFFFFFFFC00000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000000FFFFFFFFFFFFFFFFFF8000000000000007FC01FF00003FF007FC0000FF801FFF003FFE0000000000FFFFFFFFFFFFFFFFFF0000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000007FFFFFFFFFFFFFFFFF0000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000003FFFFFFFFFFFFFFFFE0000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000001FFFFFFFFFFFFFFFFC0000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE00000000000FFFFFFFFFFFFFFFF8000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "0000007FC01FF00003FF007FFFFFFFF801FF00003FE000000000007FFFFFFFFFFFFFFF00000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE000000000003FFFFFFFFFFFFFFE00000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE000000000001FFFFFFFFFFFFFFC00000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE000000000000FFFFFFFFFFFFFF800000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE0000000000007FFFFFFFFFFFFF000000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE0000000000001FFFFFFFFFFFFC000000000000000007FC01FF07FC3FF007FFFFFFFF8";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N54
cyclonev_lcell_comb \D0|color~38 (
// Equation(s):
// \D0|color~38_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & \D0|k3|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~38 .extended_lut = "off";
defparam \D0|color~38 .lut_mask = 64'h474747470033CCFF;
defparam \D0|color~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N14
dffeas \D0|clr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|ynew~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|clr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|clr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|clr[1] .is_wysiwyg = "true";
defparam \D0|clr[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007E00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007E00000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "000000007FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007E0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007E0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007E0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007E0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007E0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007E0000000000000000000000000000007FC03807FE03FFF81FF000FFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "800000000000000000000007E0000000000000000000000000000007FC01807F000FFC003F000FFF800000000000000000000007E000000000000000000000000000000FFC01807E0007F8001F000FFFC00000000000000000000007E000000000000000000000000000000FFE01807C0003F0000F000FFFC0000000000000000000003FFC00000000000000000000000000000FFE0180780001E00007000FFFC0000000000000000000001FF800000000000000000000000000000FFE0180780601E00007000FFFC0000000000000000000001FF800000000000000000000000000000FFE0080780601E00007F00FFFC0000000000000000000000FF0000000";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000FFE0080780E01E00007F00FFFC0000000000000000000000FF000000000000000000000000000000FFF0080700E01E00007F00FFFC00000000000000000000007E000000000000000000000000000000FFF0080700E01E00007F00FFFC00000000000000000000007E000000000000000000000000000000FFF0080700E00E00007F00FFFC00000000000000000000003C000000000000000000000000000000FFF0000700E00E00007F00FFFC00000000000000000000003C000000000000000000000000000000FFF0000700E00E00007F00FFFC000000000000000000000018000000000000000000000000000000FFF800070";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "0E00E00007F00FFFC000000000000000000000008000000000000000000000000000000FFF80007FFE00E00007F00FFFC000000000000000000000000000000000000000000000000000000FFF80007FFE00E00007F00FFFC000000000000000000000000000000000000000000000000000000FFF80007FFE00E00007F00FFFC000000000000000000000000000000000000000000000000000000FFFC0007FFE00E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFC0007FFE00E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFC000700E00E00007F00FFFC00000001FFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF8000700E00E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF8000700E00E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF8080700E00E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF8080700E01E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF0080700E01E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF0080780E01E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "0000000FFF0180780601E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFE0180780001E00007F00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFE01807C0003F0000FF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFE03807C0007F8001FF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFE03807F000FFC003FF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFC03807FC07FFF81FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "C00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C03F807FFFC00000001FFFE000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "0000000000000000000FFFF0000000000000000FFFFFFFFC000F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "0000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFE000F00003F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFE000F00003F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFE000F00003F807FFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "C00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFE000F00003F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFE000F00003F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFE000F00003F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFF00F00C03F807FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C0300003FFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C0300003FFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C0300003FFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "000F00C0300003FFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C0300003FFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFC000F00C0300003FFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE000";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N30
cyclonev_lcell_comb \D0|color~41 (
// Equation(s):
// \D0|color~41_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~41 .extended_lut = "off";
defparam \D0|color~41 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \D0|color~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "0000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "0000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFC03FF03FFFF00FFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "C00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFC03F8007FFF00FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFC03F0003FFF00FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFC03E0001FFF00FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFE0000000000000000000000FFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFE0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000FFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFC03C0000FFF00FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFF8";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "000000000000000000000000007FFFFFFFFFFFFFFFFFF80000000000000000000001000000010000000000000000000000000000000000000000000000000000000000000000000000008000000200000000000000000000000000000000000000000000000000000000000000000000000040000004000000000000000000000000000000000000000000000000000000000000000000000000400000040000000000000000000000000000000000000000000000000000000000000000000000002000000800000000000000000000000000000000000000000000000000000000000000000000000010000010000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "0000000000000000000000000000000000000C000060000000000000000000000000000000000000000000000000000000000000000000000000020000800000000000000000000000000000000000000000000000000000000000000000000000000180030000000000000000000000000000000000000000000000000000000000000000000000000000600C00000000000000000000000000000000000000000000000000000000000000000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "003C0000FE000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFE0003C0000F8000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFC0003C0000F0000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF80003C0000E0000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF80003C0000E0000FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF80C03C0000E0300FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF80C03C0000E0300FFFC00000001FFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF80C03C0000E0300FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF80C03C0000E0300FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF80C03C0000E0300FFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF80C03C0000E0300FFFC000000000000000000000000000000000000000000000000000000FFFFFFF80C03C0000E0300FFFC000000000000000001004000080100000000000000000000000000FFFFFFF80C03C0000E0300FFFC00000000000000000100400008010000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "0000000FFFFFFF80C03C0000E0300FFFC0000000000000000010040000801000000000000000000000000007FFFFFF80003C0000E0000FFF80000000000000000010040000801000000000000000000000000007FFFFFF80003E0001E0000FFF80000000000000000010020001001000000000000000000000000007FFFFFFC0003F0003F0000FFF80000000000000000008020001002000000000000000000000000003FFFFFFE0003F8007F8000FFF00000000000000000008020001002000000000000000000000000003FFFFFFF8003FF03FFE000FFF00000000000000000008010002002000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000008010002002000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000040080040020000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC000000000000000000040040080040000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000040020100040000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000020010600080000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC000000000000000000002000F8000800000000000000000000000000003FFFFFFFFFFFFFFFFFFFF0000000000000000000001000000010000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N24
cyclonev_lcell_comb \D0|color~40 (
// Equation(s):
// \D0|color~40_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~40 .extended_lut = "off";
defparam \D0|color~40 .lut_mask = 64'h030503F5F305F3F5;
defparam \D0|color~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N39
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a111~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]))) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 .lut_mask = 64'h020002008A008A00;
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N24
cyclonev_lcell_comb \D0|color~42 (
// Equation(s):
// \D0|color~42_combout  = ( \D0|color~40_combout  & ( \D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~5_combout  & (((\D0|color[8]~4_combout )) # (\D0|clr [1]))) # (\D0|color[8]~5_combout  & 
// (((!\D0|color[8]~4_combout ) # (\D0|color~41_combout )))) ) ) ) # ( !\D0|color~40_combout  & ( \D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~5_combout  & (((\D0|color[8]~4_combout )) # (\D0|clr [1]))) # 
// (\D0|color[8]~5_combout  & (((\D0|color~41_combout  & \D0|color[8]~4_combout )))) ) ) ) # ( \D0|color~40_combout  & ( !\D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~5_combout  & (\D0|clr [1] & 
// ((!\D0|color[8]~4_combout )))) # (\D0|color[8]~5_combout  & (((!\D0|color[8]~4_combout ) # (\D0|color~41_combout )))) ) ) ) # ( !\D0|color~40_combout  & ( !\D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout  & ( 
// (!\D0|color[8]~5_combout  & (\D0|clr [1] & ((!\D0|color[8]~4_combout )))) # (\D0|color[8]~5_combout  & (((\D0|color~41_combout  & \D0|color[8]~4_combout )))) ) ) )

	.dataa(!\D0|clr [1]),
	.datab(!\D0|color~41_combout ),
	.datac(!\D0|color[8]~5_combout ),
	.datad(!\D0|color[8]~4_combout ),
	.datae(!\D0|color~40_combout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~42 .extended_lut = "off";
defparam \D0|color~42 .lut_mask = 64'h50035F0350F35FF3;
defparam \D0|color~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N54
cyclonev_lcell_comb \D0|color~43 (
// Equation(s):
// \D0|color~43_combout  = ( \D0|color~42_combout  & ( \D0|color[8]~7_combout  & ( (!\D0|color[8]~8_combout  & (\D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout )) # (\D0|color[8]~8_combout  & ((\D0|color~39_combout ))) ) ) ) # 
// ( !\D0|color~42_combout  & ( \D0|color[8]~7_combout  & ( (!\D0|color[8]~8_combout  & (\D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout )) # (\D0|color[8]~8_combout  & ((\D0|color~39_combout ))) ) ) ) # ( \D0|color~42_combout  
// & ( !\D0|color[8]~7_combout  & ( (!\D0|color[8]~8_combout ) # (\D0|color~38_combout ) ) ) ) # ( !\D0|color~42_combout  & ( !\D0|color[8]~7_combout  & ( (\D0|color[8]~8_combout  & \D0|color~38_combout ) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0_combout ),
	.datab(!\D0|color[8]~8_combout ),
	.datac(!\D0|color~39_combout ),
	.datad(!\D0|color~38_combout ),
	.datae(!\D0|color~42_combout ),
	.dataf(!\D0|color[8]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~43 .extended_lut = "off";
defparam \D0|color~43 .lut_mask = 64'h0033CCFF47474747;
defparam \D0|color~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N56
dffeas \D0|color[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|color~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|color[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|color [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|color[3] .is_wysiwyg = "true";
defparam \D0|color[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a84 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5],\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9BFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AEAEFFFFFFFEFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFBFFEFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABBFFAF9FFFFFFFFFFFAFFBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mem_init0 = "AAAABBFFFFFFAFFFFFFFFEEBFEBFEEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFABFFFFFFFEFFFFFFFFBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFAFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABBFFFFFFFFFFAFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a77 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCDFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FF7BFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a86  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a86  ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a86 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF55555555;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a32 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFEFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  & ( 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ))))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ))))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h000C5050F0FC5050;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a30 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init3 = "FFFFFFFFFBFFFFFF800000000000000000000000000000001FFFFFFEFFFFFFFFFFFFFFFFFFE1063FFFFFFFFFF7FFFFFF000000000000000000000000000000001FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF000000000000000000000000000000000FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF800000000000000000000000000000000FFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF0000000000000000000000000000000005FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000005FFFFFF7FFFFFFFFFFC33FFDFFFFC33FFFFFFFFEFFFFFFF0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000FFFFFFFBFFFFFFFFFFD0BFC05FFFD07FFFFFFFFF3FFFFFC000000000000000000000000000000000FFFFFFF7FFFFFFFFFFC0BF801FFFE07FFFFFFFFE7FFFFFE0000000000000000000000000000000007FFFFFFBFFFFFFFFFFC03F2007FFE07FFFFFFFFEEFFFFF70000000000000000000000000000000007FFFFFFBFFFFFFFFFFC03E800FFFE07FFFFFFFFDEFFFFD60000000000000000000000000000000003FFFFFFDFFFFFFFFFFC03F0001FFE07FFFFFFFFCFFFFFDE0000000000000000000000000000000003FFFFFFBFFFFFFFFFFC03E0003FFE07FFFFFFFFD5FFFFDC0000000000000000000000000000000007FFFFFFDFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init1 = "FFFC03DA003FFE07FFFFFFFFBFFFFFFC0000000000000000000000000000000002FFFFFFDFFFFFFFFFE20380001FE007FFFFFFFFCFFFFFFE000000000000000000000000000000000BFFFFFF4FFFFFFFFF0003000007E007FFFFFFFFBFFFFFB40000000000000000000000000000000001FFFFFFEFFFFFFFFE080380000F0007FFFFFFFFF7FFFFF40000000000000000000000000000000003FFFFFFB7FFFFFFFF400300000E8007FFFFFFFFB7FFFF580000000000000000000000000000000001FFFFFFE7FFFFFFFE00030000060007FFFFFFFF3DFFFF5C0000000000000000000000000000000001FFFFFFD7FFFFFFFE00030000060007FFFFFFFEDDFFFFE8";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000000000000000000000FFFFFFFBFFFFFFFE02030000060607FFFFFFFE5DFFFFE80000000000000000000000000000000001FFFFFFEBFFFFFFFC0E030000060E07FFFFFFFEF7FFFFB00000000000000000000000000000000000FFFFFFEBFFFFFFFC040300000E0F07FFFFFFFDB6FFFFB800000000000000000000000000000000003BFFFFF1FFFFFFFE040390004E0E07FFFFFFFFFFFFFFF00000000000000000000000000000000000FBFFFFFFFFFFFFFE040340000E0E07FFFFFFFBFFFFFFE0000000000000000000000000000000000053FFFF6DFFFFFFFE0403C0000E0E07FFFFFFFAFFFFFF7000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000005FFFFFFDAEFFFFFFFFFFFFFFFFFFFFD000000DFC00000000000000000000000000000000000000005FFFFFFFCEFFFFFFFFFFFFFFFFFFF7E100000DE000000000000000000000000000000000000000001FFFFFFEFB3FFFFFFFFFFFFFFFFFCFC30000078000000000000000000000000000000000000000000D6FFFFFFD9FFFFFFFFFFFFFFFFF8FC0000005A000000000000000000000000000000000000000001EBFFFFFF6E7FFFFFFFFFFFFFFFF3FD000000500000000000000000000000000000000000000000006DFFFFFF677FFFFFFFFFFFFFFFDFFD00000060000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "00000035FFFFFFFBCFFFFFFFFFFFFFFFC9FFC60000700000000000000000000000000000000000000000007AFFFFFFFEE7FFFFFFFFFFFFFE36DF400040000000000000000000000000000000000000000000003BFFFFFF7377FFFFFFFFFFFFFECEFF2000008000000000000000000000000000000000000000000005FFFFFFFCEF7FFFFFFFFFFFFBB9FEA20000C00000000000000000000000000000000000000000000FFFFFFF7F7BBFFFFFFFFFFFEF77ADB30000C00000000000000000000000000000000000000000000EDFFFFFFFFFA7FFFFFFFFFF2FFFFF1A804500000000000000000000000000000000000000000000037FFFFFFFFFBCFFFFFFFFFD1F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "FFFFD1F86000000000000000000000000000000000000000000000017FFFFFFFFFED9FFFFFFFA7FBFFFFEA00020000000000000000000000000000000000000000000012DFFFFFFFFF77A5FFFFF9ACFFFFFFD47C0400000000000000000000000000000000000000000000007FFFFFFFFF9CF293FCC3FFFEFFFFE900C80000000000000000000000000000000000000000000000B6FFFFFFFF77FF98F0CF78FFFFFF54001000000000000000000000000000000000000000000000005FFFFFFFFF99FFFFFFFFFFFFFFFFAD1860000000000000000000000000000000000000000000000039FFFFFFFF7EFFFF7FFFCFFFFFFF96FF400000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000001FF9FFFFFFFFFFFFFFFFFFFFFFFFFFC14000000000000000000000000000000000000000000000000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFDF000000000000000000000000000000000000000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFF7C00000000000000000000000000000000000000000000000003FBFFFFFFFFFFFFFFFFFFFFFFFFFF7B00000000000000000000000000000000000000000000000005EEFFFFFFFFFFFFFFFFFFFFFFFFFFB000000000000000000000000000000000000000000000000000B6FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000173FFFF";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFFF7BF0000000000000000000000000000000000000000000000000000039BFFFFFFFFFFFFFFFFFFFFE77C000000000000000000000000000000000000000000000000000003DFFFFFFFFFFFFFFFFFFFFFDFB80000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFD000000000000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFF9F00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFE70000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFF6E8000000000000000000000000000000000000000000000000000000013FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000002FFF7FFFFFFFFFFFFFBF3F400000000000000000000000000000000000000000000000000000000001E3EFFFFFFFFFFFFDF9EE500000000000000000000000000000000000000000000000000000000009EE7FFFFFFFFFFFFDFCF8000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000273FFFFFFFFFFFFFFEF980000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFF7F9A000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF6C000000000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFFFE80000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFD0000000000000000000000000000000000000000000000000000000000000000017FFFFFFFFFFEF8000000000000000000000000000000000000000000000000000000000000000000AFE7FFFFF8EF40";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000015FFFFFFFF7A000000000000000000000000000000000000000000000000000000000000000000000027FFFEFF20000000000000000000000000000000000000000000000000000000000000000000000000C7FF98000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "003FFFFFECFFFFFFFE0403A0000E0F07FFFFFFF3FFFFFF6000000000000000000000000000000000006DFFFFEBFFFFFFFE0403C0003E0E07FFFFFFF5FFFFFFC000000000000000000000000000000000002DFFFFFB7FFFFFFE0C03D0001F0E07FFFFFFEDFFFFFFE000000000000000000000000000000000001FFFFFFFFFFFFFFE0203F0007E0607FFFFFFE7FFFFFF80000000000000000000000000000000000037FFFFEDBFFFFFFE0003FC00FE0007FFFFFFCFFFFFFFA000000000000000000000000000000000001DFFFFFF9FFFFFFF0003F900FE0007FFFFFFFFFFFFFDC000000000000000000000000000000000000FFFFFFFCFFFFFFE0003FC27FF0007";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFCFFFFFFF0003FFFFFF8007FFFFFFFFFFFFFF80000000000000000000000000000000000007FFFFFFA7FFFFFF9803FFFFFF9C07FFFFFFBFFFFFFF0000000000000000000000000000000000000FFFFFFFA7FFFFFFF80BFFFFFFF803FFFFFE6DFFFFF600000000000000000000000000000000000003FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFB500000000000000000000000000000000000007FFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFFFFEB7FFFBC00000000000000000000000000000000000007FFFFFF79FFFFFFFFFFFFFFFFFFFFFFFFFD8B7FFFBD000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000003DDFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFB189EFFF400000000000000000000000000000000000003CFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFF0C37FFBC00000000000000000000000000000000000000EFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFECE31BFFBA00000000000000000000000000000000000001EFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFD23835FF5C000000000000000000000000000000000000007FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC5184BFF7000000000000000000000000000000000000000BFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFC501C3FFF0000000000000000000000000000000000000003FFFFFFFE7FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFE6C331FBC000000000000000000000000000000000000000FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE1100C53BC0000000000000000000000000000000000000001FFFFFFF91FFFFFFFFFFFFFFFFFFFFFCA300F07BC8000000000000000000000000000000000000003FFFFFFFAEFFFFFFFFFFFFFFFFFFFFFE2300F0BFC0000000000000000000000000000000000000000EFFFFFFDA7FFFFFFFFFFFFFFFFFFFF37600F07F80000000000000000000000000000000000000001EFFFFFFFE7FFFFFFFFFFFFFFFFFFFE76400F03BC00000000000000000000000000000000000000006FFFFFF6D5FFFFFFFFFFFFFFFFFFFEF8000007A0000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout )))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout 
// ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a48 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init3 = "000FFFC0380001FC03FFFFFFF7FFFFFC0000000000000000000000001206004007FFFFFF4FFFFFF0000FFFC0380001FC03FFFFFF9EFFFFFC0000000000000000000000000000004003FFFFFF4FFFFFF0001FFFC0380001FC03FFFFFFAFFFFFFE000000000000000000000000000000C007FFFFFFDFFFFFF8001FFFC0380001FC03FFFFFF9DFFFFFC0000000000000000000000000000000003FFFFFFBFFFFFF0001FFFC0380001FC03FFFFFFDDFFFFFC0000000000000000000000000000000007FFFFFFDFFFFFF0001FFFC0380001FC03FFFFFFCBFFFFDE0000000000000000000000000000000007FFFFFFBFFFFFF0001E11C0380001FC03FFFFFFDBFFFFD6";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init2 = "0000000000000000000000000000000007FFFFFFBFFFFFF0001D03C0380001FC03FFFFFFEEFFFFF7000000000000000000000000000000000FFFFFFF7FFFFFF0000E05C0380001FC03FFFFFFF7FFFFFE000000000000000000000000000000000FFFFFFFBFFFFFE0200C05C0380001FC03FFFFFFF7FFFFFC000000000000000000000000000100000FFFFFFF7FFFFFE0003C03C0380001FE03FFFFFFEBFFFFFF000000000000000000000000000800000FFFFFFF7FFFFFE0202C03C0380001FE03FFFFFFFFFFFFFF000000000000000000000025220200000FFFFFBEFFFFFFF0300E01C0380001FE03FFFFFFF7FFFFFF800000000000000000000066B2120000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init1 = "0FFFFFFF7FFFFFD0300E01C0380001FC03FFFFFFF3FFFFFF800000000000000000000020002400001EFFFFFF7FFFFFE0600E01C0380001FC03FFFFFFFBFFFFFF00000000000000000000000C38C180801AFFFFFEFFFFFFC4200C01C0700001FC03FFFFFFF7FFFFFF00000000000000000000003A5F4000400BFFFFD6FFFFFFC4600C0380700001FC03FFFFFFFBFFFFFF8000000000000000000000128018A0400BFFFF56FFFFFF80700C0380700001FC03FFFFFFFBFFFFFF8000000000000000000000F1800000801FFFFFFDFFFFFF80601E0000F8005BFC03FFFFFFFBFFFFFF80000000000000000000005CE41800001FFFFFFEFFFFFF80E02F1825FA0043FD";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init0 = "03FFFFFFFBFFFFFF80000000000000000000001A62E081801FFFFFFEFFFFFF80601F2801FC0043FE03FFFFFFFDFFFFFFC000000000000000000000069E24C7C01FFFFFFDFFFFFF00E02F8855FC0007FD13FFFFFFF9FFFFFFC000000000000000000000230A588AC01FFFFFDDFFFFFF80E00FE001FF004FFE0BFFFFFFFBFFFFFFC0000000000000000000000E1D1E90803DFFFFFDFFFFFFCCE10FC90BFF401FFC2BFFFFFFFDFFFFFF80000000000000000000003EAFB099003DFFFFF5FFFFFFFFFFFFF42FFFD1FFFFFFFFFFFFFDFFFFFF80000000000000000000001CE2E35A8035FFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF8000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a66 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init3 = "00000001FFFFFFFFFF9CF4B1FC5AF3FFFFFFFFFFB800000000000000000000000000000000000000000000029FFFFFFFFF77A5FFFFFBAFFFFFFFFFFF6C0000000000000000000000000000000000000000000005FFFFFFFFFFCD9FFFFFFFE5FBFFFFFFFF5C000000000000000000000000000000000000000000000377FFFFFFFFBCFFFFFFFFF91FFFFFFFFFAE000000000000000000000000000000000000000000000FFEFFFFFFFFAFFFFFFFFFFF2FFFFFFFFF96000000000000000000000000000000000000000000000DFFFFFFF37F3FFFFFFFFFFFEF4FFFFFFFFF8000000000000000000000000000000000300000000017FFFFFF9FEF7FFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init2 = "F9FFFFFFFFC80000000000000000000000000000000000000000001AFFFFFFF377FFFFFFFFFFFFFEDAFFFFFFFFC20000000000000000000000000000000000000000006AFFFFFFBEC7FFFFFFFFFFFFFEBEFFFFFFFFC00000000000000000000000000000000000000000007DFFFFFFBBEFFFFFFFFFFFFFFFCBFFFFFFFFF20000000000000000000000000000000000000000007DFFFFFF667FFFFFFFFFFFFFFFFEFFFFFFFFF0000000000000000000000000000000000000000001BAFFFFFF4E7FFFFFFFFFFFFFFFF1FFFFFFFFB000000000000000000000000000000000F100000003F6FFFFFFF9FFFFFFFFFFFFFFFFF8FFFFFFFF7400000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init1 = "0000000000059A80000001FFFFFFFFB3FFFFFFFFFFFFFFFFFCF6FFFFFF9B000000000000000000000000000000030880000005FFFFFFFDEFFFFFFFFFFFFFFFFFFFFDFFFFFFFE400000000000000000000000000000001880000007FFFFFFDAAFFFFFFFFFFFFFFFFFFFDFFFFFFF6DC00000000000000000000000000000020480000006FFFFFF6D5FFFFFFFFFFFFFFFFFFFEBFFFFFFEE000000000000000000000000000000060D8000001AFFFFFFF67FFFFFFFFFFFFFFFFFFFE5FFFFFFFF40000000000000000000000000000003108000000FFFFFFFDA7FFFFFFFFFFFFFFFFFFFF7FFFFFF9B80000000000000000000000000000002088000003FFFFFFFAEFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFFBFFFFFFFF80000000000000000000000000000005098000003EFFFFFF93FFFFFFFFFFFFFFFFFFFFFCFFFFFF7EC0000000000000000000000000000041F9A00003B7FFFFFF53FFFFFFFFFFFFFFFFFFFFFE7FFFFFFFC0000000000000000000000000000001F8A0000037FFFFFFA7FFFFFFFFFFFFFFFFFFFFFFB5FFFFFFD8000000000000000000000000000000818000033FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFEA00000000000000000000000000000080000000FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFF000000000000000000000000000000000000001FDFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF000";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a39 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init3 = "00000000000010803DFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF800000000000000000000000000089003DFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF80000000000000000000000000001CC01FFFFFEBFFFFFFFFFFFFFFEA75C9F0FFFFFFFFFFFDFFFFFF80000000000000000000000000001B401FFFFFEBFFFFFFFFFFFFFFDB3A5FE8FFFFFFFFFFFDFFFFFF800000000000000000000000000000001FFFFFEBFFFFFFFFFFFFFF9FDF7FFCFFFFFFFFFFFDFFFFFF800000000000000000000000000000001FFFFFA9FFFFFFFFFFFFFFB9FB5FFCFFFFFFFFFFFEFFFFFF800000000000000000000000000008001FFFFFADFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFDFEDFFFFFFFFFFFEFFFFFFC000000000000000000000000000C0001FFFFFBDFFFFFFFFFFFFFFBFDFDFFCFFFFFFFFFFFEFFFFFFC00000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFFFFFF7DFEFFFFFFFFFFFEFFFFFFC00000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFFC6FF5DFEFFFFFFFFFFFEFFFFFFC00000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFF86FF5DFEFFFFFFFFFFFEFFFFFF800000000000000000000000000000001FFFFFFBFFFFFFFFFFFFFFFDFF5DFEFFFFFFFFFFFDFFFFFF800000000000000000000000000000001FFFFFFBFFFFFFFFFFFFFF9EFF5DFEFFFFFFFFFFFDFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init1 = "800000000000000000000000000000001FFFFFFBFFFFFFFFFFFFFFBFFFFDFEFFFFFFFFFFFDFFFFFF800000000000000000000000000000003DFFFFFBFFFFFFFFFFFFFFBFFFFDFEFFFFFFFFFFFDFFFFFF800000000000000000000000000000003DFFFFFBFFFFFFFFFFFFFFBFFFFDFEFFFFFFFFFFFDFFFFFF8000000000000000000000000000000035FFFFF5FFFFFFFFFFFFFFFFFFFDFEFFFFFFFFFFFDFFFFFF8000000000000000000000000000000035FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF8000000000000000000000000000000035FFFFDDFFFFFFFFFFFFFFB9BFDFFEFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init0 = "17FFFFDDFFFFFFFFFFFFFF879BFDFFFFFFFFFFFFFBFFFFFFC00000000000000000000000000000001FFFFFFDFFFFFFFFFFFFFFC77DBDFFFFFFFFFFFFFDFFFFFFC00000000000000000000000000000001FFFFFFEFFFFFFFFFFFFFFF8FE9F1E3FFFFFFFFFFDFFFFFFC00000000000000000000000000000001BFFFFB5FFFFFFFFFFFFFFFDFE757FBFFFFFFFFFFBFFFFFF800000000000000000000000000000001BFFFFB5FFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFBFFFFFF800000000000000000000000000000000FFFFF56FFFFFFFFFFFFFFFFFFED7FBFFFFFFFFFF9FFFFFF800000000000000000000000000000000FFFFFF6FFFFFFFFFFFFFFFFFFCDEEBF";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a57 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mem_init3 = "000000000000000000000000000001400000FDFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFF8000000000000000000000000000000080000036DFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000000000000000000000000000016FFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFC00000000000000000000000000000000000047FFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFFFD7BFFFFF500000000000000000000000000008000000003FFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFB400000000000000000000000000000000000007FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFBF0000000000000000000000000000100000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mem_init2 = "0017FFFFFFA7FFFFFFFFFBDFFFEA7FFFFFFFFE6FFFFFBE0000000000000000000000000000000000004FFFFFFFE7FE00F80FF18FFF511F8083FFFFEFFFFFFF0000000000000000000000000000D20000001DFFFFFFCFFF00E00F8001FE005F8003FFFF97FFFFFF8000000000000000000000000000720000000FFFFFFFCFFF00E03FE817FD000FC003FFFFF7FFFFFF0000000000000000000000000000720000001BFFFFFF9FFF00603F0000FF0053A003FFFFDFFFFF6FC0000000000000000000000000004008000037FFFFEDFFFF80E00F04007C00038003FFFFDEFFFFFF8200000000000000000000000000D40800001FFFFFFFFFFF00600E0080FC000380";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mem_init1 = "03FFFFE6FFFFFFC00000000000000000000000000083B0C0002DFFFFBB7FFF80600E02007800038003FFFFEDFFFFFFE000000000000000000000000000947C40006DFFFFFBFFFF80E00C01807000018003FFFFF1FFFFFFC000000000000000000000000001304A40003FFFFFECFFFFC0200C0180700001FC03FFFFF3FFFFFFE0000000000000000000000000004A6AC00053FFFFEFFFFF80600E01C0780003FC03FFFFFBFFFFFF7000000000000000000000000001302540007BFFFFFFFFFFC0200E01C0380003FE03FFFFFBFFFFFFA00000000000000000000000000140618000EBFFFFF1FFFFC0300E01C0380003FE03FFFFFFFFFFFFB00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mem_init0 = "00000000012C634000FFFFFFFBFFFFC8201E01C0380001FC03FFFFFDB6FFFFD8000000000000000000000000060A214001FFFFFFEBFFFFE0300D01C0380001FC03FFFFFEF7FFFFF00000000000000000000000000314024000FFFFFFFBFFFFC0101E01C0380001FC03FFFFFE5DFFFFE80000000000000000000000001A11454001FFFFFFD7FFFFE0301D01C0380001FC03FFFFFE5DFFFFE8000000000000000000000000011BD04001FFFFFFE7FFFFE0300E95C0380001FC03FFFFFF3DFFFFFC0000000000000000000000000002004003FFFFFFB7FFFFF0000FFFC0380001FC03FFFFFFB7FFFFD80000000000000000000000000010204001FFFFFFEFFFFFE0";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout  & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout )))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h0407C4C73437F4F7;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a75 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mem_init3 = "80000000000000000000000000000000000000000000000000000000000000007FFFFF3FFFFFFFFF7800000000000000000000000000000000000000000000000000000000000001FEFFFF3FFFFFFFFF9E000000000000000000000000000000000000000000000000000000000000277FFFFF3FFFFFFFFFE780000000000000000000000000000000000000000000000000000000000098F3FFFF3FFFFFFFFF7FA000000000000000000000000000000000000000000000000000000000007B9CFFFF3FFFFFFFFFF9E50000000000000000000000000000000000000000000000000000000002FC9BFFFF3FFFFFFFDFFFF90000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mem_init2 = "000000000000000000000000000013FFFFFFFF3FFFFFFFFFFFFD800000000000000000000000000000002400202028040000000000005FFFFFFFFF3FFFFFFFFFFF6E00000000000000000000000000000000000000D106000000000000005FFFFFFFFF3FFFFFFFFFFFE7C0000000000000000000000000000000000053201780000000000000B7FFFFFFFF3FFFFFFFFFFFF9B00000000000000000000000000000002431825F5198000000000010FFFFFFFFFF3FFFFFFFFFFFFFF00000000000000000000000000000002481036A28C4000000000005DFFFFFFFFF3FFFFFFFFFFFFF6C000000000000000000000000000000000042E1250000000000000B7FFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mem_init1 = "FFFFFF3FFFFFFFFFFFE6FE000000000000000000000000000000000262411E0000000000001FFFFFFFFFFF3FFFFFFFFFFF7FEF80000000000000000000000000000000006EA6524000000000003DFFFFFFFFFF3FFFFFFFFFFFFFFF80000000000000000000000000000000001356D700000000000033FFFFFFFFFF3FFFFFFFFFFFFFFFC000000000000000000000000000000000426C22C0000000000076FFFFFFFFFF3FFFFFFFFFFFFFFF6100000000000000000000000000000000448000400000000004DEFFFFFFFFFF3FFFFFFFFFFFFFFFB800000000000000000000000000000000D2684060000000000199FFFFFFFFFF3FFFFFFFFFFFFFFFD600000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mem_init0 = "000000000000000000000001F86BE4C00000000003FBFFFFFFFFFF3FFFFFFFFFFFFFFFED000000000000000000000000000000015F1EBB000000000006FEFFFFFFFFFF3FFFFFFFFFFFFFFFDF8000000000000000000000000000000040000840000000000FFDFFFFFFFFFF3FFFFFFFFFFFFFFFBF4000000000000000000000000000000040001000000000003DFFFFFFFF7EFF8BFF0DFFFEFFFFFFFF80000000000000000000000000000000000020000000000077FFFFFFFFD9FFDDFFAFFCFFFFFFFFFF580000000000000000000000000000000000000000000000F7FFFFFFFF7FFF9FFFBC3FFFFFFFFFFFE800000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ( \VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout  ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout ),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h00A050F008A858F8;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N35
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal0~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 4095;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N33
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2])) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2])) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .lut_mask = 64'h000040408080C0C0;
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "01FFFF803FE000000000000000000000000000000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000000000000000000000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000000000000000000000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000000000000000000000000000003FFFFFFC01FF07FC3FF007FC0000FF801FFFF803FE000000000000000000000000000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE000000000000000000000000000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "000000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE000000000000000000000000000000000000003FFFFFFC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFFFFFFFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF80";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "3FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF007FC0000FF8000000003FE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE00000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000007FC01FFF803FFF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF000001FF00000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC01FF000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "03FF007FC0000FF801FF0FFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF007FC0000FF801FF0FFFC000000000000000000000000000000000000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE00000000000000000000000000000000000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000007FFFFFFFFC01FF00003FF007FC0000FF801FFFFFFFE000000000000000000000000000000000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000000000000000000000000000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000000000000000000000000000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000000000000000000000000000000000000007FC01FF00003FF007FC0000FF801FFF003FFE00000000000000000000000000000000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE0000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "0000007FC01FF00003FF007FFFFFFFF801FF00003FE00000000000000000000000000000000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE00000000000000000000000000000000000000000007FC01FF00003FF007FFFFFFFF801FF00003FE00000000000000000000000000000000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE00000000000000000000000000000000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE00000000000000000000000000000000000000000007FC01FF07FC3FF007FFFFFFFF801FFFF803FE00000000000000000000000000000000000000000007FC01FF07FC3FF007FFFFFFFF8";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "0000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "000000000000000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000010FC000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N24
cyclonev_lcell_comb \D0|color~44 (
// Equation(s):
// \D0|color~44_combout  = ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\D0|k3|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a13~portadataout )) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & \D0|k3|altsyncram_component|auto_generated|ram_block1a25~portadataout ) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a13~portadataout )) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~44 .extended_lut = "off";
defparam \D0|color~44 .lut_mask = 64'h353500F035350FFF;
defparam \D0|color~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000FF80000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE0000000000000000000001FFC000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE0000000000000000000001FFC000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007FFE0007FC0000FFFFFFF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007FC00007FC000000003FF007FC0000FF801FF00003FE0000000000000000000003FFE000000000007FC00007FC000000003FF007FC0000FF8";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "01FF00003FE0000000000000000000003FFE000000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE0000000000000000000003FFE000000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE0000000000000000000003FFE000000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE0000000000000000000003FFE000000000007FFE0007FC000000003FF007FC0000FF801FFF003FFE0000000000000000000003FFE0000000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000000000000000003FFE0000000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE0000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "3FFE0000000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000000000000000003FFE0000000000003FFFFFFFC01FFFFFFFFF007FC0000FF8001FFFFFFE00000000000000000000003FFE00000000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000000000000000003FFE00000000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000000000000000003FFE00000000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000000000000000003FFE00000000000003FFFFFFC01FFFFFFFFF007FC0000FF80000FFFFC000000000000000000000003FFE0000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "FFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF00000000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF000001FF0000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "0000FFFFC000000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC01FFFFFFFFF00003FFFF000001FFFFFFE00000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "0000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE0000000000000000000000000000000000007FC00007FC000000003FF0007FE00FF8001FFF003FFE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FE0007FC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC0000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "03FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE000000000000000000000000000000000000003FFFFFFC000000003FF007FC0000FF801FF00003FE00000000000000000000000000000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000000000000000000000000000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000000000000000000003F00000000000003FFFFFFFC0000FFFFFFF007FC0000FF801FF00003FE00000";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "FFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N3
cyclonev_lcell_comb \D0|color~45 (
// Equation(s):
// \D0|color~45_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~45 .extended_lut = "off";
defparam \D0|color~45 .lut_mask = 64'h202A707A252F757F;
defparam \D0|color~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "0000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807FFFFFFE01F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807FFFFFFE01F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807FFFFFFE01F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807FFFFFFE01F80FFFFFF8000000000000000FFFFFFFFE000F00003F807FFFC00000003FFFFFE03F807C00003E01F80FFFFFF8000000000000000FFFFFFFFE000F00003F807FFFC00000003FFFFFE03F807C00003E01F80FFFFFF8000000000000000FFFFFFFFE000F00003F807FFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "C00000003FFFFFE03F807C00003E01F80FFFFFF8000000000000000FFFFFFFFE000F00003F807FFFC00000003FFFFFE03F807C00003E01F80FFFFFF8000000000000000FFFFFFFFE000F00003F807FFFC00000003FFFFFE03F807C00003E01F80FFFFFF8000000000000000FFFFFFFFE000F00003F807FFFC00000003FFFFFE03F807C00003E01F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807C00003E01F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807C00003E01F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807C00003E01F8";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "0FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807FFFFFFE01F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807FFFFFFE01F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F807FFFFFFE01F80FFFFFF8000000000000000FFFFFFFFE000F00E0380003FFC00000003FFFFFE03F807FFFFFFE01F80FFFFFF8000000000000000FFFFFFFFE000F00E0380003FFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFE000F00E0380003FFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFE";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "000F00E0380003FFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFE000F00E0380003FFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFE000F00E0380003FFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE0";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "C00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFC000F00E03F807FFFC00000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFC000F00E03F807FFFC00000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFC000F00E03F807FFFC00000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFC000F00E03F807FFFC00000003FFFFFE0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "3FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFC000F00E03F807FFFC00000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFC000F00E03F807FFFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F800000000001F80FFFFFF8000000000000000FFFFFFFFFF80F00E03F807FFFC00000003FFFFFE03F800000000001F80FFFFFF800000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000007FE03C07FF0FFFFC3FF000FFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "80000000000000000000000000000000000000000000000000000007FE01C07F800FFE003F000FFF8000000000000000000000000000000000000000000000000000000FFE01C07F0007FC001F000FFFC000000000000000000000000000000000000000000000000000000FFE01C07E0003F8000F000FFFC000000000000000000000000000000000000000000000000000000FFE01C07C0001F00007000FFFC000000000000000000000000000000000000000000000000000000FFF01C07C0701F00007000FFFC000000000000000000000000000000000000000000000000000000FFF00C0780701E00007F80FFFC0000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000FFF00C0780F01E00007F80FFFC000000000000000000000000000000000000000000000000000000FFF00C0780F01E00007F80FFFC000000000000000000000000000000000000000000000000000000FFF80C0780F01E00007F80FFFC000000000000000000000000000000000000000000000000000000FFF80C0780F00E00007F80FFFC000000000000000000000000000000000000000000000000000000FFF8040780F00E00007F80FFFC000000000000000000000000000000000000000000000000000000FFF8040780F00E00007F80FFFC000000000000000000000000000000000000000000000000000000FFF800078";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "0F00E00007F80FFFC000000000000000000000000000000000000000000000000000000FFFC0007FFF00E00007F80FFFC000000000000000000000000000000000000000000000000000000FFFC0007FFF00E00007F80FFFC000000000000000000000000000000000000000000000000000000FFFC0007FFF00E00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFC0007FFF00E00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFC0007FFF00E00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFC000780F00E00007F80FFFC00000003FFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFC040780F00E00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFC040780F00E00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF80C0780F00E00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF80C0780F01E00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF80C0780F01E00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF80C0780F01E00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "0000000FFF01C0780701F00407F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF01C07C0001F00007F80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF01C07C0003F8000FF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF03C07E0007FC001FF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFE03C07F800FFE003FF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFE03C07FF0FFFFC3FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N24
cyclonev_lcell_comb \D0|color~47 (
// Equation(s):
// \D0|color~47_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k2|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k2|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~47 .extended_lut = "off";
defparam \D0|color~47 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \D0|color~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "003C0000FF000FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFE0003C0000F8000FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFC0003C0000F0000FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFC0003C0000F0000FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFC0003C0000F0000FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFC0E03C0000F0380FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFC0E03C0000F0380FFFC00000003FFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFF80E03C0000E0380FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFF80E03C0000E0380FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFF80E03C0000E0380FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFC0E03C0000F0380FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFC0E03C0000F0380FFFC000000000000000001FFC0000FFF00000000000000000000000000FFFFFFFC0E03C0000F0380FFFC000000000000000001FFC0000FFF0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "0000000FFFFFFFC0E03E0000F0380FFFC000000000000000001FFC0000FFF000000000000000000000000007FFFFFFC0003E0000F0000FFF8000000000000000001FFC0000FFF000000000000000000000000007FFFFFFC0003F0001F0000FFF8000000000000000001FFE0001FFF000000000000000000000000007FFFFFFE0003F8003F8000FFF8000000000000000000FFE0001FFE000000000000000000000000003FFFFFFF0003FC007FC000FFF0000000000000000000FFE0001FFE000000000000000000000000003FFFFFFFF003FF87FFFC00FFF0000000000000000000FFF0003FFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000FFF0003FFE000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FF8007FFE0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFC00FFFC0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFE01FFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFF07FFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFF0000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "000000000000000000000000007FFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000000000000000000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000003FFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "3FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE03FFFFFFFFFFFFFF80FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF800000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "0000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFE000000000000000000FFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03FF87FFFF80FFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "C00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03FC007FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03F8003FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03F0001FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03E0000FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03E0000FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03C0000FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFF8000000000000000FFFFFFFFFE03C0000FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03C0000FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03C0000FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03C0000FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03C0000FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFE03C0000FFF80FFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFC";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N42
cyclonev_lcell_comb \D0|color~46 (
// Equation(s):
// \D0|color~46_combout  = ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\D0|k2|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k2|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~46 .extended_lut = "off";
defparam \D0|color~46 .lut_mask = 64'h474700CC474733FF;
defparam \D0|color~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 4095;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N21
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a97~portadataout ) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a97~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]))) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .lut_mask = 64'h080008002A002A00;
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N48
cyclonev_lcell_comb \D0|color~48 (
// Equation(s):
// \D0|color~48_combout  = ( \D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( \D0|clr [1] & ( (!\D0|color[8]~5_combout ) # ((!\D0|color[8]~4_combout  & ((\D0|color~46_combout ))) # (\D0|color[8]~4_combout  & 
// (\D0|color~47_combout ))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( \D0|clr [1] & ( (!\D0|color[8]~4_combout  & (((!\D0|color[8]~5_combout ) # (\D0|color~46_combout )))) # (\D0|color[8]~4_combout  & 
// (\D0|color~47_combout  & (\D0|color[8]~5_combout ))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( !\D0|clr [1] & ( (!\D0|color[8]~4_combout  & (((\D0|color[8]~5_combout  & \D0|color~46_combout )))) # 
// (\D0|color[8]~4_combout  & (((!\D0|color[8]~5_combout )) # (\D0|color~47_combout ))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( !\D0|clr [1] & ( (\D0|color[8]~5_combout  & ((!\D0|color[8]~4_combout  & 
// ((\D0|color~46_combout ))) # (\D0|color[8]~4_combout  & (\D0|color~47_combout )))) ) ) )

	.dataa(!\D0|color~47_combout ),
	.datab(!\D0|color[8]~4_combout ),
	.datac(!\D0|color[8]~5_combout ),
	.datad(!\D0|color~46_combout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ),
	.dataf(!\D0|clr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~48 .extended_lut = "off";
defparam \D0|color~48 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \D0|color~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N0
cyclonev_lcell_comb \D0|color~49 (
// Equation(s):
// \D0|color~49_combout  = ( \D0|color~45_combout  & ( \D0|color~48_combout  & ( (!\D0|color[8]~7_combout  & (((!\D0|color[8]~8_combout ) # (\D0|color~44_combout )))) # (\D0|color[8]~7_combout  & (((\D0|color[8]~8_combout )) # 
// (\D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ))) ) ) ) # ( !\D0|color~45_combout  & ( \D0|color~48_combout  & ( (!\D0|color[8]~7_combout  & (((!\D0|color[8]~8_combout ) # (\D0|color~44_combout )))) # 
// (\D0|color[8]~7_combout  & (\D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ((!\D0|color[8]~8_combout )))) ) ) ) # ( \D0|color~45_combout  & ( !\D0|color~48_combout  & ( (!\D0|color[8]~7_combout  & (((\D0|color~44_combout 
//  & \D0|color[8]~8_combout )))) # (\D0|color[8]~7_combout  & (((\D0|color[8]~8_combout )) # (\D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ))) ) ) ) # ( !\D0|color~45_combout  & ( !\D0|color~48_combout  & ( 
// (!\D0|color[8]~7_combout  & (((\D0|color~44_combout  & \D0|color[8]~8_combout )))) # (\D0|color[8]~7_combout  & (\D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ((!\D0|color[8]~8_combout )))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ),
	.datab(!\D0|color~44_combout ),
	.datac(!\D0|color[8]~7_combout ),
	.datad(!\D0|color[8]~8_combout ),
	.datae(!\D0|color~45_combout ),
	.dataf(!\D0|color~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~49 .extended_lut = "off";
defparam \D0|color~49 .lut_mask = 64'h0530053FF530F53F;
defparam \D0|color~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N2
dffeas \D0|color[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|color~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|color[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|color [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|color[1] .is_wysiwyg = "true";
defparam \D0|color[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a46 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init3 = "C39FFF9C7F3C11FC33FFFFFFBFFFFFFC000000000000000000000001D65A48D7C3FFFFFFEFFFFFF5C31FFF9F7F3C11FC33FFFFFFBFFFFFFE000000000000000000000001FFFD00E753FFFFFFDFFFFFF1C39FFF9E7F3C59FC33FFFFFFFFFFFFFE000000000000000000000001FFFF00C757FFFFFFDFFFFFF9C31FFF9C7F3C59FC33FFFFFFDFFFFFFE0000000000000000FFFFFFFFFFFF0007C7FFFFFFDFFFFFF9C39FFF9C7F3C59FC33FFFFFFDFFFFFFE00FFFFFFFFFFFFFF0000000000000003C7FFFFFFBFFFFFF9C39FFF9C7F3C59FC33FFFFFFDFFFFFFE0000000000000000000000000000C011C7FFFFFFBFFFFFF0831C039C7F3C59FC33FFFFFFEFFFFFFE";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init2 = "0C00000000000000FFFFFFFE0001E003C7FFFFFFBFFFFFF0C3DC039C7F3C59FC33FFFFFFEFFFFFFF0EFFFFFFFFFFFFFFFFFFFFFE0001E003CFFFFFFFFFFFFFF043DC7BDC7F3C79FC33FFFFFFEFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFE0005E004CFFFFFFF7FFFFFF073DCFBCC7D3C19FC23FFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF039292510D01EFFFFFFF7FFFFFF43F1CF387797039FD83FFFFFFF7FFFFFF5203FFFFFFFFFFFFFFFF0318073EED40CFFFFFFF7FFFFFE2361CF38779F019FD83FFFFFFF7FFFFFF5203FFFFFFFFFFFFFFFF032D25A37074CFFFFFFF7FFFFFEA321CE3867BF019FD83FFFFFFF7FFFFFFD003FFFFFFFFFFFF000000CA5A102266";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init1 = "CFFFFFFFFFFFFFEA321EE3827AF839FD83FFFFFFF7FFFFFF940000000000000000000030010F8200DFFFFFFEFFFFFFC0241E63827AFE71FCC3FFFFFFF7FFFFFF9500000000000000FFFF008C78E092C9DFFFFFFEFFFFFFC4641E23C278FFF1FCE3FFFFFFFBFFFFFF95C07FFFFFFFFFFF0000F03A7BF2D0DDDFFFFFFEFFFFFFC4641E2382787FF1FCE3FFFFFFFBFFFFFF95F00000000000000000F034801490C9DFFFFFFEFFFFFFC4741E2386787FE1FCE3FFFFFFFBFFFFFF95F00000000000000000F0B28218D2D59FFFFFFFFFFFFF94769E6008780F53FC63FFFFFFFBFFFFFF83F00000000000000001F070C41AC0C59FFFFFFFFFFFFF9CF41F1C64FC1F83FC";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init0 = "E3FFFFFFFBFFFFFF83F0000000000000FFFFF01C63F890C79FFFFFFDFFFFFF94ED1F6781FC0347FC03FFFFFFFBFFFFFF83F07FFFFFFFFFFF0000C0061BF8A7C49FFFFFFDFFFFFF80E01F9993FE0087FC53FFFFFFFFFFFFFFC1E00000000000000000C0220A1C8EC41FFFFFFDFFFFFF10E01FC1C3FF0C0FFC03FFFFFFFDFFFFFFC1E0000000000000FFFFF00A0B1C98C73FFFFFFDFFFFFF00E01FE007FF803FFC03FFFFFFFDFFFFFFC1F07FFFFFFFFFFFFFFFF0369B319AC53FFFFFFDFFFFFFFFFFFFFC3FFFF1FFFFFFFFFFFFFDFFFFFFC1F07FFFFFFFFFFFFFFFF07CF1E7D2D03FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC1F07FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a37 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init3 = "FFFFFC00000012D03FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC3E7FFFFFFFFFFFFFFFFFFC30F0098D03FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFCFC7FFFFFFFFFFFFFFFFFFFFFFFF1EC03FFFFFFDFFFFFFFFFFFFFFF0FA77EFFFFFFFFFFFFDFFFFFFCFC7FFFFFFFFFFFF00000018FFFECFC03FFFFFFDFFFFFFFFFFFFFFE07861E1FFFFFFFFFFFDFFFFFFCF8780000000000000000000000064983FFFFFFFFFFFFFFFFFFFFFC03861E1FFFFFFFFFFFDFFFFFFCF87800000000000FFFFFF3CFFFFBA193FFFFFFFFFFFFFFFFFFFFF861861E1FFFFFFFFFFFDFFFFFFCFC7FFFFFFFFFFFF00000001FEFFABE13FFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init2 = "FFFFFF861861E1FFFFFFFFFFFDFFFFFFCFC780000000000000000000F0006F6C3FFFFFFFFFFFFFFFFFFFFF861861E5FFFFFFFFFFFDFFFFFFCFC780000000000000000001FFFFFFFF3FFFFFFFFFFFFFFFFFFFFF861861E1FFFFFFFFFFFDFFFFFFCFC780000000000000000001FFFFFFFF3FFFFFFFFFFFFFFFFFFFFF861861E1FFFFFFFFFFFDFFFFFFCFC7800000000000FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFE1861E1FFFFFFFFFFFDFFFFFFCFC7FFFFFFFFFFFF00000000FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF1861E1FFFFFFFFFFFDFFFFFFCF8780000000000000000000FFFF00003FFFFFFFFFFFFFFFFFFFFF841861E1FFFFFFFFFFFDFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init1 = "CF87800000000000FFFFFFFFFFFFFFFE3FFFFFFDFFFFFFFFFFFFFF811861E1FFFFFFFFFFFDFFFFFFCFC7FFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFDFFFFFFFFFFFFFF821861E1FFFFFFFFFFFDFFFFFFCFC7FFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFDFFFFFFFFFFFFFF8E1861E1FFFFFFFFFFFDFFFFFFC3C7FFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFDFFFFFFFFFFFFFF969869E1FFFFFFFFFFFDFFFFFFC1F07FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFDFFFFFFFFFFFFFF863861E1FFFFFFFFFFFDFFFFFFC1F07FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFDFFFFFFFFFFFFFFCE1861E1FFFFFFFFFFFDFFFFFFC1F07FFFFFFFFFFF0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init0 = "1FFFFFFDFFFFFFFFFFFFFFC13801E1FFFFFFFFFFFDFFFFFFC1E000000000000000000000000000009FFFFFFDFFFFFFFFFFFFFFE03801E1FFFFFFFFFFFFFFFFFFC1E0000000000000FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFF07C61E1FFFFFFFFFFFBFFFFFF83F07FFFFFFFFFFF00000000000000019FFFFFFFFFFFFFFFFFFFFFFFFFE5083FFFFFFFFFFBFFFFFF83F000000000000000000000000000019FFFFFFFFFFFFFFFFFFFFFFFFFE5023FFFFFFFFFFBFFFFFF83F00000000000000000000000000001DFFFFFFEFFFFFFFFFFFFFFFFFFE1003FFFFFFFFFFBFFFFFF94F00000000000000000000000000001DFFFFFFEFFFFFFFFFFFFFFFFFFE1003F";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a64 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init3 = "00000F11FFFFFFFFFFFFFC3FFFC3FFFFFFFFFFFFFAF80000000000000000000000000000B400A40000000063FFFFFFFFFFFFC3FFFFFE9FFFFFFFFFFFFC3E00000000000000000000FFFFFFFFAAFF55FFFFFF3E43FFFFFFFFFFFE3FFFFFFFC3FFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFF000000000A00510000000C07FFFFFFFFFFFDFFFFFFFFFCFFFFFFFFFFFE0F80000000000000000000000000004A0055000000080FFFFFFFFFFFC7FFFFFFFFFF3FFFFFFFFFFF0F8000000000000000000000000000000001000000900FFFFFFFFFFF3FFFFFFFFFFFC7FFFFFFFFFF868000000000000000000000000000000078000000301FFFFFFFFFFDFFFFFFFFFFFFF9";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFFFFFC980000000000000000000FFFFFFFFFF00800FFFFF203FFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFF000000000000BE0F0000407FFFFFFFFFE7FFFFFFFFFFFFFF3FFFFFFFFFE20000000000000000000000000000000060F00000487FFFFFFFFF9FFFFFFFFFFFFFFFDFFFFFFFFFF200000000000000000000FFFFFFFFFF008EF0FFFF48FFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000F0FFFF49FFFFFFFFFEFFFFFFFFFFFFFFFFF3FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00F310FFFF43FFFFFFFFF9FFFFFFFFFFFFFFFFFDFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init1 = "FFFFFFFFFF919A86FFFF93FFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFC23F8FFFFFFFFFFFFFFFFFFFFFFFFFF031882FFFF07FFFFFFFFE7FFFFFFFFFFFFFFFFFF3FFFFFFFFE4BF0FFFFFFFFFFFFFFFFFFFFFFFFFF820882FFFF67FFFFFFFFDFFFFFFFFFFFFFFFFFFF9FFFFFFFFF4BF0FFFFFFFFFFFFFFFF000000003F820C800000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF05F00000000000000000000000000FA20C8000009FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF7FFFFFFFF85F00000000000000000FFFFFFFFFF6208807FFE1FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF85F87FFFFFFFFFFFFFFF000000003F62088000003FFFFFFFFDFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init0 = "FFFFFFFFFFFFFFFFFFFDFFFFFFFFC0F80000000000000000000000003F8B088000003FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFCAF80000000000000000000000003F49B9E4002D7FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFE1F80000000000000000000000003F49F3E000027FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF2F80000000000000000FFFFFFFE3F4C2081FF52FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF2F87FFFFFFFFFFFFFFF000000000F7688910092FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF2F80000000000000000000000000FF060B680B9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF9F8";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a55 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mem_init3 = "0000000000000000FFFFFFFF1F984307FFA9FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF9F87FFFFFFFFFFFFFFFFFFFFFFF1FDF98BFFFB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFCF87FFFFFFFFFFFFFFFFFFFFFFF1F6173BDBFD3FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFEFCFFFFFFFFFFFFFFFFFFFFFFFFF099FE021FA7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE4DFFFFFFFFFFFFFFFFFFFFFFFFF07DFF001FC7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFF086FFFC1FC7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF0FFFFFFFFFFFFFFFFF00000000C03AFC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mem_init2 = "1FAFFFFFFFF7FFFFFFFFFFFFFFF3FFFFFFFFFF7FFFFFFF07800000000000000000000000C00DFFFE1FAFFFFFFFEFFF00E01FE00FFFC07F8003FFFF7FFFFFFF068000000000000000FFFFFFFFF0B2FFFF1F9FFFFFFFEFFF00E01FC003FF011F8003FFFFBFFFFFFF82FFFFFFFFFFFFFFFF00000001F072FFFF3F1FFFFFFFDFFF00E01F8911FE188F8003FFFF9FFFFFFF82800000000000000000000001F06D5FFFBE5FFFFFFFDFFF1EE71F0000FE1F678B83FFFFDFFFFFFF8280000000000000000000000172604953023FFFFFFFBFFF9E631F1424FD7FC38DC3FFFFEFFFFFFFC2800000000000000000000001C2C4415A003FFFFFFF7FFF9E679E3184FCFFC38D";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mem_init1 = "E3FFFFEFFFFFFFC28000000000000000FFFFFFFFC4B39CCE003FFFFFFF7FFF8F6F9E139678FFE387E3FFFFF7FFFFFFE0FFFFFFFFFFFFFFFF0000000160C66CC2007FFFFFFFFFFF8F6D1E339678FFA981E3FFFFF7FFFFFFE000000000000000000000000161D066C2E07FFFFFFEFFFF8E641E73D67AFFA9BDE3FFFFFBFFFFFFE10000000000000000FFFFFFFFE14222C0E07FFFFFFEFFFFC8741E63C67AFDA9FDE3FFFFFBFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFA17021C0E0FFFFFFFDFFFFC0341E43C478F0E1FCE3FFFFFDFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFA967E1C0E0FFFFFFFDFFFFC1321E63C47830F1FDE3FFFFFDFFFFFFF1FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFF232FE1C5D8FFFFFFFBFFFFC6239C73CC7B3C19FCB3FFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF4A2623D7D1FFFFFFFBFFFFE7A39C3BDC7F3C11FC33FFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF523462D7F1FFFFFFF7FFFFE7B19E239C7F3C11FC33FFFFFEFFFFFFFBFFFFFFFFFFFFFFFF00000000B61644D7F1FFFFFFF7FFFFE5B19C039C7F3C11FC33FFFFFF7FFFFFF9000000000000000000000000B5139AD7F1FFFFFFF7FFFFE1A19C039C7F3C11FC33FFFFFF7FFFFFFD0000000000000000FFFFFFFF6D90A0D7F3FFFFFFEFFFFFF1C39FFF9C7F3C11FC33FFFFFF7FFFFFFC7FFFFFFFFFFFFFFF000000015A4420D7E3FFFFFFEFFFFFF5";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h0A0A22775F5F2277;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a73 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mem_init3 = "C0738000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFBFFFFFFFFFF80CFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001F803FFFFFFBFFFFFFFFFFE1900000000000000000000000000000000000000000000000000000001CF0FFFFFFFBFFFFFFFFFFF870000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFBFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFBFFFEFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFC3FFFFFFFFBFFFEFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mem_init2 = "FFFF5A499BA94803FFFFFFFFF83F47FFFFFFFFBFFFFFFFFFFFFF08F0FFFFFFFFFFFFFFFFFFFFFFFFFFFF24FF3232340EFFFFFFFFF89F1FFFFFFFFFBFFFFFFFFFFFFF82C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFDB1EA7924401FFFFFFFFFF667FFFFFFFFFBFFFFFFFFFFFFFC9C6FFFFFFFFFFFFFFFFFFFFFFFF0000424D1881121F000000003F70FFFFFFFFFFBFFFFFFFFFFFFFF0FF000000000000000000000000000066EDC77EE3E0000000001F91FFFFFFFFFFBFFFFFFFFFFFFFF83B800000000000000000000000FFFF66EDC372A6DEFFFFFFFE1F43FFFFFFFFFFBFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFFFFFFF0000000843632401800000001F47FFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mem_init1 = "FFFFFFBFFFFFFFFFFFFFFE0F8000000000000000000000000000A5B24B633607800000001F9FFFFFFFFFFFBFFFFFFFFFFFFFFF8F800000000000000000000000000000205B62725D80000000113FFFFFFFFFFFBFFFFFFFFFFFFFFFC701000000000000000000000000000000637EB387800000000C7FFFFFFFFFFFBFFFFFFFFFFFFFFFE2F80000000000000000000000FFFFFF8E537820E6FFFFFFFE00FFFFFFFFFFFFBFFFFFFFFFFFFFFFF16EFFFFFFFFFFFFFFFFFFFFFF0000009C436260578000000091FFFFFFFFFFFFBFFFFFFFFFFFFFFFF8470000000000000000000000000000114370205780000000C3FFFFFFFFFFFFBFFFFFFFFFFFFFFFFC70000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mem_init0 = "0000000000000000FFFFFF83FF2EF6E6FFFFFFFFC7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFE18FFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFBDFB87FFFFFFFF8FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFF184062205DFFFFFFF89FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFC9FCFFFFFFFFFFFFFFFFFFFFFFFFFFFE4A7F391FFFFF3F003FFFFFFFFFFFFFBFFF9FFFFFFFFFFFFFC5F07FFFFFFFFFFFFFFFFFFFFFFFFFFF4BFF25FFFFFF3FC07FFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFE9F07FFFFFFFFFFFFFFFFFFFFFFFFFFF43FF24FFFFFF3F90FFFFFFFFFFFFFFC0003FFFFFFFFFFFFFF1F0FFFFFFFFFFFFFFFFFFFF000000001500A400";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF7FEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFDFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEFFFDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFF7FEFFFDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF7FFBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEF9FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF07FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFF";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "000FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N54
cyclonev_lcell_comb \D0|color~52 (
// Equation(s):
// \D0|color~52_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0])))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~52 .extended_lut = "off";
defparam \D0|color~52 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \D0|color~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N24
cyclonev_lcell_comb \D0|clr[2]~4 (
// Equation(s):
// \D0|clr[2]~4_combout  = ( !\D0|ynew[2]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|ynew[2]~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|clr[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|clr[2]~4 .extended_lut = "off";
defparam \D0|clr[2]~4 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \D0|clr[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N25
dffeas \D0|clr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|clr[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|clr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|clr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|clr[2] .is_wysiwyg = "true";
defparam \D0|clr[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE0000000000000000000000FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFF";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N3
cyclonev_lcell_comb \D0|color~53 (
// Equation(s):
// \D0|color~53_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # ((\D0|k2|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k2|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k2|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~53 .extended_lut = "off";
defparam \D0|color~53 .lut_mask = 64'h042615378CAE9DBF;
defparam \D0|color~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N30
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a110  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) # ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a110  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2] & (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a98~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]))) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\D0|k2|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a110 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .lut_mask = 64'h0800080008880888;
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N6
cyclonev_lcell_comb \D0|color~54 (
// Equation(s):
// \D0|color~54_combout  = ( \D0|color~53_combout  & ( \D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  & ( ((!\D0|color[8]~5_combout  & ((\D0|clr [2]))) # (\D0|color[8]~5_combout  & (\D0|color~52_combout ))) # 
// (\D0|color[8]~4_combout ) ) ) ) # ( !\D0|color~53_combout  & ( \D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~5_combout  & (((\D0|color[8]~4_combout ) # (\D0|clr [2])))) # (\D0|color[8]~5_combout  & 
// (\D0|color~52_combout  & ((!\D0|color[8]~4_combout )))) ) ) ) # ( \D0|color~53_combout  & ( !\D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~5_combout  & (((\D0|clr [2] & !\D0|color[8]~4_combout )))) # 
// (\D0|color[8]~5_combout  & (((\D0|color[8]~4_combout )) # (\D0|color~52_combout ))) ) ) ) # ( !\D0|color~53_combout  & ( !\D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  & ( (!\D0|color[8]~4_combout  & 
// ((!\D0|color[8]~5_combout  & ((\D0|clr [2]))) # (\D0|color[8]~5_combout  & (\D0|color~52_combout )))) ) ) )

	.dataa(!\D0|color[8]~5_combout ),
	.datab(!\D0|color~52_combout ),
	.datac(!\D0|clr [2]),
	.datad(!\D0|color[8]~4_combout ),
	.datae(!\D0|color~53_combout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~54 .extended_lut = "off";
defparam \D0|color~54 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \D0|color~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000003FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003FFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF80000000003FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "3FFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFE0000FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N42
cyclonev_lcell_comb \D0|color~51 (
// Equation(s):
// \D0|color~51_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (((\D0|k3|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) ) ) ) # ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\D0|k3|altsyncram_component|auto_generated|ram_block1a74~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\D0|k3|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~51 .extended_lut = "off";
defparam \D0|color~51 .lut_mask = 64'h048C159D26AE37BF;
defparam \D0|color~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N36
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a110  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a110  & ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a110  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) ) ) )

	.dataa(gnd),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a110 ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .lut_mask = 64'h00000C00C000CC00;
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFC0000000000003FFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFF80000000000001FFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000010FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N39
cyclonev_lcell_comb \D0|color~50 (
// Equation(s):
// \D0|color~50_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ((\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~50 .extended_lut = "off";
defparam \D0|color~50 .lut_mask = 64'h300530F53F053FF5;
defparam \D0|color~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N18
cyclonev_lcell_comb \D0|color~55 (
// Equation(s):
// \D0|color~55_combout  = ( \D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  & ( \D0|color~50_combout  & ( (!\D0|color[8]~7_combout  & (((\D0|color[8]~8_combout )) # (\D0|color~54_combout ))) # (\D0|color[8]~7_combout  & 
// (((!\D0|color[8]~8_combout ) # (\D0|color~51_combout )))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  & ( \D0|color~50_combout  & ( (!\D0|color[8]~7_combout  & (((\D0|color[8]~8_combout )) # 
// (\D0|color~54_combout ))) # (\D0|color[8]~7_combout  & (((\D0|color~51_combout  & \D0|color[8]~8_combout )))) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  & ( !\D0|color~50_combout  & ( (!\D0|color[8]~7_combout 
//  & (\D0|color~54_combout  & ((!\D0|color[8]~8_combout )))) # (\D0|color[8]~7_combout  & (((!\D0|color[8]~8_combout ) # (\D0|color~51_combout )))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  & ( 
// !\D0|color~50_combout  & ( (!\D0|color[8]~7_combout  & (\D0|color~54_combout  & ((!\D0|color[8]~8_combout )))) # (\D0|color[8]~7_combout  & (((\D0|color~51_combout  & \D0|color[8]~8_combout )))) ) ) )

	.dataa(!\D0|color[8]~7_combout ),
	.datab(!\D0|color~54_combout ),
	.datac(!\D0|color~51_combout ),
	.datad(!\D0|color[8]~8_combout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ),
	.dataf(!\D0|color~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~55 .extended_lut = "off";
defparam \D0|color~55 .lut_mask = 64'h2205770522AF77AF;
defparam \D0|color~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N20
dffeas \D0|color[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|color~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|color[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|color [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|color[2] .is_wysiwyg = "true";
defparam \D0|color[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a82 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2],\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAEAAAAAFAFFFFFFFFFFFFBFFFFFFFFFFFEAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAFFFFAAAABFFEAAAAAAAAABFFBFEFFBFEAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFAAABFAAFAAEFFFFFFFFAAAFAAFAFFFEABBBBBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAABBBFEAAFAAAAAAFEFFFFFFFFFFEAAAAFFAAAAAABFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFAAAABFFFEFFFFFFFFFFFFEAAAAAAAAAFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAABFFFFFEFFFFFFFFEFFFFFFAAAABBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mem_init0 = "AEAAAFFFFFFFEFFFFFFFFEFFFFFFFEAAAABFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFAAAFFFFFFFFFEFFFFFFFFEFFFFFFFFFAAAAFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFEEAFEAAFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFAAAAEFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFABFBEAABFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "0000000000000000FFFFFFFFFFFFFFFFFFFF87FFFFFFFFDFFFFFFFFFFFFFFFFFFF9FFFFFFFBF4BFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFE7FFFFFFFFFFFFFFFFFF3FFFFFFFBE4BFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFBC99FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41FFFFFFFFF9FFFFFFFFFFFFFFFFFDFFFFFFFFBA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF49FFFFFFFFFCFFFFFFFFFFFFFFFFF3FFFFFFFFB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48FFFFFFFFFF3FFFFFFFFFFFFFFFE7FEFFFFFFB0FFFFFFFFFFFFFFFFFFFF0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "0000C07FFFFFFFFFDFFFFFFFFFFFFFFFDFFEFFFFFFB38000000000000000000000000000000000000000407FFFFFFFFFE7FFFFFFFFFFFFFF3FFEFFFFFFE380000000000000000000FFFFFFFFFFFFFFFFFFFF303FFFFFFFFFFBFFFFFFFFFFFFFEFFFEFFFFFFC5FFFFFFFFFFFFFFFFFFFF00000000000000000000301FFFFFFFFFFDFFFFFFFFFFFFF9FFFF7FFFFF078000000000000000000000000000000000000000900FFFFFFFFFFF1FFFFFFFFFFFCFFFFF7FFFFF0F8000000000000000000000000000000000000000080FFFFFFFFFFFC7FFFFFFFFFF3FFFFFDFFFFF0780000000000000000000000000000000000000000C07FFFFFFFFFFFDFFFFFFFFFCFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "FFFFB7FFFE0780000000000000000000FFFFFFFFFFFFFFFFFFFF3E83FFFFFFFFFFFE3FFFFFFFC3FFFFFFDFFFFC02FFFFFFFFFFFFFFFFFFFF000000000000000000000091FFFFFFFFFFFFC3FFFFFE3FFFFFFFEFFFFC0000000000000000000000000000000000000000000F30FFFFFFFFFFFFFC0FFF80FFFFFFFFF7FFF80000000000000000000000FFFFFFFFFFFFFFFFFFFF3F00FFFFFFFFFFFFFFF000FFFFFFFFFFFBFFE1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FE47FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF80407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00C0007FFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFF89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE19FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC73000000000000000000000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8460000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00CFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000004C7FFFFF";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = "007FFFFFFEFFFFFFFE0E07C2FE1E4E67FFFFFFFBFFFFFFE100000000000000000000000000000000007FFFFFFFFFFFFFFE0EC7C2F03E4E67FFFFFFF7FFFFFFE50000000000000000FFFFFFFFFFFFFFFF003FFFFFFF7FFFFFFE2EE7E1E03E4E27FFFFFFF7FFFFFFE3FFFFFFFFFFFFFFFF0000000000000001003FFFFFFF3FFFFFFE3FE7F1407E0667FFFFFFEFFFFFFFC280000000000000000000000000000000003FFFFFFFBFFFFFFE36E7FA00FEB067FFFFFFEFFFFFFFC2800000000000000000000000000000003E1FFFFFFFDFFFFFFE1DA7FC01FF0F27FFFFFFDFFFFFFFC2800000000000000000000000000000003F1FFFFFFFDFFFFFFF10A7FF07FF11E7";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFBFFFFFFF828000000000000000FFFFFFFFFFFFFFFE1F8FFFFFFFEFFFFFFF0007FFFFFF0C07FFFFFFBFFFFFFF87FFFFFFFFFFFFFFFF00000000000000001F8FFFFFFFEFFFFFFFC007FFFFFFC007FFFFFF7FFFFFFF07800000000000000000000000000000001F8FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF178000000000000000FFFFFFFFFFFFFFFE1FC7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FC7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FC7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFD40FFFFFE0FFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFF3F43FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF87F3FFFFCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFCFFFFEF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFAF87FFFFFFFFFFFFFFF00000000000000000099FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFAF800000000000000000000000000000000004CFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFDFFFFDFFF1F80000000000000000FFFFFFFFFFFFFFFFFF4CFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFBFFFFDFFF1F87FFFFFFFFFFFFFFF000000000000000000447FFFFFFFEFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF3FFFB6FFE1F80000000000000000000000000000000000497FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF7FFFFEFFE1F80000000000000000000000000000000000003FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFE7FFFFF7FCBF80000000000000000000000000000000000003FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC1F80000000000000000FFFFFFFFFFFFFFFFFFFE1FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFAFFFFFFBF85F87FFFFFFFFFFFFFFF000000000000000000000FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF6FFFFFFBF95F00000000000000000000000000000000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFBF05F0";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFE6D80000000000000000000000000000000000000000000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFC98100000000000000000000000000000000000000000000001F8FFFFFFFFFFFFFFFFFFFFFFFFFFF0F8000000000000000000000000000000000000000000000001F87FFFFFFFFFFFFFFFFFFFFFFFFFE1F800000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE3FC3FFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001F81FFFFFFFFFFFFFFFFFFFFFFFFF81F0000000000000000000000000000000000000000000000003F987FFFFFFFFFFFFFFFFFFFFFFFF10000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF183FFFFFFFFFFFFFFFFFFFFFFFC2F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8671FFFFFFFFFFFFFFFFFFFFFFF8DE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E47FFFFFFFFFFFFFFFFFFFFFE02E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFC0FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "000000000001DC8FFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000001F023FFFFFFFFFFFFFFFFFE310000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF7800FFFFFFFFFFFFFFFFF00EFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000013F803FFFFFFFFFFFFFFFC02780000000000000000000000000000000000000000000000000000000C0F20FFFFFFFFFFFFFFF007E80000000000000000000000000000000000000000000000000000000FFFF01FFFFFFFFFFFFF803FF80000000000000000000000000000000000000000000000000000000FFFF713FFFFFFFFFFFC0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "7FFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC87FFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000003FFFC203FFFFFFFE0017FFF000000000000000000000000000000000000000000000000000000000015FEE000FFFFF800C7FE000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC71CC0000000003CFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000807F01FDF89FF3F8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFF0FFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFFFFBFFFFFF95F0000000000000FFFFFFFFFFFFFFFF9FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF95C07FFFFFFFFFFF00000000000000019FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF970000000000000000000000000000018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF9400000000000000FFFFFFFFFFFFFFFFAFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF403FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF7203FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF5603FFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFE07FE03FFFE07FFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFE47F861FFFEF7FFFFFFFFEFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFBFFFFFFFFFFE47F1707FFEF7FFFFFFFFEFFFFFFF0EFFFFFFFFFFFFFF000000000000000147FFFFFFBFFFFFFFFFFE47E2183FFE67FFFFFFFFEFFFFFFE0C000000000000000000000000000001C7FFFFFFBFFFFFFFFFFE47C1003FFE07FFFFFFFFDFFFFFFE0000000000000000FFFFFFFFFFFFFFFFC7FFFFFFDFFFFFFFFFFE47C5309FFE67FFFFFFFFDFFFFFFE00FFFFFFFFFFFFFF000000000000000143FFFFFFDFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = "FFFE47CB1F5FFE67FFFFFFFFDFFFFFFE0000000000000000000000000000000143FFFFFFDFFFFFFFFFFEC7970FEFFE67FFFFFFFFFFFFFFFE00000000000000000000000000000001CBFFFFFFEFFFFFFFFF81C79E1FCFC1F7FFFFFFFFBFFFFFFC00000000000000000000000000000001E3FFFFFFEFFFFFFFFF00C79F1FCF00F7FFFFFFFFBFFFFFFC0000000000000000FFFFFFFFFFFFFFFFE3FFFFFFEFFFFFFFFF3CC71E1FC707F7FFFFFFFF7FFFFFFCFFFFFFFFFFFFFFFF0000000000000001E1FFFFFFF7FFFFFFFEBDC73C1F46C1F7FFFFFFFF7FFFFFFC00000000000000000000000000000001F1FFFFFFF7FFFFFFFEB0C7301F0671F7FFFFFFFF7FFFFFF8";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = "8000000000000000FFFFFFFFFFFFFFFFF1FFFFFFF7FFFFFFFE6EC7307C0666E7FFFFFFFEFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFBFFFFFFFE6EC7307006CE67FFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFBFFFFFFFE0EC730F80E0E67FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFDFFFFFFFE0E0790FF4ECE77FFFFFFFDFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40FFFFFFFDFFFFFFFE0E0781FF0E0E77FFFFFFFDFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFEFFFFFFFE0E0781FF0E4E67FFFFFFFBFFFFFFF1FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h0522AF220577AF77;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]) # (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3])) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [2] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h110CDD0C1100DD00;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a74 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a83 )))

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a83 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a65 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a56 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a38 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a47 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout 
// ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (\VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ) 
// ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a29 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout 
//  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h11000A0ABBAA0A0A;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FC7F800619FE398003F0FC7F8FE3F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000787F800619FE318001E0787F87E1F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "C0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "C000000000000001E60C1FE799FE000307F8061F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001B60C1867998600078618063F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001B60C18601986000CC61806718000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000019E0C186019860018661806618000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000019E0C186019860018661806618000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000018E0C0CC738CC0018633006718000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000018E3F0783F0780018";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "61E0063F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001863F0301E030001860C0061F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "FFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000780C0000C1FE618001E0787F986018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FC0C0000C1FE718003F0FC7F986018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001CE0C0000C00639800739CE01986018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "000C0061D800701C0018C6018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C0000C0060F800300C00187E1F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C0001E07E07800180601F8FE3F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C0003307E038000E0381F9C6718000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C00061806078000701C01986618000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001860C000618060F8000380E01986618000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001CE0C000618061D800739CE019C6718000000F";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FE03FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFC3FFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFF3FFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N36
cyclonev_lcell_comb \D0|color~57 (
// Equation(s):
// \D0|color~57_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k3|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) ) ) ) # ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( (\D0|k3|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & \D0|k3|altsyncram_component|auto_generated|ram_block1a48~portadataout ) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~57 .extended_lut = "off";
defparam \D0|color~57 .lut_mask = 64'h00F00FFF53535353;
defparam \D0|color~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal0~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 4095;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 2;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "FFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000F";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000300C030001863F1866E18600030619FE018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000300C030001C63F1867F18600030619FE018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001C60C186739860003061806018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001E60C1FE619FE000307F806018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 (
// Equation(s):
// \D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout  = ( !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|address_reg_a [2] & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k3|altsyncram_component|auto_generated|ram_block1a108~portadataout )) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .lut_mask = 64'h00500000A0F00000;
defparam \D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFC0000007FFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFF3FFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFC3FFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000003FE03FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFFFFFFFFFFF80000000000001FFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000010FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \D0|k3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\D0|k3|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k3|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter6 [12],\D0|counter6 [11],\D0|counter6 [10],\D0|counter6 [9],\D0|counter6 [8],\D0|counter6 [7],\D0|counter6 [6],\D0|counter6 [5],\D0|counter6 [4],\D0|counter6 [3],\D0|counter6 [2],\D0|counter6 [1],\D0|counter6 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .init_file = "gamoverr.mif";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "datapath:D0|ram2:k3|altsyncram:altsyncram_component|altsyncram_rqo1:auto_generated|ALTSYNCRAM";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFF";
defparam \D0|k3|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N18
cyclonev_lcell_comb \D0|color~56 (
// Equation(s):
// \D0|color~56_combout  = ( \D0|k3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \D0|k3|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k3|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) ) ) ) # ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \D0|k3|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k3|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k3|altsyncram_component|auto_generated|ram_block1a36~portadataout  & 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \D0|k3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k3|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # 
// (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k3|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) ) ) ) # ( 
// !\D0|k3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\D0|k3|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k3|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # (\D0|k3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\D0|k3|altsyncram_component|auto_generated|ram_block1a36~portadataout  & (\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\D0|k3|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\D0|k3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\D0|k3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\D0|k3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\D0|k3|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~56 .extended_lut = "off";
defparam \D0|color~56 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \D0|color~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode994w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1021w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FFC3FFFF00FFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000001FFFC3FFFF07FFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000003FFFC3FFFF0FFFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000003FFFC3FFFF0FFFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000003FFFC3FFFF0FFFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000003F1FC3FFFF0FC7F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000003F1FC3FFFF0FC7F0003FFFFFFFDFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000007F1FC3FFFF1FC7F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000007F1FC3FFFF1FC7F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000007F1FC3FFFF1FC7F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000003F1FC3FFFF0FC7F0003FFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFF00000003F1FC3FFFF0FC7F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003F1FC3FFFF0FC7F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFF00000003F1FC1FFFF0FC7F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFC1FFFF0FFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFC0FFFE0FFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFC07FFC07FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFC03FF803FFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFC00780003FF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1031w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000001FC007800007F000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "3FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000001FC03FF80007F0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000001FC07FFC0007F0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000001FC0FFFE0007F0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000001FC1FFFF0007F0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000001FC1FFFF0007F0003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF0000000001FC3FFFF0007F0003FFFFFFFDFFFE0000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000FFFF7FFFFFFFFFFFFFFF0000000001FC3FFFF0007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000001FC3FFFF0007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000001FC3FFFF0007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000001FC3FFFF0007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000001FC3FFFF0007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000001FC3FFFF0007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF000000003";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N12
cyclonev_lcell_comb \D0|color~58 (
// Equation(s):
// \D0|color~58_combout  = ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) ) ) ) # ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a24~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ((\D0|k2|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~58 .extended_lut = "off";
defparam \D0|color~58 .lut_mask = 64'h505F3030505F3F3F;
defparam \D0|color~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 4095;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 2;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1081w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N21
cyclonev_lcell_comb \D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 (
// Equation(s):
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout  = ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( \D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\D0|k2|altsyncram_component|auto_generated|ram_block1a108~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & ( (\D0|k2|altsyncram_component|auto_generated|ram_block1a96~portadataout  & !\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datac(gnd),
	.datad(!\D0|k2|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .lut_mask = 64'h3300000055000000;
defparam \D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1051w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "3FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFE0000000000000000000000FFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF0FF1FC07F80003FFFFFFFDFFFEFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000003FFF0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1041w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "FFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FFFFC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FFFFC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FFFFC07F8000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "3FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FFFFC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FFFFC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FFFFC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000007F0FF1FC07F80003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FF1FC7FFFC003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FF1FC7FFFC003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FF1FC7FFFC003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFF0FF1FC7FFFC003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FF1FC7FFFC003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF000000001FFF0FF1FC7FFFC003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFDFFFEFFF";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "FFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FC3F800F00003C00FFF000";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FE3F807FF001FFC0FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FE3F80FFF803FFE0FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FE3F81FFFC07FFF0FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FE3F83FFFE0FFFF8FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FE3F83F8FE0FFFF8FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF3F87F8FE1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \D0|k2|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\D0|k2|altsyncram_component|auto_generated|decode3|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|k2|altsyncram_component|auto_generated|rden_decode|w_anode1061w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\D0|counter7 [12],\D0|counter7 [11],\D0|counter7 [10],\D0|counter7 [9],\D0|counter7 [8],\D0|counter7 [7],\D0|counter7 [6],\D0|counter7 [5],\D0|counter7 [4],\D0|counter7 [3],\D0|counter7 [2],\D0|counter7 [1],\D0|counter7 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\D0|k2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .init_file = "oo.mif";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "datapath:D0|ram1:k2|altsyncram:altsyncram_component|altsyncram_m6o1:auto_generated|ALTSYNCRAM";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFF000FF3F87F0FE1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF3F87F0FE1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007F3F87F0FE1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007F3F87F0FF1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FBF87F0FF1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FBF87F0FF1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFF87";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "F0FF1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFF8000FF1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFF8000FF1FFFF807F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFF8000FF1FFFF807F0003FFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFF0003FFF8000FF1FFFF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0003FFF8000FF1FFFF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0003FFF87F0FF1FFFF807F0003FFFFFFFDFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0003FBF87F0FF1FFFF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0003FBF87F0FF1FFFF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0007F3F87F0FF1FFFF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0007F3F87F0FE1FFFF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0007F3F87F0FE1FFFF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0007F3F87F0FE1FFFF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF";
defparam \D0|k2|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "FFFFFFF000FE3F87F8FE0FFBF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF000FE3F83FFFE0FFFF807F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF000FE3F83FFFC07FFF007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF000FC3F81FFF803FFE007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF001FC3F807FF001FFC007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF001FC3F800F00003C0007F0003FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N57
cyclonev_lcell_comb \D0|color~59 (
// Equation(s):
// \D0|color~59_combout  = ( \D0|k2|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( \D0|k2|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (((\D0|k2|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a60~portadataout  & (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// \D0|k2|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & \D0|k2|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\D0|k2|altsyncram_component|auto_generated|address_reg_a [1])) # (\D0|k2|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\D0|k2|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// !\D0|k2|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1] & ((!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\D0|k2|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\D0|k2|altsyncram_component|auto_generated|address_reg_a [0] & (\D0|k2|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) )

	.dataa(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\D0|k2|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\D0|k2|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\D0|k2|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.dataf(!\D0|k2|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~59 .extended_lut = "off";
defparam \D0|color~59 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \D0|color~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N48
cyclonev_lcell_comb \D0|color~60 (
// Equation(s):
// \D0|color~60_combout  = ( \D0|color[8]~4_combout  & ( \D0|color~59_combout  & ( (\D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ) # (\D0|color[8]~5_combout ) ) ) ) # ( !\D0|color[8]~4_combout  & ( \D0|color~59_combout  & ( 
// (!\D0|color[8]~5_combout  & ((\D0|clr [0]))) # (\D0|color[8]~5_combout  & (\D0|color~58_combout )) ) ) ) # ( \D0|color[8]~4_combout  & ( !\D0|color~59_combout  & ( (!\D0|color[8]~5_combout  & 
// \D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ) ) ) ) # ( !\D0|color[8]~4_combout  & ( !\D0|color~59_combout  & ( (!\D0|color[8]~5_combout  & ((\D0|clr [0]))) # (\D0|color[8]~5_combout  & (\D0|color~58_combout )) ) ) )

	.dataa(!\D0|color[8]~5_combout ),
	.datab(!\D0|color~58_combout ),
	.datac(!\D0|k2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ),
	.datad(!\D0|clr [0]),
	.datae(!\D0|color[8]~4_combout ),
	.dataf(!\D0|color~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~60 .extended_lut = "off";
defparam \D0|color~60 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \D0|color~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N0
cyclonev_lcell_comb \D0|color~61 (
// Equation(s):
// \D0|color~61_combout  = ( \D0|color[8]~7_combout  & ( \D0|color~60_combout  & ( (!\D0|color[8]~8_combout  & ((\D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ))) # (\D0|color[8]~8_combout  & (\D0|color~57_combout )) ) ) ) # 
// ( !\D0|color[8]~7_combout  & ( \D0|color~60_combout  & ( (!\D0|color[8]~8_combout ) # (\D0|color~56_combout ) ) ) ) # ( \D0|color[8]~7_combout  & ( !\D0|color~60_combout  & ( (!\D0|color[8]~8_combout  & 
// ((\D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ))) # (\D0|color[8]~8_combout  & (\D0|color~57_combout )) ) ) ) # ( !\D0|color[8]~7_combout  & ( !\D0|color~60_combout  & ( (\D0|color[8]~8_combout  & \D0|color~56_combout ) 
// ) ) )

	.dataa(!\D0|color[8]~8_combout ),
	.datab(!\D0|color~57_combout ),
	.datac(!\D0|k3|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ),
	.datad(!\D0|color~56_combout ),
	.datae(!\D0|color[8]~7_combout ),
	.dataf(!\D0|color~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|color~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|color~61 .extended_lut = "off";
defparam \D0|color~61 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \D0|color~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N2
dffeas \D0|color[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|color~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|color[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|color [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|color[0] .is_wysiwyg = "true";
defparam \D0|color[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode812w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode994w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFF927FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFB67EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07BFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000001C03DFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE07EFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC067FFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFF00000000000000000000000000E7DFFFFFFFFFFFFFFFFFFFFFFFFD0F8000000000000000000000000000000000000000000000000798EFFFFFFFFFFFFFFFFFFFFFFF721F8000000000000000000000000000000000000000000000000781ABFFFFFFFFFFFFFFFFFFFFFDFD1F80000000000000000000000000000000000000000000000000007DFFFFFFFFFFFFFFFFFFFFFBF00F00000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFA8000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFBF8000000000000000000000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFE2357FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FD5FFFFFFFFFFFFFFFFFDCEFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFF10000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFEC07F5FFFFFFFFFFFFFFFFFD87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F0DF7FFFFFFFFFFFFFEFF817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FEFFFFFFFFFFFFF7FC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00008EDFFFFFFFFFFFBF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "80007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000037BFFFFFFFFFBFF80000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003DFCFFFFFFFDFFE8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA011FFF1FFFE7FF3801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000038E33FFFFFFFFFC300FF8000000000000000000000000000000000000000000000000000000000FFFF7F80FE0207600C07FF8000000000000000000000000000000000000000000000000000000000FFFFFE000F000000000FFF8000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode849w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1031w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFEA0FFFFFFFFFFFFF00000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFEDEFBFFFFFFFFFF7FFFFFFEA3F800000000000FFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF6BFFFFFFFFFFFFFF00000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF0BFC00000000000000000000000000001FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DFC00000000000000000000000000003FFFFFFF7FFFFFFFFFFE07FFFFFFFE07FFFFFFFFFFFFFFFFA9FC000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = "0000000000000000B7FFFFFF3FFFFFFFFFFCF7FFFFFFFFFBFFFFFFFFE7FFFFFFF0000000000000000000000000000000B7FFFFFF3FFFFFFFFFFFBFFF9EFFFF0BFFFFFFFFFFFFFFFFF0000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFBFFE8EFFFF0BFFFFFFFFFFFFFFFEF100000000000000FFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFBFF5E77FFF9BFFFFFFFFDFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFDFFFFFFFFFFFBFEEFFDFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003BFFFFFFFFFFFFFFFFFFB7DACF5FFF9BFFFFFFFFDFFFFFFFFF00000000000000FFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = "FFFFB7B4E08FFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFD37E8F00FF79BFFFFFFFF9FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFE3761E03F9A0BFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFEFFFFFFFFFFF3360E037FF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001DFFFFFFF7FFFFFFFEC333E1E03EF80BFFFFFFFFBFFFFFFF0000000000000000FFFFFFFFFFFFFFFE1FFFFFFFEFFFFFFFFF4233C3E0BF3E0BFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF7FFFFFFFF4F33CFE0FF8E0BFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = "7FFFFFFFFFFFFFFF00000000000000000EFFFFFFFBFFFFFFFF9533CF83FF9B1BFFFFFFFF7FFFFFFD000000000000000000000000000000000FFFFFFFFBFFFFFFFF9E33CF8FFF379BFFFFFFFEFFFFFFF4000000000000000000000000000000002FFFFFFFFBFFFFFFFDFE33CF07F7F79BFFFFFFFCFFFFFFF6000000000000000000000000000000001FFFFFFFFDFFFFFFFFFCFF6F00B7378BFFFFFFFDFFFFFFFD00000000000000000000000000000000BF7FFFFFFFFFFFFFFFFDFFBE00FEF78BFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFDFFFFFFFEFFFFBE00FEB79BFFFFFFFBFFFFFFEE0000000000000000FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode839w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1021w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "FF7FFFFFFFFFFFFFFEFFFF9D01FFB79BFFFFFFF7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFE7FFFFFFEFF3FFD0F9EB79BFFFFFFF7FFFFFFFAFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFF7FFFFFFFDF1FEE1FFEB7DBFFFFFFEFFFFFFFDC0000000000000000FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFC61FEEBFBEFB9BFFFFFFEFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFC91FF1FF7F4F9BFFFFFFDFFFFFFFDD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFBFFFFFFFE25BFEFEFEF0DBFFFFFFDFFFFFFFBD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFEEF53FFDBFFEE1B";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFDFFFFFFFFD7FFFFFFFFFFFFFFF0000000000000001E07FFFFFFFCFFFFFFFFFF3FFFFFFF3FBFFFFFFBFFFFFFF780000000000000000FFFFFFFFFFFFFFFFE07FFFFFFFE7FFFFFFA3E3FFFFFFE7FBFFFFFFBFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE077FFFFFFF7FFFFFFF807FFFFFFFFC7FFFFFF7FFFFFFFE87FFFFFFFFFFFFFFF0000000000000001E03FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000000000000000000000001E03BFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFE000000000000000000000000000000001E033FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFD9B7FFFFFF00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "0000000000000000C0BFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFB809FFFFF010000000000000000000000000000000000E5FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFE003FFFF907800000000000000000000000000000000065FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC001BFFFD078000000000000000FFFFFFFFFFFFFFFFFF66FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF20015FFF507FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE0000BFFFE07FFFFFFFFFFFFFFFF000000000000000000B37FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFC40002FFEE078000000000000000FFFFFFFFFFFFFFFFFFBBBFFFFFFFE7FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFA00049FFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB63FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFE0100013FDE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFC8000007BF407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFE000000BFBE07FFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF30000007FFA078000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE70000003F2A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFEDFFFFFFFFFFFFFFFFFFFFDF0000003FFA0F";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode829w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFE0000005EB403000000000000000000000000000000000000F3FFFFFFFFEFFFFFFFFFFFFFFFFFFFFC0000005DB4030000000000000000000000000000000000007FFFFFFFFFFBFFFFFFFFFFFFFFFFFE7E0000007F6603000000000000000000000000000000000000BFF7FFFFFFFDFFFFFFFFFFFFFFFFFAFC0000005D8000000000000000000000000000000000000000B6FBFFFFFFFE7FFFFFFFFFFFFFFFFBFC0000007F0000000000000000000000000000000000000000B7FDFFFFFFFF7FFFFFFFFFFFFFFFEFFF0000007F00000000000000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "FFFF3FFFFFFFFFFF8FFFFFFFFFFFFFFF8FFF0000006C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFEE7FFFFFFFFFFFFFFF7FF0000003C7FFFFFFFFFFFFFFFFFFF00000000000000000000CFDFFFFFFFFFF1FFFFFFFFFFFFFC7FFF0000003A00000000000000000000FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF7FFFFFFFFFFFF3FFFE800000F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFBFFFFFFFFFFFE7FFFF800001B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFEFFFFFFFFFFF5FFFFF200004F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBFFFFFFFFFFF4FFFFFFFFF87F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "FFFFC80001F87FFFFFFFFFFFFFFFFFFF00000000000000000000C17FFFFFFFFFFFFD1FFFFFFFE7FFFFFFE80003FD00000000000000000000FFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFF7FA5FFFFFD5FFFFFFFD40003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CFFFFFFFFFFFFFFA37FF63FFFFFFFFE90007FFFFFFFFFFFFFFFFFFFFFF00000000000000000000C0FF7FFFFFFFFFFFFFCC011FFFFFFFFFF4001EFF8000000000000000000000000000000000000000C01BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FBF8000000000000000000000000000000000000000C01FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF3FFF80000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000076FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3BE070000000000000000000000000000000000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF760000000000000000000000000000000000000000000000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE60000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFF000000000000000000000001FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFF30000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFB3BFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h550F0033550FFF33;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a81 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1092w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000055551555550500000000000040000000000015555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005555500005555400155555555540040100401555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000440555405505510155555055505505000154444440000000000000000000000000000000000000000000000000000000055555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mem_init1 = "55555555555555555555555555555444015505555411515410004041555500555555400055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555550000000005555455551000000005551555555555000001555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000005554555554004000001555550555544000000000000000000000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555500000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mem_init0 = "51555555555540000000015555555155554000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555000000005550555555555400000001555555554555500000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554011501511555555555500000000155555555555555100015555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540540415545555555555550000000005555555555";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a72 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode908w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1081w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mem_init3 = "FF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFC1030FFFFFF7F30000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFC0070FFFFFFDE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30DFFFFFFFC0070FFFFFFF78FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000077FFFFFFFC0000FFFFFFFDF8000000000000000000000000000000000000000000000000000000007FFFFFFFF80001FFFFFFFF680000000000000000000000000000000000000000FE00000000000003DFFFFFFFFC0001FFFFFFFFEF800000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mem_init2 = "0000A5B66456B7FC0000000007C0AFFFFFFFFFC0000FFFFFFFFE770F0000000000000000000000000000DB00CDCDCBF1000000000760EFFFFFFFFFD0000FFFFFFFFFFD3B000000000000000000000000000024E1586DBBFE000000000099BFFFFFFFFFD0000FFFFFFFFFF639000000000000000000000000FFFFBDB2E77EEDE0FFFFFFFFC08F7FFFFFFFFFC0000FFFFFFFFFEF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFBDD3F9CDFFDFFFFFFFFFE06EFFFFFFFFFFC0000FFFFFFFFFFFC47FFFFFFFFFFFFFFFFFFFFFFF0000BDD27DB77F2100000001E0BFFFFFFFFFFFD0000FFFFFFFFFFFE4000000000000000000000000FFFFFFF7FF7EFFFE7FFFFFFFE0BFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mem_init1 = "FFFFFFD0000FFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFF5A4DF5BAEDF87FFFFFFFE06FFFFFFFFFFFD0000FFFFFFFFFFF707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE55BAFA27FFFFFFFEEDFFFFFFFFFFFD0000FFFFFFFFFFFF8FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCAD29F87FFFFFFFF3FFFFFFFFFFFFD0000FFFFFFFFFFFFD07FFFFFFFFFFFFFFFFFFFFFF00000071EDB3FDD900000001FFFFFFFFFFFFFFD0000FFFFFFFFFFFFE910000000000000000000000FFFFFF63FB5DBFE87FFFFFFF6AFFFFFFFFFFFFC0000FFFFFFFFFFFBFB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFAFBFE87FFFFFFF3DFFFFFFFFFFFFC0000FFFFFFFFFFFFE8FFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mem_init0 = "FFFFFFFFFFFFFFFF0000007C47F73BD9000000003FFFFFFFFFFFFFD0000FFFFFFFFFFFEFE7000000000000000000000000000064E85E77F80000000077FFFFFFFFFFFFD0000FFFFFFFFFFFDF720000000000000000000000000000E7FF9DF7A2000000077FFFFFFFFFFFFFD0000FFFFFFFFFFFFFB6030000000000000000000000000001F580E6E00000C0FFDFFFFFFFFFFFFFD200FFFFFFFFFFFFFFFA0F8000000000000000000000000000F400FA000000C03F3FFFFFFFFFFFFFA6005FFFFFFFFFFFFFE60F8000000000000000000000000000BC00DB000000C06F7FFFFFFFFFFFFFE8001FFFFFFFFFFFFFF60F00000000000000000000FFFFFFFFEAFF5BFF";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a63 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode889w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1071w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mem_init3 = "FFFFF0EEFFFFFFFFFFFFFA4FFFA1FFFFFFFFFFFFB507FFFFFFFFFFFFFFFFFFFFFFFFFFFF4BFF5BFFFFFFFF9DFFFFFFFFFF7FA5FFFFFDBFFFFFFFFFFFFBC1FFFFFFFFFFFFFFFFFFFF000000005500AA000000C1BFFFFFFFFFFFFD5FFFFFFFE7FFFFFFFFFFFDF000000000000000000000FFFFFFFFF5FFAEFFFFFFF3FBFFFFFFFFFFF4FFFFFFFFFA7FFFFFFFFFBFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFB5FFAAFFFFFFF7F7FFFFFFFFFFEFFFFFFFFFFF5FFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF6FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFFFF797FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFCFBFFFFFFFFFFF7FFFFFFFFFFFF3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mem_init2 = "FDFFFFFFFFB67FFFFFFFFFFFFFFFFFFF0000000000FF7FF00000DFBFFFFFFFF7F1FFFFFFFFFFFFFC7FFFFFFFFFFA00000000000000000000FFFFFFFFFFFF41F0FFFFBFBFFFFFFFFEEFFFFFFFFFFFFFFFB7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F0FFFFFB7FDFFFFFFFFCFFFFFFFFFFFFFFF9BFFFFFFFFEDFFFFFFFFFFFFFFFFFFFF0000000000FF710F0000B7FFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFF800000000000000000000000000000FFFF0F0000B6FBFFFFFFFC7FFFFFFFFFFFFFFFFBFFFFFFFFFF800000000000000000000000000000FFFFEF0000BDFFFFFFFFFDFFFFFFFFFFFFFFFFF8FFFFFFFFFB80000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mem_init1 = "00000000006B75F900006FFFFFFFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFFEDC0700000000000000000000000000FDEFFD0000FBFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB40F000000000000000000000000007FEFFD00009FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFE340F0000000000000000FFFFFFFFC07FFBFFFFFF57FFFFFFEDFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFA0FFFFFFFFFFFFFFFFFFFFFFFFFF05BF2FFFFFF6FFFFFFFFE7FFFFFFFFFFFFFFFFFFFE7FFFFFFFFBA0FFFFFFFFFFFFFFFFF00000000009EFFFF8001FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFA078000000000000000FFFFFFFFC09FFFFFFFFFDFFFFFFFEDFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFDFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFC077FEFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF507FFFFFFFFFFFFFFFFFFFFFFFFC0B756DBFFD23FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFC0B6E7DFFFFDFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFE507FFFFFFFFFFFFFFFF00000001C0B3DEFE00AD7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF5078000000000000000FFFFFFFFF08977EEFF6DFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFD07FFFFFFFFFFFFFFFFFFFFFFFFF00F9FC97F46FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFE07";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a36 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode859w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1041w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init3 = "000003FFFFFFFDAFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFC180000000000000000003CF0FF7FAFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF038000000000000000000000000E9BFDFFFFFFFFFFFFFFFFFFFFFEE7DE9F1FFFFFFFFFFFDFFFFFFF038000000000000FFFFFFE7000137BFFFFFFFFFFFFFFFFFFFFFFFDF3B5FEEFFFFFFFFFFFFFFFFFFF0787FFFFFFFFFFFFFFFFFFFFFFF9B67FFFFFFF9FFFFFFFFFFFFFF9FDFFFFFFFFFFFFFFFFFFFFFFFF0787FFFFFFFFFFF000000C3000045E6FFFFFFF9FFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFF038000000000000FFFFFFFE0100541EFFFFFFF9FFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0387FFFFFFFFFFFFFFFFFFF0FFF9093FFFFFFF9FFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFF0387FFFFFFFFFFFFFFFFFFE00000000FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0387FFFFFFFFFFFFFFFFFFE00000000FFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF0387FFFFFFFFFFF0000000000000000FFFFFFF9FFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFF038000000000000FFFFFFFF00000001FFFFFFF9FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF0787FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init1 = "F0787FFFFFFFFFFF0000000000000001DFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFF0380000000000000000000000007FFFDFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFF0380000000000000000000000007FFFDFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFC380000000000000000000000000001DDFFFFFFFFFFFFFFFFFFFFEF7FF7FFFFFFFFFFFFFDFFFFFFDE0F8000000000000000000000000000DDFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFDE0F8000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFB1FFDFFFFFFFFFFFFFFFFFFFFFBE0F800000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFBEDFFFFFFFFFFFFFFFFBFFFFFFBE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFF9FFFFFFBE1FFFFFFFFFFFFF00000000000000007FFFFFFDFFFFFFFFFFFFFFEEFF9FDEBFFFFFFFFFFFFFFFFFFC0F800000000000FFFFFFFFFFFFFFFE7FFFFFFCFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFEFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFBFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFEFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFEB0FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFEFFFFFFFFFFFFFFFFFFCFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a45 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode869w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1051w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init3 = "3C4FFEE3F0C3EFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE29A5B7E83BFFFFFFFFFFFFFA3CDFFFE0F0C3EFFFCFFFFFFFBFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE0002FF98AFFFFFFFFFFFFFFE3C5FFFE1B0C3A7FFCFFFFFFF9FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE0000FF38ABFFFFFFFFFFFFF63CDFFFE3B0C3A7FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFF83FFFFFFFBFFFFFFE3C5FFFE3B0C3A7FFCFFFFFFFDFFFFFFFFF00000000000000FFFFFFFFFFFFFFFC3FFFFFFFDFFFFFF63C5FFFE3B0C3A7FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FEE3FFFFFFFBFFFFFFF7CDFF9E3B0C3A7FFCFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init2 = "F3FFFFFFFFFFFFFF00000001FFFE1FFC3FFFFFFFFFFFFFFF3C1EFFE3B0C3A7FFCFFFFFFFFFFFFFFEF10000000000000000000001FFFE1FFC37FFFFFF3FFFFFFFBC3F87A3B0C387FFCFFFFFFFFFFFFFFFF00000000000000000000001FFFA1FFB37FFFFFFFFFFFFEF8C3F07B3B2C3E7FFDFFFFFFFE7FFFFFFF0000000000000000000FC6D6DAEF2FE1FFFFFFF7FFFFFEBE0FF0FF8F68FC7FE7BFFFFFFFFFFFFFFADFC0000000000000000FCE7F8C112BF3FFFFFFF7FFFFFFDE9FF0FF8F60FE7FE7BFFFFFFFFFFFFFFADFC0000000000000000FCD2DA5C8F8B3FFFFFFFFFFFFFF5EDDF1BF9F40FE7FE7BFFFFFFF7FFFFFF2FFC000000000000FFFFFF3525EFDD99";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init1 = "3FFFFFFE7FFFFFD5EDDD1FFDB507C7FE7BFFFFFFF7FFFFFF6BFFFFFFFFFFFFFFFFFFFFCFFEF07DFF2FFFFFFFFFFFFFFFFBDD9FFDF5018FFF3FFFFFFFFBFFFFFFEAFFFFFFFFFFFFFF0000FF7FB7FFED362FFFFFFFFFFFFFFBBBDCDFBD7F000FFF1FFFFFFFF7FFFFFFEA3F800000000000FFFF0FD7CD3DAFA23FFFFFFEFFFFFFFB7BDFDDFD7F800FFF1FFFFFFFFFFFFFFFEA0FFFFFFFFFFFFFFFFF0FEBFFF3EFB63FFFFFFEFFFFFFFB6BFFDDF97F801FFD1FFFFFFFFFFFFFFFEA0FFFFFFFFFFFFFFFFF0F2DFDFFADAA7FFFFFFCFFFFFFEBE95E9FF7FFF0AFFD9FFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFE0F9F5BEDBFBA7FFFFFFCFFFFFFE36BDEE39AF9E07FFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init0 = "1FFFFFFFFFFFFFFFFC0FFFFFFFFFFFFF00000FEDBD9FEEB87FFFFFFFFFFFFFEBF2FF987EFDFCBBFDFBFFFFFFFFFFFFFFFC0F800000000000FFFF3FFD73FBDBBB7FFFFFFFFFFFFFFFFFDF6669FEFF77FDABFFFFFFF9FFFFFFBE1FFFFFFFFFFFFFFFFF3FDEFFA3FDBBFFFFFFFFFFFFFFEFFFDF9E3FFEB3BFFCF3FFFFFFFBFFFFFFBE1FFFFFFFFFFFFF00000FF3EAF1EFB8DFFFFFFFFFFFFF13FE0FF7FFFF6FDFFCC3FFFFFFFFFFFFFFBE0F80000000000000000FC3595FF4BADDFFFFFFFFFFFFFFFFFFFBDFFFEE7FFFFFFFFFFFFDFFFFFFDE0F80000000000000000F9F7DFEB5AFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDE0F800000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a54 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode879w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode1061w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\D0|x_out [5],\D0|x_out [4],\D0|x_out [3],\D0|x_out [2],\D0|x_out [1],\D0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .init_file = "startpgggg.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lpm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFFFFFFFFFF00000000E067BCF80057FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFE07800000000000000000000000E0206740004DFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07800000000000000000000000E09E8C42402FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFD030000000000000000000000000F6601FDE05BFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFEB20000000000000000000000000F8200FFE037FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF00000000000000000000000000F790003E03FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEF00000000000000000FFFFFFFF3FC503FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init2 = "E047FFFFFFF7FFFFFFFFFC3FFFEDFFFFFFFFFF7FFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF3FF20001E05FFFFFFFE7FFFFFFCFF667FF8E9FFFFFFFFFBFFFFFFFF97FFFFFFFFFFFFFFF000000000F4D0000E06FFFFFFFCFFF7FFFDFE7FFFF7EEFFFF3FFFFBFFFFFFF7D0000000000000000FFFFFFFE0FBD0000C0FFFFFFFFFFFFFFFFDFD6EBFFE777BFFBFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFE0FC2A00041BFFFFFFFBFFFE178DFFFFFFCE09FF47BFFFFDFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFE8DDFB6ACFDDFFFFFFFBFFF61FCFEEBDBFA803FF23BFFFFDFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFE3D3BBEA5FFFFFFFFFFBFFFE1F87FCE7B7B003FB2";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init1 = "1FFFFFFFFFFFFFFD7FFFFFFFFFFFFFFF000000003BCDEB31FFFFFFFFFF7FFFF0F07EEDE9FF001FB81FFFFFEFFFFFFFDF0000000000000000FFFFFFFE9FEFD7FDFFBFFFFFFE7FFFF072FECFE97F00578E1BFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9ECFB5BD1FFFFFFFFDFFFFF1FBDF8FA97D0057C61BFFFFF7FFFFFFFEFFFFFFFFFFFFFFFF000000001FF5B73F1FFFFFFFFDFFFFB7ABDD9FB9750255FE1BFFFFFBFFFFFFEE0000000000000000000000005FCFBBBF1F7FFFFFFFFFFFFFEBDDBFBBF70F1DFF1BFFFFFFFFFFFFFF00000000000000000000000057BFBEFF1FFFFFFFFDFFFFFEEDDD9FBBB7CF0DFE1BFFFFFDFFFFFFFE0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init0 = "00000000DEF7BDBA27FFFFFFFBFFFFF9FC7F8FB3B4C3E7FF4FFFFFFDFFFFFFF4000000000000000000000000B7FFFFE82EFFFFFFFBFFFFD87C7FC7A3F0C3EFFFCFFFFFFEFFFFFFFC000000000000000000000000AFEFBFE80FFFFFFFFBFFFFF86E7DDFE3F0C3EFFFCFFFFFFF7FFFFFFC0000000000000000FFFFFFFF4FFEFEE80FFFFFFFF7FFFFFA4E7EFFE3F0C3EFFFCFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF4EF7EDE80FFFFFFFEFFFFFFE5E7F31E3F0C3EFFFCFFFFFFF7FFFFFFAFFFFFFFFFFFFFFFF00000000926F5FE80DFFFFFFF7FFFFEE3C5FFFE3F0C3EFFFCFFFFFFFBFFFFFFF8000000000000000FFFFFFFEA5BBDFE81BFFFFFFEFFFFFFA";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout  & 
// ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & (((\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout  & 
// ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h0C000C883F003F88;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
