// Seed: 2726471387
module module_0 (
    input  wor  id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  wand id_3,
    input  tri0 id_4,
    input  wire id_5,
    input  wor  id_6,
    output wor  id_7
);
  wire id_9;
  always_latch id_7 = 1 & 1;
endmodule
module module_1 (
    input uwire id_0,
    inout tri0 id_1,
    output wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    output wire id_6,
    input wire id_7,
    output wand id_8,
    input supply1 id_9,
    output wire id_10,
    input wor id_11,
    output supply0 id_12
);
  wire id_14;
  module_0(
      id_3, id_10, id_0, id_9, id_9, id_9, id_11, id_5
  );
endmodule
