Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/owner/Desktop/VHDL/LAB1/test_reg8_isim_beh.exe -prj C:/Users/owner/Desktop/VHDL/LAB1/test_reg8_beh.prj work.test_reg8 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/owner/Desktop/VHDL/LAB1/reg8.vhd" into library work
Parsing VHDL file "C:/Users/owner/Desktop/VHDL/LAB1/test_reg8.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity reg8 [reg8_default]
Compiling architecture behavior of entity test_reg8
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/owner/Desktop/VHDL/LAB1/test_reg8_isim_beh.exe
Fuse Memory Usage: 32896 KB
Fuse CPU Usage: 748 ms
