
Sensor_Final_F3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013144  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bf0  080132d8  080132d8  000232d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013ec8  08013ec8  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  08013ec8  08013ec8  00023ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013ed0  08013ed0  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013ed0  08013ed0  00023ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013ed4  08013ed4  00023ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08013ed8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e4  2**0
                  CONTENTS
 10 .bss          000057d0  200001e4  200001e4  000301e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200059b4  200059b4  000301e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bd7e  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e8d  00000000  00000000  0004bf92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001900  00000000  00000000  00050e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001668  00000000  00000000  00052720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a269  00000000  00000000  00053d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025605  00000000  00000000  0007dff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1bc2  00000000  00000000  000a35f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001851b8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007aec  00000000  00000000  00185208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080132bc 	.word	0x080132bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	080132bc 	.word	0x080132bc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ffe:	463b      	mov	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100a:	4b28      	ldr	r3, [pc, #160]	; (80010ac <MX_ADC1_Init+0xb4>)
 800100c:	4a28      	ldr	r2, [pc, #160]	; (80010b0 <MX_ADC1_Init+0xb8>)
 800100e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001010:	4b26      	ldr	r3, [pc, #152]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001012:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001016:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001018:	4b24      	ldr	r3, [pc, #144]	; (80010ac <MX_ADC1_Init+0xb4>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800101e:	4b23      	ldr	r3, [pc, #140]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001020:	2201      	movs	r2, #1
 8001022:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001024:	4b21      	ldr	r3, [pc, #132]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001026:	2201      	movs	r2, #1
 8001028:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b20      	ldr	r3, [pc, #128]	; (80010ac <MX_ADC1_Init+0xb4>)
 800102c:	2200      	movs	r2, #0
 800102e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001032:	4b1e      	ldr	r3, [pc, #120]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001034:	2200      	movs	r2, #0
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001038:	4b1c      	ldr	r3, [pc, #112]	; (80010ac <MX_ADC1_Init+0xb4>)
 800103a:	4a1e      	ldr	r2, [pc, #120]	; (80010b4 <MX_ADC1_Init+0xbc>)
 800103c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800103e:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001044:	4b19      	ldr	r3, [pc, #100]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001046:	2202      	movs	r2, #2
 8001048:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800104a:	4b18      	ldr	r3, [pc, #96]	; (80010ac <MX_ADC1_Init+0xb4>)
 800104c:	2200      	movs	r2, #0
 800104e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001052:	4b16      	ldr	r3, [pc, #88]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001054:	2201      	movs	r2, #1
 8001056:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001058:	4814      	ldr	r0, [pc, #80]	; (80010ac <MX_ADC1_Init+0xb4>)
 800105a:	f001 f9d3 	bl	8002404 <HAL_ADC_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001064:	f000 fb54 	bl	8001710 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001068:	2300      	movs	r3, #0
 800106a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800106c:	2301      	movs	r3, #1
 800106e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	480c      	ldr	r0, [pc, #48]	; (80010ac <MX_ADC1_Init+0xb4>)
 800107a:	f001 fb2b 	bl	80026d4 <HAL_ADC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001084:	f000 fb44 	bl	8001710 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001088:	2301      	movs	r3, #1
 800108a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800108c:	2302      	movs	r3, #2
 800108e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001090:	463b      	mov	r3, r7
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001096:	f001 fb1d 	bl	80026d4 <HAL_ADC_ConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010a0:	f000 fb36 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000200 	.word	0x20000200
 80010b0:	40012000 	.word	0x40012000
 80010b4:	0f000001 	.word	0x0f000001

080010b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	; 0x28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a2e      	ldr	r2, [pc, #184]	; (8001190 <HAL_ADC_MspInit+0xd8>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d156      	bne.n	8001188 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	4b2d      	ldr	r3, [pc, #180]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e2:	4a2c      	ldr	r2, [pc, #176]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 80010e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010e8:	6453      	str	r3, [r2, #68]	; 0x44
 80010ea:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b26      	ldr	r3, [pc, #152]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	4a25      	ldr	r2, [pc, #148]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 8001100:	f043 0301 	orr.w	r3, r3, #1
 8001104:	6313      	str	r3, [r2, #48]	; 0x30
 8001106:	4b23      	ldr	r3, [pc, #140]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = MAG_ADC_Pin|PHS_ADC_Pin;
 8001112:	2303      	movs	r3, #3
 8001114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001116:	2303      	movs	r3, #3
 8001118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4619      	mov	r1, r3
 8001124:	481c      	ldr	r0, [pc, #112]	; (8001198 <HAL_ADC_MspInit+0xe0>)
 8001126:	f002 f9f7 	bl	8003518 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800112a:	4b1c      	ldr	r3, [pc, #112]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800112c:	4a1c      	ldr	r2, [pc, #112]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 800112e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001130:	4b1a      	ldr	r3, [pc, #104]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001132:	2200      	movs	r2, #0
 8001134:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001136:	4b19      	ldr	r3, [pc, #100]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800113c:	4b17      	ldr	r3, [pc, #92]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800113e:	2200      	movs	r2, #0
 8001140:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001142:	4b16      	ldr	r3, [pc, #88]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001144:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001148:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800114a:	4b14      	ldr	r3, [pc, #80]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800114c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001150:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001152:	4b12      	ldr	r3, [pc, #72]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001154:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001158:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800115c:	2200      	movs	r2, #0
 800115e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001162:	2200      	movs	r2, #0
 8001164:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001166:	4b0d      	ldr	r3, [pc, #52]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001168:	2200      	movs	r2, #0
 800116a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800116c:	480b      	ldr	r0, [pc, #44]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800116e:	f001 fe63 	bl	8002e38 <HAL_DMA_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001178:	f000 faca 	bl	8001710 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a07      	ldr	r2, [pc, #28]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001180:	639a      	str	r2, [r3, #56]	; 0x38
 8001182:	4a06      	ldr	r2, [pc, #24]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001188:	bf00      	nop
 800118a:	3728      	adds	r7, #40	; 0x28
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40012000 	.word	0x40012000
 8001194:	40023800 	.word	0x40023800
 8001198:	40020000 	.word	0x40020000
 800119c:	20000248 	.word	0x20000248
 80011a0:	40026410 	.word	0x40026410

080011a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <MX_DMA_Init+0x3c>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	4a0b      	ldr	r2, [pc, #44]	; (80011e0 <MX_DMA_Init+0x3c>)
 80011b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011b8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <MX_DMA_Init+0x3c>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2100      	movs	r1, #0
 80011ca:	2038      	movs	r0, #56	; 0x38
 80011cc:	f001 fdfd 	bl	8002dca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011d0:	2038      	movs	r0, #56	; 0x38
 80011d2:	f001 fe16 	bl	8002e02 <HAL_NVIC_EnableIRQ>

}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40023800 	.word	0x40023800

080011e4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08c      	sub	sp, #48	; 0x30
 80011e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ea:	f107 031c 	add.w	r3, r7, #28
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	61bb      	str	r3, [r7, #24]
 80011fe:	4bb0      	ldr	r3, [pc, #704]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	4aaf      	ldr	r2, [pc, #700]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001204:	f043 0310 	orr.w	r3, r3, #16
 8001208:	6313      	str	r3, [r2, #48]	; 0x30
 800120a:	4bad      	ldr	r3, [pc, #692]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	f003 0310 	and.w	r3, r3, #16
 8001212:	61bb      	str	r3, [r7, #24]
 8001214:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	617b      	str	r3, [r7, #20]
 800121a:	4ba9      	ldr	r3, [pc, #676]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	4aa8      	ldr	r2, [pc, #672]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001220:	f043 0304 	orr.w	r3, r3, #4
 8001224:	6313      	str	r3, [r2, #48]	; 0x30
 8001226:	4ba6      	ldr	r3, [pc, #664]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	f003 0304 	and.w	r3, r3, #4
 800122e:	617b      	str	r3, [r7, #20]
 8001230:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	4ba2      	ldr	r3, [pc, #648]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	4aa1      	ldr	r2, [pc, #644]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800123c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001240:	6313      	str	r3, [r2, #48]	; 0x30
 8001242:	4b9f      	ldr	r3, [pc, #636]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	4b9b      	ldr	r3, [pc, #620]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	4a9a      	ldr	r2, [pc, #616]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	6313      	str	r3, [r2, #48]	; 0x30
 800125e:	4b98      	ldr	r3, [pc, #608]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	4b94      	ldr	r3, [pc, #592]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	4a93      	ldr	r2, [pc, #588]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001274:	f043 0302 	orr.w	r3, r3, #2
 8001278:	6313      	str	r3, [r2, #48]	; 0x30
 800127a:	4b91      	ldr	r3, [pc, #580]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	60bb      	str	r3, [r7, #8]
 8001284:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	4b8d      	ldr	r3, [pc, #564]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	4a8c      	ldr	r2, [pc, #560]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001290:	f043 0308 	orr.w	r3, r3, #8
 8001294:	6313      	str	r3, [r2, #48]	; 0x30
 8001296:	4b8a      	ldr	r3, [pc, #552]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	f003 0308 	and.w	r3, r3, #8
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RADIO_RESET_Pin|RADIO_ANT_SW_Pin|POWER_EN1_Pin|POWER_EN2_Pin
 80012a2:	2200      	movs	r2, #0
 80012a4:	f646 6124 	movw	r1, #28196	; 0x6e24
 80012a8:	4886      	ldr	r0, [pc, #536]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 80012aa:	f002 fae9 	bl	8003880 <HAL_GPIO_WritePin>
                          |POWER_EN3_Pin|LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD9914_SPI_CS_GPIO_Port, AD9914_SPI_CS_Pin, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2108      	movs	r1, #8
 80012b2:	4885      	ldr	r0, [pc, #532]	; (80014c8 <MX_GPIO_Init+0x2e4>)
 80012b4:	f002 fae4 	bl	8003880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2120      	movs	r1, #32
 80012bc:	4883      	ldr	r0, [pc, #524]	; (80014cc <MX_GPIO_Init+0x2e8>)
 80012be:	f002 fadf 	bl	8003880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RADIO_SPI_MOSI_Pin|RADIO_SPI_SCLK_Pin|RF_SWB_Pin|AD9833_SPI_MOSI_Pin
 80012c2:	2200      	movs	r2, #0
 80012c4:	f64e 0105 	movw	r1, #59397	; 0xe805
 80012c8:	4881      	ldr	r0, [pc, #516]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 80012ca:	f002 fad9 	bl	8003880 <HAL_GPIO_WritePin>
                          |AD9833_SPI_CLK_Pin|AD9833_SPI_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RF_SWA_Pin|AD9914_RESET_Pin|AD9914_IOUPDATE_Pin, GPIO_PIN_RESET);
 80012ce:	2200      	movs	r2, #0
 80012d0:	f44f 41c4 	mov.w	r1, #25088	; 0x6200
 80012d4:	487f      	ldr	r0, [pc, #508]	; (80014d4 <MX_GPIO_Init+0x2f0>)
 80012d6:	f002 fad3 	bl	8003880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_RESET_Pin;
 80012da:	2304      	movs	r3, #4
 80012dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012de:	2301      	movs	r3, #1
 80012e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012e2:	2301      	movs	r3, #1
 80012e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e6:	2300      	movs	r3, #0
 80012e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RADIO_RESET_GPIO_Port, &GPIO_InitStruct);
 80012ea:	f107 031c 	add.w	r3, r7, #28
 80012ee:	4619      	mov	r1, r3
 80012f0:	4874      	ldr	r0, [pc, #464]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 80012f2:	f002 f911 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = RADIO_DEVICE_SEL_Pin|RADIO_BUSY_Pin;
 80012f6:	2318      	movs	r3, #24
 80012f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fa:	2300      	movs	r3, #0
 80012fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012fe:	2302      	movs	r3, #2
 8001300:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	4619      	mov	r1, r3
 8001308:	486e      	ldr	r0, [pc, #440]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 800130a:	f002 f905 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = RADIO_ANT_SW_Pin|LED_RED_Pin|LED_GREEN_Pin;
 800130e:	f246 0320 	movw	r3, #24608	; 0x6020
 8001312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001314:	2301      	movs	r3, #1
 8001316:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001318:	2302      	movs	r3, #2
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131c:	2300      	movs	r3, #0
 800131e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	4619      	mov	r1, r3
 8001326:	4867      	ldr	r0, [pc, #412]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 8001328:	f002 f8f6 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE6 PE8 PE12 PE15
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_15
 800132c:	f249 1343 	movw	r3, #37187	; 0x9143
 8001330:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001332:	2303      	movs	r3, #3
 8001334:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	4619      	mov	r1, r3
 8001340:	4860      	ldr	r0, [pc, #384]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 8001342:	f002 f8e9 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8001346:	f242 035f 	movw	r3, #8287	; 0x205f
 800134a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800134c:	2303      	movs	r3, #3
 800134e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	2300      	movs	r3, #0
 8001352:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	4619      	mov	r1, r3
 800135a:	485c      	ldr	r0, [pc, #368]	; (80014cc <MX_GPIO_Init+0x2e8>)
 800135c:	f002 f8dc 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA6 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8
 8001360:	f649 7354 	movw	r3, #40788	; 0x9f54
 8001364:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001366:	2303      	movs	r3, #3
 8001368:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136e:	f107 031c 	add.w	r3, r7, #28
 8001372:	4619      	mov	r1, r3
 8001374:	4854      	ldr	r0, [pc, #336]	; (80014c8 <MX_GPIO_Init+0x2e4>)
 8001376:	f002 f8cf 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD9914_SPI_CS_Pin;
 800137a:	2308      	movs	r3, #8
 800137c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137e:	2301      	movs	r3, #1
 8001380:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001382:	2302      	movs	r3, #2
 8001384:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AD9914_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800138a:	f107 031c 	add.w	r3, r7, #28
 800138e:	4619      	mov	r1, r3
 8001390:	484d      	ldr	r0, [pc, #308]	; (80014c8 <MX_GPIO_Init+0x2e4>)
 8001392:	f002 f8c1 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_NSS_Pin;
 8001396:	2320      	movs	r3, #32
 8001398:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800139e:	2302      	movs	r3, #2
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RADIO_NSS_GPIO_Port, &GPIO_InitStruct);
 80013a6:	f107 031c 	add.w	r3, r7, #28
 80013aa:	4619      	mov	r1, r3
 80013ac:	4847      	ldr	r0, [pc, #284]	; (80014cc <MX_GPIO_Init+0x2e8>)
 80013ae:	f002 f8b3 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_Pin|RADIO_SPI_SCLK_Pin|AD9833_SPI_MOSI_Pin|AD9833_SPI_CLK_Pin
 80013b2:	f24e 0305 	movw	r3, #57349	; 0xe005
 80013b6:	61fb      	str	r3, [r7, #28]
                          |AD9833_SPI_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b8:	2301      	movs	r3, #1
 80013ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013bc:	2301      	movs	r3, #1
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c0:	2302      	movs	r3, #2
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c4:	f107 031c 	add.w	r3, r7, #28
 80013c8:	4619      	mov	r1, r3
 80013ca:	4841      	ldr	r0, [pc, #260]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 80013cc:	f002 f8a4 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_Pin;
 80013d0:	2302      	movs	r3, #2
 80013d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d4:	2300      	movs	r3, #0
 80013d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d8:	2301      	movs	r3, #1
 80013da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	4619      	mov	r1, r3
 80013e2:	483b      	ldr	r0, [pc, #236]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 80013e4:	f002 f898 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_DIO_1_Pin;
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013f2:	2302      	movs	r3, #2
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(RADIO_DIO_1_GPIO_Port, &GPIO_InitStruct);
 80013f6:	f107 031c 	add.w	r3, r7, #28
 80013fa:	4619      	mov	r1, r3
 80013fc:	4831      	ldr	r0, [pc, #196]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 80013fe:	f002 f88b 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin;
 8001402:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001406:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001408:	2301      	movs	r3, #1
 800140a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800140c:	2302      	movs	r3, #2
 800140e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001410:	2302      	movs	r3, #2
 8001412:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001414:	f107 031c 	add.w	r3, r7, #28
 8001418:	4619      	mov	r1, r3
 800141a:	482a      	ldr	r0, [pc, #168]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 800141c:	f002 f87c 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_4|GPIO_PIN_5
 8001420:	f241 73f0 	movw	r3, #6128	; 0x17f0
 8001424:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001426:	2303      	movs	r3, #3
 8001428:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142e:	f107 031c 	add.w	r3, r7, #28
 8001432:	4619      	mov	r1, r3
 8001434:	4826      	ldr	r0, [pc, #152]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 8001436:	f002 f86f 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RF_SWB_Pin;
 800143a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800143e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001440:	2301      	movs	r3, #1
 8001442:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001444:	2302      	movs	r3, #2
 8001446:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001448:	2300      	movs	r3, #0
 800144a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RF_SWB_GPIO_Port, &GPIO_InitStruct);
 800144c:	f107 031c 	add.w	r3, r7, #28
 8001450:	4619      	mov	r1, r3
 8001452:	481f      	ldr	r0, [pc, #124]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 8001454:	f002 f860 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD10 PD11 PD12
                           PD15 PD0 PD1 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8001458:	f649 53fb 	movw	r3, #40443	; 0x9dfb
 800145c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800145e:	2303      	movs	r3, #3
 8001460:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001466:	f107 031c 	add.w	r3, r7, #28
 800146a:	4619      	mov	r1, r3
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <MX_GPIO_Init+0x2f0>)
 800146e:	f002 f853 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = RF_SWA_Pin|AD9914_RESET_Pin|AD9914_IOUPDATE_Pin;
 8001472:	f44f 43c4 	mov.w	r3, #25088	; 0x6200
 8001476:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001478:	2301      	movs	r3, #1
 800147a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800147c:	2302      	movs	r3, #2
 800147e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001480:	2300      	movs	r3, #0
 8001482:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001484:	f107 031c 	add.w	r3, r7, #28
 8001488:	4619      	mov	r1, r3
 800148a:	4812      	ldr	r0, [pc, #72]	; (80014d4 <MX_GPIO_Init+0x2f0>)
 800148c:	f002 f844 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Det_Pin;
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001494:	2300      	movs	r3, #0
 8001496:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001498:	2302      	movs	r3, #2
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(uSD_Det_GPIO_Port, &GPIO_InitStruct);
 800149c:	f107 031c 	add.w	r3, r7, #28
 80014a0:	4619      	mov	r1, r3
 80014a2:	480a      	ldr	r0, [pc, #40]	; (80014cc <MX_GPIO_Init+0x2e8>)
 80014a4:	f002 f838 	bl	8003518 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80014a8:	2200      	movs	r2, #0
 80014aa:	2100      	movs	r1, #0
 80014ac:	2017      	movs	r0, #23
 80014ae:	f001 fc8c 	bl	8002dca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014b2:	2017      	movs	r0, #23
 80014b4:	f001 fca5 	bl	8002e02 <HAL_NVIC_EnableIRQ>

}
 80014b8:	bf00      	nop
 80014ba:	3730      	adds	r7, #48	; 0x30
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40021000 	.word	0x40021000
 80014c8:	40020000 	.word	0x40020000
 80014cc:	40020800 	.word	0x40020800
 80014d0:	40020400 	.word	0x40020400
 80014d4:	40020c00 	.word	0x40020c00

080014d8 <LOWPOWER_GPIO_Init>:

/* USER CODE BEGIN 2 */
void LOWPOWER_GPIO_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]

	HAL_GPIO_WritePin(GPIOE, POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin, GPIO_PIN_RESET);
 80014ec:	2200      	movs	r2, #0
 80014ee:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 80014f2:	481f      	ldr	r0, [pc, #124]	; (8001570 <LOWPOWER_GPIO_Init+0x98>)
 80014f4:	f002 f9c4 	bl	8003880 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PEPin PEPin PEPin */
	GPIO_InitStruct.Pin = POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin;
 80014f8:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 80014fc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fe:	2301      	movs	r3, #1
 8001500:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001502:	2302      	movs	r3, #2
 8001504:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001506:	2302      	movs	r3, #2
 8001508:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	4619      	mov	r1, r3
 800150e:	4818      	ldr	r0, [pc, #96]	; (8001570 <LOWPOWER_GPIO_Init+0x98>)
 8001510:	f002 f802 	bl	8003518 <HAL_GPIO_Init>


	GPIO_InitStruct.Pin = uSD_D0_Pin|uSD_D1_Pin|uSD_D2_Pin|uSD_D3_Pin
 8001514:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001518:	607b      	str	r3, [r7, #4]
	                          |uSD_CLK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151a:	2302      	movs	r3, #2
 800151c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001522:	2303      	movs	r3, #3
 8001524:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001526:	230c      	movs	r3, #12
 8001528:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	4619      	mov	r1, r3
 800152e:	4811      	ldr	r0, [pc, #68]	; (8001574 <LOWPOWER_GPIO_Init+0x9c>)
 8001530:	f001 fff2 	bl	8003518 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_CMD_Pin;
 8001534:	2304      	movs	r3, #4
 8001536:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001538:	2302      	movs	r3, #2
 800153a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001540:	2303      	movs	r3, #3
 8001542:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001544:	230c      	movs	r3, #12
 8001546:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	4619      	mov	r1, r3
 800154c:	480a      	ldr	r0, [pc, #40]	; (8001578 <LOWPOWER_GPIO_Init+0xa0>)
 800154e:	f001 ffe3 	bl	8003518 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_Det_Pin;
 8001552:	2380      	movs	r3, #128	; 0x80
 8001554:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001556:	2300      	movs	r3, #0
 8001558:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800155a:	2302      	movs	r3, #2
 800155c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(uSD_Det_GPIO_Port, &GPIO_InitStruct);
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	4619      	mov	r1, r3
 8001562:	4804      	ldr	r0, [pc, #16]	; (8001574 <LOWPOWER_GPIO_Init+0x9c>)
 8001564:	f001 ffd8 	bl	8003518 <HAL_GPIO_Init>
}
 8001568:	bf00      	nop
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40021000 	.word	0x40021000
 8001574:	40020800 	.word	0x40020800
 8001578:	40020c00 	.word	0x40020c00

0800157c <LOWPOWER_GPIO_DeInit>:

void LOWPOWER_GPIO_DeInit(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin;
 8001590:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001594:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001596:	2300      	movs	r3, #0
 8001598:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	4619      	mov	r1, r3
 80015a2:	4814      	ldr	r0, [pc, #80]	; (80015f4 <LOWPOWER_GPIO_DeInit+0x78>)
 80015a4:	f001 ffb8 	bl	8003518 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_D0_Pin|uSD_D1_Pin|uSD_D2_Pin|uSD_D3_Pin
 80015a8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80015ac:	607b      	str	r3, [r7, #4]
		                          |uSD_CLK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	4619      	mov	r1, r3
 80015ba:	480f      	ldr	r0, [pc, #60]	; (80015f8 <LOWPOWER_GPIO_DeInit+0x7c>)
 80015bc:	f001 ffac 	bl	8003518 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_CMD_Pin;
 80015c0:	2304      	movs	r3, #4
 80015c2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	4619      	mov	r1, r3
 80015d0:	480a      	ldr	r0, [pc, #40]	; (80015fc <LOWPOWER_GPIO_DeInit+0x80>)
 80015d2:	f001 ffa1 	bl	8003518 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_Det_Pin;
 80015d6:	2380      	movs	r3, #128	; 0x80
 80015d8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(uSD_Det_GPIO_Port, &GPIO_InitStruct);
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	4619      	mov	r1, r3
 80015e6:	4804      	ldr	r0, [pc, #16]	; (80015f8 <LOWPOWER_GPIO_DeInit+0x7c>)
 80015e8:	f001 ff96 	bl	8003518 <HAL_GPIO_Init>
}
 80015ec:	bf00      	nop
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40020800 	.word	0x40020800
 80015fc:	40020c00 	.word	0x40020c00

08001600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001604:	f000 fe48 	bl	8002298 <HAL_Init>
  /* USER CODE BEGIN Init */
  // SystemClock_Config_User();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001608:	f000 f816 	bl	8001638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800160c:	f7ff fdea 	bl	80011e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001610:	f7ff fdc8 	bl	80011a4 <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8001614:	f000 f8e2 	bl	80017dc <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001618:	f005 fe7c 	bl	8007314 <MX_FATFS_Init>
  MX_SPI1_Init();
 800161c:	f000 f968 	bl	80018f0 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001620:	f7ff fcea 	bl	8000ff8 <MX_ADC1_Init>
  MX_RTC_Init();
 8001624:	f000 f87a 	bl	800171c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  RTC_Time_Setup();
 8001628:	f00c f83c 	bl	800d6a4 <RTC_Time_Setup>
  Alarms_Setup();
 800162c:	f00c f87a 	bl	800d724 <Alarms_Setup>
  Sensor_MX_Process();
 8001630:	f00a ffa6 	bl	800c580 <Sensor_MX_Process>
  */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001634:	e7fe      	b.n	8001634 <main+0x34>
	...

08001638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b094      	sub	sp, #80	; 0x50
 800163c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800163e:	f107 0320 	add.w	r3, r7, #32
 8001642:	2230      	movs	r2, #48	; 0x30
 8001644:	2100      	movs	r1, #0
 8001646:	4618      	mov	r0, r3
 8001648:	f00c fab6 	bl	800dbb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800165c:	2300      	movs	r3, #0
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	4b29      	ldr	r3, [pc, #164]	; (8001708 <SystemClock_Config+0xd0>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001664:	4a28      	ldr	r2, [pc, #160]	; (8001708 <SystemClock_Config+0xd0>)
 8001666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800166a:	6413      	str	r3, [r2, #64]	; 0x40
 800166c:	4b26      	ldr	r3, [pc, #152]	; (8001708 <SystemClock_Config+0xd0>)
 800166e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001674:	60bb      	str	r3, [r7, #8]
 8001676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001678:	2300      	movs	r3, #0
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	4b23      	ldr	r3, [pc, #140]	; (800170c <SystemClock_Config+0xd4>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a22      	ldr	r2, [pc, #136]	; (800170c <SystemClock_Config+0xd4>)
 8001682:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <SystemClock_Config+0xd4>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001694:	2305      	movs	r3, #5
 8001696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800169e:	2305      	movs	r3, #5
 80016a0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016a2:	2302      	movs	r3, #2
 80016a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016ac:	2308      	movs	r3, #8
 80016ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80016b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80016b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016b6:	2302      	movs	r3, #2
 80016b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016ba:	2307      	movs	r3, #7
 80016bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016be:	f107 0320 	add.w	r3, r7, #32
 80016c2:	4618      	mov	r0, r3
 80016c4:	f002 f952 	bl	800396c <HAL_RCC_OscConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016ce:	f000 f81f 	bl	8001710 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d2:	230f      	movs	r3, #15
 80016d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016d6:	2302      	movs	r3, #2
 80016d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	2105      	movs	r1, #5
 80016f0:	4618      	mov	r0, r3
 80016f2:	f002 fbb3 	bl	8003e5c <HAL_RCC_ClockConfig>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80016fc:	f000 f808 	bl	8001710 <Error_Handler>
  }
}
 8001700:	bf00      	nop
 8001702:	3750      	adds	r7, #80	; 0x50
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40023800 	.word	0x40023800
 800170c:	40007000 	.word	0x40007000

08001710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001714:	b672      	cpsid	i
}
 8001716:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001718:	e7fe      	b.n	8001718 <Error_Handler+0x8>
	...

0800171c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001720:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <MX_RTC_Init+0x44>)
 8001722:	4a10      	ldr	r2, [pc, #64]	; (8001764 <MX_RTC_Init+0x48>)
 8001724:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001726:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <MX_RTC_Init+0x44>)
 8001728:	2200      	movs	r2, #0
 800172a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800172c:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <MX_RTC_Init+0x44>)
 800172e:	227f      	movs	r2, #127	; 0x7f
 8001730:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001732:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <MX_RTC_Init+0x44>)
 8001734:	22ff      	movs	r2, #255	; 0xff
 8001736:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001738:	4b09      	ldr	r3, [pc, #36]	; (8001760 <MX_RTC_Init+0x44>)
 800173a:	2200      	movs	r2, #0
 800173c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <MX_RTC_Init+0x44>)
 8001740:	2200      	movs	r2, #0
 8001742:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <MX_RTC_Init+0x44>)
 8001746:	2200      	movs	r2, #0
 8001748:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800174a:	4805      	ldr	r0, [pc, #20]	; (8001760 <MX_RTC_Init+0x44>)
 800174c:	f002 fe54 	bl	80043f8 <HAL_RTC_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001756:	f7ff ffdb 	bl	8001710 <Error_Handler>

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200002a8 	.word	0x200002a8
 8001764:	40002800 	.word	0x40002800

08001768 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001770:	f107 0308 	add.w	r3, r7, #8
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a14      	ldr	r2, [pc, #80]	; (80017d4 <HAL_RTC_MspInit+0x6c>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d121      	bne.n	80017cc <HAL_RTC_MspInit+0x64>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001788:	2302      	movs	r3, #2
 800178a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800178c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001790:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001792:	f107 0308 	add.w	r3, r7, #8
 8001796:	4618      	mov	r0, r3
 8001798:	f002 fd4c 	bl	8004234 <HAL_RCCEx_PeriphCLKConfig>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80017a2:	f7ff ffb5 	bl	8001710 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80017a6:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <HAL_RTC_MspInit+0x70>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80017ac:	2200      	movs	r2, #0
 80017ae:	2100      	movs	r1, #0
 80017b0:	2003      	movs	r0, #3
 80017b2:	f001 fb0a 	bl	8002dca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80017b6:	2003      	movs	r0, #3
 80017b8:	f001 fb23 	bl	8002e02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80017bc:	2200      	movs	r2, #0
 80017be:	2100      	movs	r1, #0
 80017c0:	2029      	movs	r0, #41	; 0x29
 80017c2:	f001 fb02 	bl	8002dca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80017c6:	2029      	movs	r0, #41	; 0x29
 80017c8:	f001 fb1b 	bl	8002e02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80017cc:	bf00      	nop
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40002800 	.word	0x40002800
 80017d8:	42470e3c 	.word	0x42470e3c

080017dc <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80017e0:	4b0d      	ldr	r3, [pc, #52]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017e2:	4a0e      	ldr	r2, [pc, #56]	; (800181c <MX_SDIO_SD_Init+0x40>)
 80017e4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80017ec:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80017f2:	4b09      	ldr	r3, [pc, #36]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 80017f8:	4b07      	ldr	r3, [pc, #28]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017fe:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 8001802:	2200      	movs	r2, #0
 8001804:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8001806:	4b04      	ldr	r3, [pc, #16]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 8001808:	2204      	movs	r2, #4
 800180a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	200002c8 	.word	0x200002c8
 800181c:	40012c00 	.word	0x40012c00

08001820 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08a      	sub	sp, #40	; 0x28
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a28      	ldr	r2, [pc, #160]	; (80018e0 <HAL_SD_MspInit+0xc0>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d14a      	bne.n	80018d8 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	4b27      	ldr	r3, [pc, #156]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184a:	4a26      	ldr	r2, [pc, #152]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 800184c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001850:	6453      	str	r3, [r2, #68]	; 0x44
 8001852:	4b24      	ldr	r3, [pc, #144]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001856:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	4b20      	ldr	r3, [pc, #128]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a1f      	ldr	r2, [pc, #124]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001868:	f043 0304 	orr.w	r3, r3, #4
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b1d      	ldr	r3, [pc, #116]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0304 	and.w	r3, r3, #4
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	4b19      	ldr	r3, [pc, #100]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a18      	ldr	r2, [pc, #96]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001884:	f043 0308 	orr.w	r3, r3, #8
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b16      	ldr	r3, [pc, #88]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0308 	and.w	r3, r3, #8
 8001892:	60bb      	str	r3, [r7, #8]
 8001894:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = uSD_D0_Pin|uSD_D1_Pin|uSD_D2_Pin|uSD_D3_Pin
 8001896:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800189a:	617b      	str	r3, [r7, #20]
                          |uSD_CLK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	2303      	movs	r3, #3
 80018a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80018a8:	230c      	movs	r3, #12
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	4619      	mov	r1, r3
 80018b2:	480d      	ldr	r0, [pc, #52]	; (80018e8 <HAL_SD_MspInit+0xc8>)
 80018b4:	f001 fe30 	bl	8003518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 80018b8:	2304      	movs	r3, #4
 80018ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c4:	2303      	movs	r3, #3
 80018c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80018c8:	230c      	movs	r3, #12
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4619      	mov	r1, r3
 80018d2:	4806      	ldr	r0, [pc, #24]	; (80018ec <HAL_SD_MspInit+0xcc>)
 80018d4:	f001 fe20 	bl	8003518 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 80018d8:	bf00      	nop
 80018da:	3728      	adds	r7, #40	; 0x28
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40012c00 	.word	0x40012c00
 80018e4:	40023800 	.word	0x40023800
 80018e8:	40020800 	.word	0x40020800
 80018ec:	40020c00 	.word	0x40020c00

080018f0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018f4:	4b18      	ldr	r3, [pc, #96]	; (8001958 <MX_SPI1_Init+0x68>)
 80018f6:	4a19      	ldr	r2, [pc, #100]	; (800195c <MX_SPI1_Init+0x6c>)
 80018f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018fa:	4b17      	ldr	r3, [pc, #92]	; (8001958 <MX_SPI1_Init+0x68>)
 80018fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001900:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <MX_SPI1_Init+0x68>)
 8001904:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001908:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800190a:	4b13      	ldr	r3, [pc, #76]	; (8001958 <MX_SPI1_Init+0x68>)
 800190c:	2200      	movs	r2, #0
 800190e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001910:	4b11      	ldr	r3, [pc, #68]	; (8001958 <MX_SPI1_Init+0x68>)
 8001912:	2200      	movs	r2, #0
 8001914:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001916:	4b10      	ldr	r3, [pc, #64]	; (8001958 <MX_SPI1_Init+0x68>)
 8001918:	2200      	movs	r2, #0
 800191a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800191c:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <MX_SPI1_Init+0x68>)
 800191e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001922:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001924:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <MX_SPI1_Init+0x68>)
 8001926:	2228      	movs	r2, #40	; 0x28
 8001928:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800192a:	4b0b      	ldr	r3, [pc, #44]	; (8001958 <MX_SPI1_Init+0x68>)
 800192c:	2200      	movs	r2, #0
 800192e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001930:	4b09      	ldr	r3, [pc, #36]	; (8001958 <MX_SPI1_Init+0x68>)
 8001932:	2200      	movs	r2, #0
 8001934:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001936:	4b08      	ldr	r3, [pc, #32]	; (8001958 <MX_SPI1_Init+0x68>)
 8001938:	2200      	movs	r2, #0
 800193a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <MX_SPI1_Init+0x68>)
 800193e:	220a      	movs	r2, #10
 8001940:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001942:	4805      	ldr	r0, [pc, #20]	; (8001958 <MX_SPI1_Init+0x68>)
 8001944:	f004 fce3 	bl	800630e <HAL_SPI_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800194e:	f7ff fedf 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	2000034c 	.word	0x2000034c
 800195c:	40013000 	.word	0x40013000

08001960 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	; 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a19      	ldr	r2, [pc, #100]	; (80019e4 <HAL_SPI_MspInit+0x84>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d12b      	bne.n	80019da <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	4a17      	ldr	r2, [pc, #92]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 800198c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001990:	6453      	str	r3, [r2, #68]	; 0x44
 8001992:	4b15      	ldr	r3, [pc, #84]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001996:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a10      	ldr	r2, [pc, #64]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AD9914_SPI_CLK_Pin|AD9914_SPI_MOSI_Pin;
 80019ba:	23a0      	movs	r3, #160	; 0xa0
 80019bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c6:	2303      	movs	r3, #3
 80019c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019ca:	2305      	movs	r3, #5
 80019cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	4805      	ldr	r0, [pc, #20]	; (80019ec <HAL_SPI_MspInit+0x8c>)
 80019d6:	f001 fd9f 	bl	8003518 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	; 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40013000 	.word	0x40013000
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020000 	.word	0x40020000

080019f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <HAL_MspInit+0x4c>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fe:	4a0f      	ldr	r2, [pc, #60]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a04:	6453      	str	r3, [r2, #68]	; 0x44
 8001a06:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	603b      	str	r3, [r7, #0]
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1a:	4a08      	ldr	r2, [pc, #32]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a20:	6413      	str	r3, [r2, #64]	; 0x40
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a2a:	603b      	str	r3, [r7, #0]
 8001a2c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a2e:	2007      	movs	r0, #7
 8001a30:	f001 f9c0 	bl	8002db4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40023800 	.word	0x40023800

08001a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <NMI_Handler+0x4>

08001a46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a4a:	e7fe      	b.n	8001a4a <HardFault_Handler+0x4>

08001a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a50:	e7fe      	b.n	8001a50 <MemManage_Handler+0x4>

08001a52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a56:	e7fe      	b.n	8001a56 <BusFault_Handler+0x4>

08001a58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a5c:	e7fe      	b.n	8001a5c <UsageFault_Handler+0x4>

08001a5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a8c:	f000 fc56 	bl	800233c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001a98:	4802      	ldr	r0, [pc, #8]	; (8001aa4 <RTC_WKUP_IRQHandler+0x10>)
 8001a9a:	f003 fa4d 	bl	8004f38 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200002a8 	.word	0x200002a8

08001aa8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_DIO_1_Pin);
 8001aac:	2080      	movs	r0, #128	; 0x80
 8001aae:	f001 ff01 	bl	80038b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001abc:	4802      	ldr	r0, [pc, #8]	; (8001ac8 <RTC_Alarm_IRQHandler+0x10>)
 8001abe:	f003 f81f 	bl	8004b00 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200002a8 	.word	0x200002a8

08001acc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ad0:	4802      	ldr	r0, [pc, #8]	; (8001adc <DMA2_Stream0_IRQHandler+0x10>)
 8001ad2:	f001 fab7 	bl	8003044 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000248 	.word	0x20000248

08001ae0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  return 1;
 8001ae4:	2301      	movs	r3, #1
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_kill>:

int _kill(int pid, int sig)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001afa:	f00c f825 	bl	800db48 <__errno>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2216      	movs	r2, #22
 8001b02:	601a      	str	r2, [r3, #0]
  return -1;
 8001b04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <_exit>:

void _exit (int status)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b18:	f04f 31ff 	mov.w	r1, #4294967295
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f7ff ffe7 	bl	8001af0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b22:	e7fe      	b.n	8001b22 <_exit+0x12>

08001b24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	e00a      	b.n	8001b4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b36:	f3af 8000 	nop.w
 8001b3a:	4601      	mov	r1, r0
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	60ba      	str	r2, [r7, #8]
 8001b42:	b2ca      	uxtb	r2, r1
 8001b44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	697a      	ldr	r2, [r7, #20]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	dbf0      	blt.n	8001b36 <_read+0x12>
  }

  return len;
 8001b54:	687b      	ldr	r3, [r7, #4]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b086      	sub	sp, #24
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	e009      	b.n	8001b84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	1c5a      	adds	r2, r3, #1
 8001b74:	60ba      	str	r2, [r7, #8]
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	3301      	adds	r3, #1
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	697a      	ldr	r2, [r7, #20]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	dbf1      	blt.n	8001b70 <_write+0x12>
  }
  return len;
 8001b8c:	687b      	ldr	r3, [r7, #4]
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <_close>:

int _close(int file)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
 8001bb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bbe:	605a      	str	r2, [r3, #4]
  return 0;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_isatty>:

int _isatty(int file)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bd6:	2301      	movs	r3, #1
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c08:	4a14      	ldr	r2, [pc, #80]	; (8001c5c <_sbrk+0x5c>)
 8001c0a:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <_sbrk+0x60>)
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c14:	4b13      	ldr	r3, [pc, #76]	; (8001c64 <_sbrk+0x64>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d102      	bne.n	8001c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c1c:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <_sbrk+0x64>)
 8001c1e:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <_sbrk+0x68>)
 8001c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c22:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <_sbrk+0x64>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d207      	bcs.n	8001c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c30:	f00b ff8a 	bl	800db48 <__errno>
 8001c34:	4603      	mov	r3, r0
 8001c36:	220c      	movs	r2, #12
 8001c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3e:	e009      	b.n	8001c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c40:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <_sbrk+0x64>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c46:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <_sbrk+0x64>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	4a05      	ldr	r2, [pc, #20]	; (8001c64 <_sbrk+0x64>)
 8001c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c52:	68fb      	ldr	r3, [r7, #12]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20020000 	.word	0x20020000
 8001c60:	00000400 	.word	0x00000400
 8001c64:	200003a4 	.word	0x200003a4
 8001c68:	200059b8 	.word	0x200059b8

08001c6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c70:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <SystemInit+0x20>)
 8001c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c76:	4a05      	ldr	r2, [pc, #20]	; (8001c8c <SystemInit+0x20>)
 8001c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	e000ed00 	.word	0xe000ed00

08001c90 <Reset_Handler>:
 8001c90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cc8 <LoopFillZerobss+0x12>
 8001c94:	480d      	ldr	r0, [pc, #52]	; (8001ccc <LoopFillZerobss+0x16>)
 8001c96:	490e      	ldr	r1, [pc, #56]	; (8001cd0 <LoopFillZerobss+0x1a>)
 8001c98:	4a0e      	ldr	r2, [pc, #56]	; (8001cd4 <LoopFillZerobss+0x1e>)
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	e002      	b.n	8001ca4 <LoopCopyDataInit>

08001c9e <CopyDataInit>:
 8001c9e:	58d4      	ldr	r4, [r2, r3]
 8001ca0:	50c4      	str	r4, [r0, r3]
 8001ca2:	3304      	adds	r3, #4

08001ca4 <LoopCopyDataInit>:
 8001ca4:	18c4      	adds	r4, r0, r3
 8001ca6:	428c      	cmp	r4, r1
 8001ca8:	d3f9      	bcc.n	8001c9e <CopyDataInit>
 8001caa:	4a0b      	ldr	r2, [pc, #44]	; (8001cd8 <LoopFillZerobss+0x22>)
 8001cac:	4c0b      	ldr	r4, [pc, #44]	; (8001cdc <LoopFillZerobss+0x26>)
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e001      	b.n	8001cb6 <LoopFillZerobss>

08001cb2 <FillZerobss>:
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	3204      	adds	r2, #4

08001cb6 <LoopFillZerobss>:
 8001cb6:	42a2      	cmp	r2, r4
 8001cb8:	d3fb      	bcc.n	8001cb2 <FillZerobss>
 8001cba:	f7ff ffd7 	bl	8001c6c <SystemInit>
 8001cbe:	f00b ff49 	bl	800db54 <__libc_init_array>
 8001cc2:	f7ff fc9d 	bl	8001600 <main>
 8001cc6:	4770      	bx	lr
 8001cc8:	20020000 	.word	0x20020000
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	200001e4 	.word	0x200001e4
 8001cd4:	08013ed8 	.word	0x08013ed8
 8001cd8:	200001e4 	.word	0x200001e4
 8001cdc:	200059b4 	.word	0x200059b4

08001ce0 <ADC_IRQHandler>:
 8001ce0:	e7fe      	b.n	8001ce0 <ADC_IRQHandler>
	...

08001ce4 <AD9833_Write_Register>:
uint16_t FRQHW = 0;    // MSB of Frequency Tuning Word
uint16_t Phase = 0;    // Phase Value
uint16_t Ctl_reg = 0;      // Control register

void AD9833_Write_Register(uint16_t Value)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	80fb      	strh	r3, [r7, #6]
	 *  Write data to register through SPI
	 *  send 16-bit data each time
	 */

	// goes low to select AD9833
	HAL_GPIO_WritePin(AD9833_SPI_CS_GPIO_Port, AD9833_SPI_CS_Pin, GPIO_PIN_RESET);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cf4:	4822      	ldr	r0, [pc, #136]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001cf6:	f001 fdc3 	bl	8003880 <HAL_GPIO_WritePin>

	for (uint8_t i = 0; i <16; i++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	73fb      	strb	r3, [r7, #15]
 8001cfe:	e024      	b.n	8001d4a <AD9833_Write_Register+0x66>
	{
		if (Value & 0x8000) HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port,AD9833_SPI_MOSI_Pin,GPIO_PIN_SET);
 8001d00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	da06      	bge.n	8001d16 <AD9833_Write_Register+0x32>
 8001d08:	2201      	movs	r2, #1
 8001d0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d0e:	481c      	ldr	r0, [pc, #112]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d10:	f001 fdb6 	bl	8003880 <HAL_GPIO_WritePin>
 8001d14:	e005      	b.n	8001d22 <AD9833_Write_Register+0x3e>
		else HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port,AD9833_SPI_MOSI_Pin,GPIO_PIN_RESET);
 8001d16:	2200      	movs	r2, #0
 8001d18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d1c:	4818      	ldr	r0, [pc, #96]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d1e:	f001 fdaf 	bl	8003880 <HAL_GPIO_WritePin>
		ASM_NOP();
 8001d22:	bf00      	nop
		HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port,AD9833_SPI_CLK_Pin,GPIO_PIN_RESET);
 8001d24:	2200      	movs	r2, #0
 8001d26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d2a:	4815      	ldr	r0, [pc, #84]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d2c:	f001 fda8 	bl	8003880 <HAL_GPIO_WritePin>
		ASM_NOP();
 8001d30:	bf00      	nop
		HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port,AD9833_SPI_CLK_Pin,GPIO_PIN_SET);
 8001d32:	2201      	movs	r2, #1
 8001d34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d38:	4811      	ldr	r0, [pc, #68]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d3a:	f001 fda1 	bl	8003880 <HAL_GPIO_WritePin>
		Value = Value << 1;
 8001d3e:	88fb      	ldrh	r3, [r7, #6]
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i <16; i++)
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	3301      	adds	r3, #1
 8001d48:	73fb      	strb	r3, [r7, #15]
 8001d4a:	7bfb      	ldrb	r3, [r7, #15]
 8001d4c:	2b0f      	cmp	r3, #15
 8001d4e:	d9d7      	bls.n	8001d00 <AD9833_Write_Register+0x1c>
	}
	HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port,AD9833_SPI_MOSI_Pin,GPIO_PIN_RESET);
 8001d50:	2200      	movs	r2, #0
 8001d52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d56:	480a      	ldr	r0, [pc, #40]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d58:	f001 fd92 	bl	8003880 <HAL_GPIO_WritePin>
	ASM_NOP();
 8001d5c:	bf00      	nop

	// goes high after the data was sent
	HAL_GPIO_WritePin(AD9833_SPI_CS_GPIO_Port, AD9833_SPI_CS_Pin, GPIO_PIN_SET);
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d64:	4806      	ldr	r0, [pc, #24]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d66:	f001 fd8b 	bl	8003880 <HAL_GPIO_WritePin>
	// goes high to make sure it's HIGH when CS goes LOW
	HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port,AD9833_SPI_CLK_Pin,GPIO_PIN_SET);
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d70:	4803      	ldr	r0, [pc, #12]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d72:	f001 fd85 	bl	8003880 <HAL_GPIO_WritePin>
}
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40020400 	.word	0x40020400

08001d84 <AD9833_SetFrequency>:


void AD9833_SetFrequency(float fout)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	ed87 0a01 	vstr	s0, [r7, #4]
	 *
	 * fout:    Output frequency
	 * FMCLK:   Master reference clock (24MHz)
	 *
	 */
	uint32_t FreqWord = (uint32_t)(fout * (AD_2POW28 / AD9833_MCLK) + 0.5);
 8001d8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d92:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001e14 <AD9833_SetFrequency+0x90>
 8001d96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d9a:	ee17 0a90 	vmov	r0, s15
 8001d9e:	f7fe fbd3 	bl	8000548 <__aeabi_f2d>
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	4b1c      	ldr	r3, [pc, #112]	; (8001e18 <AD9833_SetFrequency+0x94>)
 8001da8:	f7fe fa70 	bl	800028c <__adddf3>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	f7fe fef8 	bl	8000ba8 <__aeabi_d2uiz>
 8001db8:	4603      	mov	r3, r0
 8001dba:	60fb      	str	r3, [r7, #12]

	// data (bit 13- bit0)
	FRQHW = (uint16_t)((FreqWord >> 14) & 0x3FFF);        // FREQ MSB
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	0b9b      	lsrs	r3, r3, #14
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	4b14      	ldr	r3, [pc, #80]	; (8001e1c <AD9833_SetFrequency+0x98>)
 8001dca:	801a      	strh	r2, [r3, #0]
	FRQLW = (uint16_t)(FreqWord & 0x3FFF);                   // FREQ LSB
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	4b12      	ldr	r3, [pc, #72]	; (8001e20 <AD9833_SetFrequency+0x9c>)
 8001dd8:	801a      	strh	r2, [r3, #0]
	 * Frequency register in two consecutive writes, bit 15 and bit 14 are
	 * set to 0 and 1, respectively, which is the Frequency Register 0 address.
	 *
	 */

	FRQHW |= AD9833_CMD_WRITE_FREQ_0;
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <AD9833_SetFrequency+0x98>)
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <AD9833_SetFrequency+0x98>)
 8001de6:	801a      	strh	r2, [r3, #0]
	FRQLW |= AD9833_CMD_WRITE_FREQ_0;
 8001de8:	4b0d      	ldr	r3, [pc, #52]	; (8001e20 <AD9833_SetFrequency+0x9c>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <AD9833_SetFrequency+0x9c>)
 8001df4:	801a      	strh	r2, [r3, #0]
	 *
	 */
	//AD9833_Write_Register(Ctl_reg);

	// Frequency register: 14 LSBs
	AD9833_Write_Register(FRQLW);
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <AD9833_SetFrequency+0x9c>)
 8001df8:	881b      	ldrh	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff ff72 	bl	8001ce4 <AD9833_Write_Register>

	// Frequency register: 14 MSBs
	AD9833_Write_Register(FRQHW);
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <AD9833_SetFrequency+0x98>)
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff ff6d 	bl	8001ce4 <AD9833_Write_Register>
}
 8001e0a:	bf00      	nop
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	462ec000 	.word	0x462ec000
 8001e18:	3fe00000 	.word	0x3fe00000
 8001e1c:	200003aa 	.word	0x200003aa
 8001e20:	200003a8 	.word	0x200003a8

08001e24 <AD9833_Reset>:
}



void AD9833_Reset(bool _reset)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	71fb      	strb	r3, [r7, #7]
	if (_reset) AD9833_bitSet(Ctl_reg, AD9833_RESET);   //reset
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d007      	beq.n	8001e44 <AD9833_Reset+0x20>
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <AD9833_Reset+0x40>)
 8001e36:	881b      	ldrh	r3, [r3, #0]
 8001e38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <AD9833_Reset+0x40>)
 8001e40:	801a      	strh	r2, [r3, #0]
 8001e42:	e006      	b.n	8001e52 <AD9833_Reset+0x2e>
	else     AD9833_bitClear(Ctl_reg, AD9833_RESET);  // clear reset
 8001e44:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <AD9833_Reset+0x40>)
 8001e46:	881b      	ldrh	r3, [r3, #0]
 8001e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <AD9833_Reset+0x40>)
 8001e50:	801a      	strh	r2, [r3, #0]

	AD9833_Write_Register(Ctl_reg);
 8001e52:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <AD9833_Reset+0x40>)
 8001e54:	881b      	ldrh	r3, [r3, #0]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff ff44 	bl	8001ce4 <AD9833_Write_Register>
}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	200003ac 	.word	0x200003ac

08001e68 <AD9833_Power_Down>:

void AD9833_Power_Down(bool _pwrdwn)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
	if (_pwrdwn)
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d00e      	beq.n	8001e96 <AD9833_Power_Down+0x2e>
	{
		AD9833_bitSet(Ctl_reg, AD9833_SLEEP1);
 8001e78:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e7a:	881b      	ldrh	r3, [r3, #0]
 8001e7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	4b10      	ldr	r3, [pc, #64]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e84:	801a      	strh	r2, [r3, #0]
		AD9833_bitSet(Ctl_reg, AD9833_SLEEP12);
 8001e86:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e92:	801a      	strh	r2, [r3, #0]
 8001e94:	e00d      	b.n	8001eb2 <AD9833_Power_Down+0x4a>
	}
	else
	{
		AD9833_bitClear(Ctl_reg, AD9833_SLEEP1);  // clear reset
 8001e96:	4b0b      	ldr	r3, [pc, #44]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	4b08      	ldr	r3, [pc, #32]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001ea2:	801a      	strh	r2, [r3, #0]
		AD9833_bitClear(Ctl_reg, AD9833_SLEEP12);  // clear reset
 8001ea4:	4b07      	ldr	r3, [pc, #28]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001eb0:	801a      	strh	r2, [r3, #0]
	}
	AD9833_Write_Register(Ctl_reg);
 8001eb2:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff ff14 	bl	8001ce4 <AD9833_Write_Register>
}
 8001ebc:	bf00      	nop
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	200003ac 	.word	0x200003ac

08001ec8 <AD9833_Generate_Wave>:


void AD9833_Generate_Wave(float fout)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	ed87 0a01 	vstr	s0, [r7, #4]
	Ctl_reg = 0;
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <AD9833_Generate_Wave+0x44>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	801a      	strh	r2, [r3, #0]

	// Set Frequency register in two consecutive writes
	AD9833_bitSet(Ctl_reg, AD9833_B28);
 8001ed8:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <AD9833_Generate_Wave+0x44>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <AD9833_Generate_Wave+0x44>)
 8001ee4:	801a      	strh	r2, [r3, #0]
	AD9833_Write_Register(Ctl_reg);
 8001ee6:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <AD9833_Generate_Wave+0x44>)
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff fefa 	bl	8001ce4 <AD9833_Write_Register>

	// Reset to write register
	AD9833_Reset(true);
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	f7ff ff97 	bl	8001e24 <AD9833_Reset>

	// Set frequency
	AD9833_SetFrequency(fout);
 8001ef6:	ed97 0a01 	vldr	s0, [r7, #4]
 8001efa:	f7ff ff43 	bl	8001d84 <AD9833_SetFrequency>
	// Set phase
	// AD9833_SetPhase(pout);   comment out to always output phase of 0 degree

	// select frequency register 0 and phase register 0
	// clear reset hold to enable waveform output
	AD9833_Reset(false);
 8001efe:	2000      	movs	r0, #0
 8001f00:	f7ff ff90 	bl	8001e24 <AD9833_Reset>

	// Set shape
	// AD9833_SetShape(shape);  comment to always output sine wave
}
 8001f04:	bf00      	nop
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	200003ac 	.word	0x200003ac

08001f10 <AD9833_Init>:

void AD9833_Init()
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD9833_SPI_CS_GPIO_Port, AD9833_SPI_CS_Pin, GPIO_PIN_SET);
 8001f14:	2201      	movs	r2, #1
 8001f16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f1a:	4808      	ldr	r0, [pc, #32]	; (8001f3c <AD9833_Init+0x2c>)
 8001f1c:	f001 fcb0 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port, AD9833_SPI_MOSI_Pin, GPIO_PIN_SET);
 8001f20:	2201      	movs	r2, #1
 8001f22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f26:	4805      	ldr	r0, [pc, #20]	; (8001f3c <AD9833_Init+0x2c>)
 8001f28:	f001 fcaa 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port, AD9833_SPI_CLK_Pin, GPIO_PIN_SET);
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f32:	4802      	ldr	r0, [pc, #8]	; (8001f3c <AD9833_Init+0x2c>)
 8001f34:	f001 fca4 	bl	8003880 <HAL_GPIO_WritePin>
}
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40020400 	.word	0x40020400

08001f40 <AD9833_IO_LOW>:

void AD9833_IO_LOW()
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD9833_SPI_CS_GPIO_Port, AD9833_SPI_CS_Pin, GPIO_PIN_RESET);
 8001f44:	2200      	movs	r2, #0
 8001f46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f4a:	4808      	ldr	r0, [pc, #32]	; (8001f6c <AD9833_IO_LOW+0x2c>)
 8001f4c:	f001 fc98 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port, AD9833_SPI_MOSI_Pin, GPIO_PIN_RESET);
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f56:	4805      	ldr	r0, [pc, #20]	; (8001f6c <AD9833_IO_LOW+0x2c>)
 8001f58:	f001 fc92 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port, AD9833_SPI_CLK_Pin, GPIO_PIN_RESET);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f62:	4802      	ldr	r0, [pc, #8]	; (8001f6c <AD9833_IO_LOW+0x2c>)
 8001f64:	f001 fc8c 	bl	8003880 <HAL_GPIO_WritePin>
}
 8001f68:	bf00      	nop
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40020400 	.word	0x40020400

08001f70 <AD9914_Init>:
uint8_t FTW_update[4];            // Frequency Tuning Words
uint8_t Pha_Amp_update[4];        // Amplitude and Phase Control Words


void AD9914_Init()
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
	AD9914_Send_Reset();
 8001f74:	f000 f81e 	bl	8001fb4 <AD9914_Send_Reset>
	AD9914_Initilize_DDS();
 8001f78:	f000 f854 	bl	8002024 <AD9914_Initilize_DDS>
}
 8001f7c:	bf00      	nop
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <AD9914_Send_IO_Update>:


void AD9914_Send_IO_Update()
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
	 * the serial or parallel input/output port buffer to active registers.
	 * I/O_UPDATE is active on the rising edge, and the pulse width must
	 * be greater than one SYNC_CLK period.
	*/

	HAL_GPIO_WritePin(AD9914_IOUPDATE_GPIO_Port, AD9914_IOUPDATE_Pin, GPIO_PIN_RESET);
 8001f84:	2200      	movs	r2, #0
 8001f86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f8a:	4809      	ldr	r0, [pc, #36]	; (8001fb0 <AD9914_Send_IO_Update+0x30>)
 8001f8c:	f001 fc78 	bl	8003880 <HAL_GPIO_WritePin>
	AD9833_ASM_NOP(); // little delay
 8001f90:	bf00      	nop
	// send high to activate it
	HAL_GPIO_WritePin(AD9914_IOUPDATE_GPIO_Port, AD9914_IOUPDATE_Pin, GPIO_PIN_SET);
 8001f92:	2201      	movs	r2, #1
 8001f94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f98:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <AD9914_Send_IO_Update+0x30>)
 8001f9a:	f001 fc71 	bl	8003880 <HAL_GPIO_WritePin>
	AD9833_ASM_NOP();
 8001f9e:	bf00      	nop
	// send low to end it
	HAL_GPIO_WritePin(AD9914_IOUPDATE_GPIO_Port, AD9914_IOUPDATE_Pin, GPIO_PIN_RESET);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fa6:	4802      	ldr	r0, [pc, #8]	; (8001fb0 <AD9914_Send_IO_Update+0x30>)
 8001fa8:	f001 fc6a 	bl	8003880 <HAL_GPIO_WritePin>
}
 8001fac:	bf00      	nop
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40020c00 	.word	0x40020c00

08001fb4 <AD9914_Send_Reset>:

void AD9914_Send_Reset()
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
	/*
	 * Reset Ad9914 at the initialization
	*/

	// send high to reset
	HAL_GPIO_WritePin(AD9914_RESET_GPIO_Port, AD9914_RESET_Pin, GPIO_PIN_SET);
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fbe:	4806      	ldr	r0, [pc, #24]	; (8001fd8 <AD9914_Send_Reset+0x24>)
 8001fc0:	f001 fc5e 	bl	8003880 <HAL_GPIO_WritePin>
	AD9833_ASM_NOP();
 8001fc4:	bf00      	nop
	// send low to end it
	HAL_GPIO_WritePin(AD9914_RESET_GPIO_Port, AD9914_RESET_Pin, GPIO_PIN_RESET);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fcc:	4802      	ldr	r0, [pc, #8]	; (8001fd8 <AD9914_Send_Reset+0x24>)
 8001fce:	f001 fc57 	bl	8003880 <HAL_GPIO_WritePin>
	AD9833_ASM_NOP();
 8001fd2:	bf00      	nop
}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40020c00 	.word	0x40020c00

08001fdc <AD9914_Write_Register>:


void AD9914_Write_Register(uint8_t RegisterAddress, const uint8_t* Value)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	6039      	str	r1, [r7, #0]
 8001fe6:	71fb      	strb	r3, [r7, #7]
	/*
	 *  Write data to register through SPI
	 */

	// goes to low to select the cs pin
	HAL_GPIO_WritePin(AD9914_SPI_CS_GPIO_Port, AD9914_SPI_CS_Pin, GPIO_PIN_RESET);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2108      	movs	r1, #8
 8001fec:	480b      	ldr	r0, [pc, #44]	; (800201c <AD9914_Write_Register+0x40>)
 8001fee:	f001 fc47 	bl	8003880 <HAL_GPIO_WritePin>

	// send register address first
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&RegisterAddress, sizeof(RegisterAddress), 100);
 8001ff2:	1df9      	adds	r1, r7, #7
 8001ff4:	2364      	movs	r3, #100	; 0x64
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	4809      	ldr	r0, [pc, #36]	; (8002020 <AD9914_Write_Register+0x44>)
 8001ffa:	f004 fa11 	bl	8006420 <HAL_SPI_Transmit>

	// send 4 bytes of data
	HAL_SPI_Transmit(&hspi1, (uint8_t*)Value, sizeof(Value), 100);
 8001ffe:	2364      	movs	r3, #100	; 0x64
 8002000:	2204      	movs	r2, #4
 8002002:	6839      	ldr	r1, [r7, #0]
 8002004:	4806      	ldr	r0, [pc, #24]	; (8002020 <AD9914_Write_Register+0x44>)
 8002006:	f004 fa0b 	bl	8006420 <HAL_SPI_Transmit>

	// goes to high release the cs pin
	HAL_GPIO_WritePin(AD9914_SPI_CS_GPIO_Port, AD9914_SPI_CS_Pin, GPIO_PIN_SET);
 800200a:	2201      	movs	r2, #1
 800200c:	2108      	movs	r1, #8
 800200e:	4803      	ldr	r0, [pc, #12]	; (800201c <AD9914_Write_Register+0x40>)
 8002010:	f001 fc36 	bl	8003880 <HAL_GPIO_WritePin>
}
 8002014:	bf00      	nop
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40020000 	.word	0x40020000
 8002020:	2000034c 	.word	0x2000034c

08002024 <AD9914_Initilize_DDS>:


void AD9914_Initilize_DDS()
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
	AD9914_Write_Register(CFR1, CFR1Start);
 8002028:	490f      	ldr	r1, [pc, #60]	; (8002068 <AD9914_Initilize_DDS+0x44>)
 800202a:	2000      	movs	r0, #0
 800202c:	f7ff ffd6 	bl	8001fdc <AD9914_Write_Register>
	//AD9914_Send_IO_Update();
	AD9914_Write_Register(CFR2, CFR2Start);
 8002030:	490e      	ldr	r1, [pc, #56]	; (800206c <AD9914_Initilize_DDS+0x48>)
 8002032:	2001      	movs	r0, #1
 8002034:	f7ff ffd2 	bl	8001fdc <AD9914_Write_Register>
	//AD9914_Send_IO_Update();
	AD9914_Write_Register(CFR3, CFR3Start);
 8002038:	490d      	ldr	r1, [pc, #52]	; (8002070 <AD9914_Initilize_DDS+0x4c>)
 800203a:	2002      	movs	r0, #2
 800203c:	f7ff ffce 	bl	8001fdc <AD9914_Write_Register>
	//AD9914_Send_IO_Update();
	AD9914_Write_Register(CFR4, CFR4Start);
 8002040:	490c      	ldr	r1, [pc, #48]	; (8002074 <AD9914_Initilize_DDS+0x50>)
 8002042:	2003      	movs	r0, #3
 8002044:	f7ff ffca 	bl	8001fdc <AD9914_Write_Register>
	//AD9914_Send_IO_Update();
	// set half of full amplitude and phase 0
	AD9914_Write_Register(PhaAmpAddress0 ,AD9914_Phase_Amp_Set(0.5, 0));
 8002048:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002078 <AD9914_Initilize_DDS+0x54>
 800204c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002050:	f000 f89e 	bl	8002190 <AD9914_Phase_Amp_Set>
 8002054:	4603      	mov	r3, r0
 8002056:	4619      	mov	r1, r3
 8002058:	200c      	movs	r0, #12
 800205a:	f7ff ffbf 	bl	8001fdc <AD9914_Write_Register>
	AD9914_Send_IO_Update();
 800205e:	f7ff ff8f 	bl	8001f80 <AD9914_Send_IO_Update>
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	08013458 	.word	0x08013458
 800206c:	0801345c 	.word	0x0801345c
 8002070:	08013460 	.word	0x08013460
 8002074:	08013464 	.word	0x08013464
 8002078:	00000000 	.word	0x00000000

0800207c <AD9914_Calibrate_DAC>:

void AD9914_Calibrate_DAC()
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
	 * Failure to calibrate may degrade performance and even result in loss of functionality.
	 *
	 *                *DAC CAL enable bit in the e CFR4 control register (0x03[24])*
	 *
	 */
	AD9914_Write_Register(CFR4, DACCAlEnable);
 8002080:	4906      	ldr	r1, [pc, #24]	; (800209c <AD9914_Calibrate_DAC+0x20>)
 8002082:	2003      	movs	r0, #3
 8002084:	f7ff ffaa 	bl	8001fdc <AD9914_Write_Register>
	AD9914_Send_IO_Update();
 8002088:	f7ff ff7a 	bl	8001f80 <AD9914_Send_IO_Update>
	AD9914_Write_Register(CFR4, CFR4Start);
 800208c:	4904      	ldr	r1, [pc, #16]	; (80020a0 <AD9914_Calibrate_DAC+0x24>)
 800208e:	2003      	movs	r0, #3
 8002090:	f7ff ffa4 	bl	8001fdc <AD9914_Write_Register>
	AD9914_Send_IO_Update();
 8002094:	f7ff ff74 	bl	8001f80 <AD9914_Send_IO_Update>
}
 8002098:	bf00      	nop
 800209a:	bd80      	pop	{r7, pc}
 800209c:	08013468 	.word	0x08013468
 80020a0:	08013464 	.word	0x08013464

080020a4 <AD9914_Power_Down>:

void AD9914_Power_Down(bool _disable)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	71fb      	strb	r3, [r7, #7]
	if(_disable) AD9914_Write_Register(CFR1 ,ALLPWRDOWN);// Set power-down bits to enter power-down mode
 80020ae:	79fb      	ldrb	r3, [r7, #7]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d004      	beq.n	80020be <AD9914_Power_Down+0x1a>
 80020b4:	4909      	ldr	r1, [pc, #36]	; (80020dc <AD9914_Power_Down+0x38>)
 80020b6:	2000      	movs	r0, #0
 80020b8:	f7ff ff90 	bl	8001fdc <AD9914_Write_Register>
 80020bc:	e008      	b.n	80020d0 <AD9914_Power_Down+0x2c>
	else
	{
		AD9914_Write_Register(CFR1, CFR1Start); // clear power-down bits
 80020be:	4908      	ldr	r1, [pc, #32]	; (80020e0 <AD9914_Power_Down+0x3c>)
 80020c0:	2000      	movs	r0, #0
 80020c2:	f7ff ff8b 	bl	8001fdc <AD9914_Write_Register>
		AD9914_Calibrate_DAC();                 // Calibrate DDS after recovering from Power down
 80020c6:	f7ff ffd9 	bl	800207c <AD9914_Calibrate_DAC>
		HAL_Delay(5);
 80020ca:	2005      	movs	r0, #5
 80020cc:	f000 f956 	bl	800237c <HAL_Delay>
	}

	AD9914_Send_IO_Update();
 80020d0:	f7ff ff56 	bl	8001f80 <AD9914_Send_IO_Update>
}
 80020d4:	bf00      	nop
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	0801346c 	.word	0x0801346c
 80020e0:	08013458 	.word	0x08013458

080020e4 <AD9914_Generate_Wave>:


void AD9914_Generate_Wave(double fout)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	ed87 0b00 	vstr	d0, [r7]
	AD9914_Write_Register(FreqTWAddress0 ,AD9914_Calculate_frequency_tuning_word(fout));
 80020ee:	ed97 0b00 	vldr	d0, [r7]
 80020f2:	f000 f80d 	bl	8002110 <AD9914_Calculate_frequency_tuning_word>
 80020f6:	4603      	mov	r3, r0
 80020f8:	4619      	mov	r1, r3
 80020fa:	200b      	movs	r0, #11
 80020fc:	f7ff ff6e 	bl	8001fdc <AD9914_Write_Register>
	AD9914_Send_IO_Update();
 8002100:	f7ff ff3e 	bl	8001f80 <AD9914_Send_IO_Update>
}
 8002104:	bf00      	nop
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	0000      	movs	r0, r0
	...

08002110 <AD9914_Calculate_frequency_tuning_word>:


uint8_t* AD9914_Calculate_frequency_tuning_word(double fout)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	ed87 0b00 	vstr	d0, [r7]
	 * fout: the desired frequency
	 * fsysclk: the reference clock frequency
	 *
	 */

	uint32_t ftemp =  (uint32_t)(fout * (AD_2POW32 / AD9914_MCLK)+0.5);
 800211a:	a31b      	add	r3, pc, #108	; (adr r3, 8002188 <AD9914_Calculate_frequency_tuning_word+0x78>)
 800211c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002120:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002124:	f7fe fa68 	bl	80005f8 <__aeabi_dmul>
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	4610      	mov	r0, r2
 800212e:	4619      	mov	r1, r3
 8002130:	f04f 0200 	mov.w	r2, #0
 8002134:	4b12      	ldr	r3, [pc, #72]	; (8002180 <AD9914_Calculate_frequency_tuning_word+0x70>)
 8002136:	f7fe f8a9 	bl	800028c <__adddf3>
 800213a:	4602      	mov	r2, r0
 800213c:	460b      	mov	r3, r1
 800213e:	4610      	mov	r0, r2
 8002140:	4619      	mov	r1, r3
 8002142:	f7fe fd31 	bl	8000ba8 <__aeabi_d2uiz>
 8002146:	4603      	mov	r3, r0
 8002148:	60fb      	str	r3, [r7, #12]

	// Frequency Tuning Word sent to AD9914 (MSB first)
	FTW_update[3] = ftemp & 0xff;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	b2da      	uxtb	r2, r3
 800214e:	4b0d      	ldr	r3, [pc, #52]	; (8002184 <AD9914_Calculate_frequency_tuning_word+0x74>)
 8002150:	70da      	strb	r2, [r3, #3]
	FTW_update[2] = (ftemp >> 8) & 0xff;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	0a1b      	lsrs	r3, r3, #8
 8002156:	b2da      	uxtb	r2, r3
 8002158:	4b0a      	ldr	r3, [pc, #40]	; (8002184 <AD9914_Calculate_frequency_tuning_word+0x74>)
 800215a:	709a      	strb	r2, [r3, #2]
	FTW_update[1] = (ftemp >> 16) & 0xff;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	0c1b      	lsrs	r3, r3, #16
 8002160:	b2da      	uxtb	r2, r3
 8002162:	4b08      	ldr	r3, [pc, #32]	; (8002184 <AD9914_Calculate_frequency_tuning_word+0x74>)
 8002164:	705a      	strb	r2, [r3, #1]
	FTW_update[0] = (ftemp >> 24) & 0xff;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	0e1b      	lsrs	r3, r3, #24
 800216a:	b2da      	uxtb	r2, r3
 800216c:	4b05      	ldr	r3, [pc, #20]	; (8002184 <AD9914_Calculate_frequency_tuning_word+0x74>)
 800216e:	701a      	strb	r2, [r3, #0]

	return FTW_update;
 8002170:	4b04      	ldr	r3, [pc, #16]	; (8002184 <AD9914_Calculate_frequency_tuning_word+0x74>)
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	f3af 8000 	nop.w
 8002180:	3fe00000 	.word	0x3fe00000
 8002184:	200003b0 	.word	0x200003b0
 8002188:	b4e81b4f 	.word	0xb4e81b4f
 800218c:	413b4e81 	.word	0x413b4e81

08002190 <AD9914_Phase_Amp_Set>:

uint8_t* AD9914_Phase_Amp_Set(float Amp_scale, float Phase)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	ed87 0a01 	vstr	s0, [r7, #4]
 800219a:	edc7 0a00 	vstr	s1, [r7]
	 * They should be updated to the 32-bit register with the address of 0x0C
	 * Amplitude: bit [27:16]
	 * Phase    : bit [15:0]
	 *
	 */
	uint16_t Amp_word = (uint16_t)(Amp_scale * AD_2POW12 +0.5);
 800219e:	edd7 7a01 	vldr	s15, [r7, #4]
 80021a2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800223c <AD9914_Phase_Amp_Set+0xac>
 80021a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021aa:	ee17 0a90 	vmov	r0, s15
 80021ae:	f7fe f9cb 	bl	8000548 <__aeabi_f2d>
 80021b2:	f04f 0200 	mov.w	r2, #0
 80021b6:	4b22      	ldr	r3, [pc, #136]	; (8002240 <AD9914_Phase_Amp_Set+0xb0>)
 80021b8:	f7fe f868 	bl	800028c <__adddf3>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	4610      	mov	r0, r2
 80021c2:	4619      	mov	r1, r3
 80021c4:	f7fe fcf0 	bl	8000ba8 <__aeabi_d2uiz>
 80021c8:	4603      	mov	r3, r0
 80021ca:	81fb      	strh	r3, [r7, #14]
	uint16_t Phase_word = (uint16_t)(Phase / 360 * AD_2POW16 +0.5);
 80021cc:	ed97 7a00 	vldr	s14, [r7]
 80021d0:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8002244 <AD9914_Phase_Amp_Set+0xb4>
 80021d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021d8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002248 <AD9914_Phase_Amp_Set+0xb8>
 80021dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021e0:	ee17 0a90 	vmov	r0, s15
 80021e4:	f7fe f9b0 	bl	8000548 <__aeabi_f2d>
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	4b14      	ldr	r3, [pc, #80]	; (8002240 <AD9914_Phase_Amp_Set+0xb0>)
 80021ee:	f7fe f84d 	bl	800028c <__adddf3>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	4610      	mov	r0, r2
 80021f8:	4619      	mov	r1, r3
 80021fa:	f7fe fcd5 	bl	8000ba8 <__aeabi_d2uiz>
 80021fe:	4603      	mov	r3, r0
 8002200:	81bb      	strh	r3, [r7, #12]

	// MSB first
	Pha_Amp_update[3] = Phase_word & 0xff;         // Phase
 8002202:	89bb      	ldrh	r3, [r7, #12]
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4b11      	ldr	r3, [pc, #68]	; (800224c <AD9914_Phase_Amp_Set+0xbc>)
 8002208:	70da      	strb	r2, [r3, #3]
	Pha_Amp_update[2] = (Phase_word >> 8) & 0xff;
 800220a:	89bb      	ldrh	r3, [r7, #12]
 800220c:	0a1b      	lsrs	r3, r3, #8
 800220e:	b29b      	uxth	r3, r3
 8002210:	b2da      	uxtb	r2, r3
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <AD9914_Phase_Amp_Set+0xbc>)
 8002214:	709a      	strb	r2, [r3, #2]
	Pha_Amp_update[1] = Amp_word & 0xff;           // Amplitude
 8002216:	89fb      	ldrh	r3, [r7, #14]
 8002218:	b2da      	uxtb	r2, r3
 800221a:	4b0c      	ldr	r3, [pc, #48]	; (800224c <AD9914_Phase_Amp_Set+0xbc>)
 800221c:	705a      	strb	r2, [r3, #1]
	Pha_Amp_update[0] = (Amp_word >> 8) & 0x0f;     //Highest 4 bits open
 800221e:	89fb      	ldrh	r3, [r7, #14]
 8002220:	0a1b      	lsrs	r3, r3, #8
 8002222:	b29b      	uxth	r3, r3
 8002224:	b2db      	uxtb	r3, r3
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	b2da      	uxtb	r2, r3
 800222c:	4b07      	ldr	r3, [pc, #28]	; (800224c <AD9914_Phase_Amp_Set+0xbc>)
 800222e:	701a      	strb	r2, [r3, #0]

	return Pha_Amp_update;
 8002230:	4b06      	ldr	r3, [pc, #24]	; (800224c <AD9914_Phase_Amp_Set+0xbc>)
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	45800000 	.word	0x45800000
 8002240:	3fe00000 	.word	0x3fe00000
 8002244:	43b40000 	.word	0x43b40000
 8002248:	47800000 	.word	0x47800000
 800224c:	200003b4 	.word	0x200003b4

08002250 <AD9914_IO_LOW>:

void AD9914_IO_LOW()
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD9914_RESET_GPIO_Port, AD9914_RESET_Pin, GPIO_PIN_RESET);
 8002254:	2200      	movs	r2, #0
 8002256:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800225a:	480d      	ldr	r0, [pc, #52]	; (8002290 <AD9914_IO_LOW+0x40>)
 800225c:	f001 fb10 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9914_IOUPDATE_GPIO_Port, AD9914_IOUPDATE_Pin, GPIO_PIN_RESET);
 8002260:	2200      	movs	r2, #0
 8002262:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002266:	480a      	ldr	r0, [pc, #40]	; (8002290 <AD9914_IO_LOW+0x40>)
 8002268:	f001 fb0a 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9914_SPI_CS_GPIO_Port, AD9914_SPI_CS_Pin, GPIO_PIN_RESET);
 800226c:	2200      	movs	r2, #0
 800226e:	2108      	movs	r1, #8
 8002270:	4808      	ldr	r0, [pc, #32]	; (8002294 <AD9914_IO_LOW+0x44>)
 8002272:	f001 fb05 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9914_SPI_CLK_GPIO_Port, AD9914_SPI_CLK_Pin, GPIO_PIN_RESET);
 8002276:	2200      	movs	r2, #0
 8002278:	2120      	movs	r1, #32
 800227a:	4806      	ldr	r0, [pc, #24]	; (8002294 <AD9914_IO_LOW+0x44>)
 800227c:	f001 fb00 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9914_SPI_MOSI_GPIO_Port, AD9914_SPI_MOSI_Pin, GPIO_PIN_RESET);
 8002280:	2200      	movs	r2, #0
 8002282:	2180      	movs	r1, #128	; 0x80
 8002284:	4803      	ldr	r0, [pc, #12]	; (8002294 <AD9914_IO_LOW+0x44>)
 8002286:	f001 fafb 	bl	8003880 <HAL_GPIO_WritePin>
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40020c00 	.word	0x40020c00
 8002294:	40020000 	.word	0x40020000

08002298 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800229c:	4b0e      	ldr	r3, [pc, #56]	; (80022d8 <HAL_Init+0x40>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a0d      	ldr	r2, [pc, #52]	; (80022d8 <HAL_Init+0x40>)
 80022a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022a8:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <HAL_Init+0x40>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <HAL_Init+0x40>)
 80022ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022b4:	4b08      	ldr	r3, [pc, #32]	; (80022d8 <HAL_Init+0x40>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a07      	ldr	r2, [pc, #28]	; (80022d8 <HAL_Init+0x40>)
 80022ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022c0:	2003      	movs	r0, #3
 80022c2:	f000 fd77 	bl	8002db4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022c6:	2000      	movs	r0, #0
 80022c8:	f000 f808 	bl	80022dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022cc:	f7ff fb90 	bl	80019f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40023c00 	.word	0x40023c00

080022dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022e4:	4b12      	ldr	r3, [pc, #72]	; (8002330 <HAL_InitTick+0x54>)
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	4b12      	ldr	r3, [pc, #72]	; (8002334 <HAL_InitTick+0x58>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	4619      	mov	r1, r3
 80022ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 fd8f 	bl	8002e1e <HAL_SYSTICK_Config>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e00e      	b.n	8002328 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b0f      	cmp	r3, #15
 800230e:	d80a      	bhi.n	8002326 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002310:	2200      	movs	r2, #0
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	f04f 30ff 	mov.w	r0, #4294967295
 8002318:	f000 fd57 	bl	8002dca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800231c:	4a06      	ldr	r2, [pc, #24]	; (8002338 <HAL_InitTick+0x5c>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002322:	2300      	movs	r3, #0
 8002324:	e000      	b.n	8002328 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
}
 8002328:	4618      	mov	r0, r3
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	20000000 	.word	0x20000000
 8002334:	20000008 	.word	0x20000008
 8002338:	20000004 	.word	0x20000004

0800233c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002340:	4b06      	ldr	r3, [pc, #24]	; (800235c <HAL_IncTick+0x20>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	461a      	mov	r2, r3
 8002346:	4b06      	ldr	r3, [pc, #24]	; (8002360 <HAL_IncTick+0x24>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4413      	add	r3, r2
 800234c:	4a04      	ldr	r2, [pc, #16]	; (8002360 <HAL_IncTick+0x24>)
 800234e:	6013      	str	r3, [r2, #0]
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	20000008 	.word	0x20000008
 8002360:	200003b8 	.word	0x200003b8

08002364 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  return uwTick;
 8002368:	4b03      	ldr	r3, [pc, #12]	; (8002378 <HAL_GetTick+0x14>)
 800236a:	681b      	ldr	r3, [r3, #0]
}
 800236c:	4618      	mov	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	200003b8 	.word	0x200003b8

0800237c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002384:	f7ff ffee 	bl	8002364 <HAL_GetTick>
 8002388:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002394:	d005      	beq.n	80023a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002396:	4b0a      	ldr	r3, [pc, #40]	; (80023c0 <HAL_Delay+0x44>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	461a      	mov	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023a2:	bf00      	nop
 80023a4:	f7ff ffde 	bl	8002364 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d8f7      	bhi.n	80023a4 <HAL_Delay+0x28>
  {
  }
}
 80023b4:	bf00      	nop
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000008 	.word	0x20000008

080023c4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80023c8:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <HAL_SuspendTick+0x1c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a04      	ldr	r2, [pc, #16]	; (80023e0 <HAL_SuspendTick+0x1c>)
 80023ce:	f023 0302 	bic.w	r3, r3, #2
 80023d2:	6013      	str	r3, [r2, #0]
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	e000e010 	.word	0xe000e010

080023e4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <HAL_ResumeTick+0x1c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a04      	ldr	r2, [pc, #16]	; (8002400 <HAL_ResumeTick+0x1c>)
 80023ee:	f043 0302 	orr.w	r3, r3, #2
 80023f2:	6013      	str	r3, [r2, #0]
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	e000e010 	.word	0xe000e010

08002404 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800240c:	2300      	movs	r3, #0
 800240e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e033      	b.n	8002482 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	2b00      	cmp	r3, #0
 8002420:	d109      	bne.n	8002436 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7fe fe48 	bl	80010b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f003 0310 	and.w	r3, r3, #16
 800243e:	2b00      	cmp	r3, #0
 8002440:	d118      	bne.n	8002474 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002446:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800244a:	f023 0302 	bic.w	r3, r3, #2
 800244e:	f043 0202 	orr.w	r2, r3, #2
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 fa5e 	bl	8002918 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002466:	f023 0303 	bic.w	r3, r3, #3
 800246a:	f043 0201 	orr.w	r2, r3, #1
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	641a      	str	r2, [r3, #64]	; 0x40
 8002472:	e001      	b.n	8002478 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002480:	7bfb      	ldrb	r3, [r7, #15]
}
 8002482:	4618      	mov	r0, r3
 8002484:	3710      	adds	r7, #16
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
	...

0800248c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d101      	bne.n	80024aa <HAL_ADC_Start_DMA+0x1e>
 80024a6:	2302      	movs	r3, #2
 80024a8:	e0e9      	b.n	800267e <HAL_ADC_Start_DMA+0x1f2>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2201      	movs	r2, #1
 80024ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d018      	beq.n	80024f2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 0201 	orr.w	r2, r2, #1
 80024ce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024d0:	4b6d      	ldr	r3, [pc, #436]	; (8002688 <HAL_ADC_Start_DMA+0x1fc>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a6d      	ldr	r2, [pc, #436]	; (800268c <HAL_ADC_Start_DMA+0x200>)
 80024d6:	fba2 2303 	umull	r2, r3, r2, r3
 80024da:	0c9a      	lsrs	r2, r3, #18
 80024dc:	4613      	mov	r3, r2
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	4413      	add	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024e4:	e002      	b.n	80024ec <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	3b01      	subs	r3, #1
 80024ea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1f9      	bne.n	80024e6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002500:	d107      	bne.n	8002512 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002510:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b01      	cmp	r3, #1
 800251e:	f040 80a1 	bne.w	8002664 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800252a:	f023 0301 	bic.w	r3, r3, #1
 800252e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002540:	2b00      	cmp	r3, #0
 8002542:	d007      	beq.n	8002554 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002548:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800254c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002558:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800255c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002560:	d106      	bne.n	8002570 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002566:	f023 0206 	bic.w	r2, r3, #6
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	645a      	str	r2, [r3, #68]	; 0x44
 800256e:	e002      	b.n	8002576 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800257e:	4b44      	ldr	r3, [pc, #272]	; (8002690 <HAL_ADC_Start_DMA+0x204>)
 8002580:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002586:	4a43      	ldr	r2, [pc, #268]	; (8002694 <HAL_ADC_Start_DMA+0x208>)
 8002588:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800258e:	4a42      	ldr	r2, [pc, #264]	; (8002698 <HAL_ADC_Start_DMA+0x20c>)
 8002590:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002596:	4a41      	ldr	r2, [pc, #260]	; (800269c <HAL_ADC_Start_DMA+0x210>)
 8002598:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80025a2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80025b2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025c2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	334c      	adds	r3, #76	; 0x4c
 80025ce:	4619      	mov	r1, r3
 80025d0:	68ba      	ldr	r2, [r7, #8]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f000 fcde 	bl	8002f94 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 031f 	and.w	r3, r3, #31
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d12a      	bne.n	800263a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a2d      	ldr	r2, [pc, #180]	; (80026a0 <HAL_ADC_Start_DMA+0x214>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d015      	beq.n	800261a <HAL_ADC_Start_DMA+0x18e>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a2c      	ldr	r2, [pc, #176]	; (80026a4 <HAL_ADC_Start_DMA+0x218>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d105      	bne.n	8002604 <HAL_ADC_Start_DMA+0x178>
 80025f8:	4b25      	ldr	r3, [pc, #148]	; (8002690 <HAL_ADC_Start_DMA+0x204>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00a      	beq.n	800261a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a27      	ldr	r2, [pc, #156]	; (80026a8 <HAL_ADC_Start_DMA+0x21c>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d136      	bne.n	800267c <HAL_ADC_Start_DMA+0x1f0>
 800260e:	4b20      	ldr	r3, [pc, #128]	; (8002690 <HAL_ADC_Start_DMA+0x204>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 0310 	and.w	r3, r3, #16
 8002616:	2b00      	cmp	r3, #0
 8002618:	d130      	bne.n	800267c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d129      	bne.n	800267c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	e020      	b.n	800267c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a18      	ldr	r2, [pc, #96]	; (80026a0 <HAL_ADC_Start_DMA+0x214>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d11b      	bne.n	800267c <HAL_ADC_Start_DMA+0x1f0>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d114      	bne.n	800267c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	e00b      	b.n	800267c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002668:	f043 0210 	orr.w	r2, r3, #16
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002674:	f043 0201 	orr.w	r2, r3, #1
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	20000000 	.word	0x20000000
 800268c:	431bde83 	.word	0x431bde83
 8002690:	40012300 	.word	0x40012300
 8002694:	08002b11 	.word	0x08002b11
 8002698:	08002bcb 	.word	0x08002bcb
 800269c:	08002be7 	.word	0x08002be7
 80026a0:	40012000 	.word	0x40012000
 80026a4:	40012100 	.word	0x40012100
 80026a8:	40012200 	.word	0x40012200

080026ac <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d101      	bne.n	80026f0 <HAL_ADC_ConfigChannel+0x1c>
 80026ec:	2302      	movs	r3, #2
 80026ee:	e105      	b.n	80028fc <HAL_ADC_ConfigChannel+0x228>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b09      	cmp	r3, #9
 80026fe:	d925      	bls.n	800274c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68d9      	ldr	r1, [r3, #12]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	b29b      	uxth	r3, r3
 800270c:	461a      	mov	r2, r3
 800270e:	4613      	mov	r3, r2
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	4413      	add	r3, r2
 8002714:	3b1e      	subs	r3, #30
 8002716:	2207      	movs	r2, #7
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43da      	mvns	r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	400a      	ands	r2, r1
 8002724:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68d9      	ldr	r1, [r3, #12]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	b29b      	uxth	r3, r3
 8002736:	4618      	mov	r0, r3
 8002738:	4603      	mov	r3, r0
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	4403      	add	r3, r0
 800273e:	3b1e      	subs	r3, #30
 8002740:	409a      	lsls	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	60da      	str	r2, [r3, #12]
 800274a:	e022      	b.n	8002792 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6919      	ldr	r1, [r3, #16]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	b29b      	uxth	r3, r3
 8002758:	461a      	mov	r2, r3
 800275a:	4613      	mov	r3, r2
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	4413      	add	r3, r2
 8002760:	2207      	movs	r2, #7
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	43da      	mvns	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	400a      	ands	r2, r1
 800276e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6919      	ldr	r1, [r3, #16]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	689a      	ldr	r2, [r3, #8]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	b29b      	uxth	r3, r3
 8002780:	4618      	mov	r0, r3
 8002782:	4603      	mov	r3, r0
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	4403      	add	r3, r0
 8002788:	409a      	lsls	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	430a      	orrs	r2, r1
 8002790:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b06      	cmp	r3, #6
 8002798:	d824      	bhi.n	80027e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	3b05      	subs	r3, #5
 80027ac:	221f      	movs	r2, #31
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43da      	mvns	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	400a      	ands	r2, r1
 80027ba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	4618      	mov	r0, r3
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	3b05      	subs	r3, #5
 80027d6:	fa00 f203 	lsl.w	r2, r0, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	430a      	orrs	r2, r1
 80027e0:	635a      	str	r2, [r3, #52]	; 0x34
 80027e2:	e04c      	b.n	800287e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	2b0c      	cmp	r3, #12
 80027ea:	d824      	bhi.n	8002836 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	4613      	mov	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	3b23      	subs	r3, #35	; 0x23
 80027fe:	221f      	movs	r2, #31
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43da      	mvns	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	400a      	ands	r2, r1
 800280c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	b29b      	uxth	r3, r3
 800281a:	4618      	mov	r0, r3
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	3b23      	subs	r3, #35	; 0x23
 8002828:	fa00 f203 	lsl.w	r2, r0, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	430a      	orrs	r2, r1
 8002832:	631a      	str	r2, [r3, #48]	; 0x30
 8002834:	e023      	b.n	800287e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	4613      	mov	r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4413      	add	r3, r2
 8002846:	3b41      	subs	r3, #65	; 0x41
 8002848:	221f      	movs	r2, #31
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43da      	mvns	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	400a      	ands	r2, r1
 8002856:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	b29b      	uxth	r3, r3
 8002864:	4618      	mov	r0, r3
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	4613      	mov	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4413      	add	r3, r2
 8002870:	3b41      	subs	r3, #65	; 0x41
 8002872:	fa00 f203 	lsl.w	r2, r0, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800287e:	4b22      	ldr	r3, [pc, #136]	; (8002908 <HAL_ADC_ConfigChannel+0x234>)
 8002880:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a21      	ldr	r2, [pc, #132]	; (800290c <HAL_ADC_ConfigChannel+0x238>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d109      	bne.n	80028a0 <HAL_ADC_ConfigChannel+0x1cc>
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2b12      	cmp	r3, #18
 8002892:	d105      	bne.n	80028a0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a19      	ldr	r2, [pc, #100]	; (800290c <HAL_ADC_ConfigChannel+0x238>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d123      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x21e>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b10      	cmp	r3, #16
 80028b0:	d003      	beq.n	80028ba <HAL_ADC_ConfigChannel+0x1e6>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2b11      	cmp	r3, #17
 80028b8:	d11b      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2b10      	cmp	r3, #16
 80028cc:	d111      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028ce:	4b10      	ldr	r3, [pc, #64]	; (8002910 <HAL_ADC_ConfigChannel+0x23c>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a10      	ldr	r2, [pc, #64]	; (8002914 <HAL_ADC_ConfigChannel+0x240>)
 80028d4:	fba2 2303 	umull	r2, r3, r2, r3
 80028d8:	0c9a      	lsrs	r2, r3, #18
 80028da:	4613      	mov	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	4413      	add	r3, r2
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028e4:	e002      	b.n	80028ec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	3b01      	subs	r3, #1
 80028ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f9      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	40012300 	.word	0x40012300
 800290c:	40012000 	.word	0x40012000
 8002910:	20000000 	.word	0x20000000
 8002914:	431bde83 	.word	0x431bde83

08002918 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002920:	4b79      	ldr	r3, [pc, #484]	; (8002b08 <ADC_Init+0x1f0>)
 8002922:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	431a      	orrs	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800294c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6859      	ldr	r1, [r3, #4]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	691b      	ldr	r3, [r3, #16]
 8002958:	021a      	lsls	r2, r3, #8
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002970:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6859      	ldr	r1, [r3, #4]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689a      	ldr	r2, [r3, #8]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689a      	ldr	r2, [r3, #8]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002992:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6899      	ldr	r1, [r3, #8]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68da      	ldr	r2, [r3, #12]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029aa:	4a58      	ldr	r2, [pc, #352]	; (8002b0c <ADC_Init+0x1f4>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d022      	beq.n	80029f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6899      	ldr	r1, [r3, #8]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	689a      	ldr	r2, [r3, #8]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6899      	ldr	r1, [r3, #8]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	e00f      	b.n	8002a16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a14:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0202 	bic.w	r2, r2, #2
 8002a24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	6899      	ldr	r1, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	7e1b      	ldrb	r3, [r3, #24]
 8002a30:	005a      	lsls	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d01b      	beq.n	8002a7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a52:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	685a      	ldr	r2, [r3, #4]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6859      	ldr	r1, [r3, #4]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	035a      	lsls	r2, r3, #13
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	605a      	str	r2, [r3, #4]
 8002a7a:	e007      	b.n	8002a8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	051a      	lsls	r2, r3, #20
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ac0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6899      	ldr	r1, [r3, #8]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ace:	025a      	lsls	r2, r3, #9
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ae6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6899      	ldr	r1, [r3, #8]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	029a      	lsls	r2, r3, #10
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	609a      	str	r2, [r3, #8]
}
 8002afc:	bf00      	nop
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	40012300 	.word	0x40012300
 8002b0c:	0f000001 	.word	0x0f000001

08002b10 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d13c      	bne.n	8002ba4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d12b      	bne.n	8002b9c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d127      	bne.n	8002b9c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b52:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d006      	beq.n	8002b68 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d119      	bne.n	8002b9c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0220 	bic.w	r2, r2, #32
 8002b76:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d105      	bne.n	8002b9c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b94:	f043 0201 	orr.w	r2, r3, #1
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f00a f875 	bl	800cc8c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002ba2:	e00e      	b.n	8002bc2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba8:	f003 0310 	and.w	r3, r3, #16
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d003      	beq.n	8002bb8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f7ff fd85 	bl	80026c0 <HAL_ADC_ErrorCallback>
}
 8002bb6:	e004      	b.n	8002bc2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	4798      	blx	r3
}
 8002bc2:	bf00      	nop
 8002bc4:	3710      	adds	r7, #16
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bd6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f7ff fd67 	bl	80026ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bde:	bf00      	nop
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b084      	sub	sp, #16
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bf2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2240      	movs	r2, #64	; 0x40
 8002bf8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfe:	f043 0204 	orr.w	r2, r3, #4
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002c06:	68f8      	ldr	r0, [r7, #12]
 8002c08:	f7ff fd5a 	bl	80026c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c0c:	bf00      	nop
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c24:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <__NVIC_SetPriorityGrouping+0x44>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c30:	4013      	ands	r3, r2
 8002c32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c46:	4a04      	ldr	r2, [pc, #16]	; (8002c58 <__NVIC_SetPriorityGrouping+0x44>)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	60d3      	str	r3, [r2, #12]
}
 8002c4c:	bf00      	nop
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c60:	4b04      	ldr	r3, [pc, #16]	; (8002c74 <__NVIC_GetPriorityGrouping+0x18>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	0a1b      	lsrs	r3, r3, #8
 8002c66:	f003 0307 	and.w	r3, r3, #7
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	e000ed00 	.word	0xe000ed00

08002c78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	db0b      	blt.n	8002ca2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c8a:	79fb      	ldrb	r3, [r7, #7]
 8002c8c:	f003 021f 	and.w	r2, r3, #31
 8002c90:	4907      	ldr	r1, [pc, #28]	; (8002cb0 <__NVIC_EnableIRQ+0x38>)
 8002c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c96:	095b      	lsrs	r3, r3, #5
 8002c98:	2001      	movs	r0, #1
 8002c9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ca2:	bf00      	nop
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	e000e100 	.word	0xe000e100

08002cb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	6039      	str	r1, [r7, #0]
 8002cbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	db0a      	blt.n	8002cde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	490c      	ldr	r1, [pc, #48]	; (8002d00 <__NVIC_SetPriority+0x4c>)
 8002cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd2:	0112      	lsls	r2, r2, #4
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cdc:	e00a      	b.n	8002cf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	b2da      	uxtb	r2, r3
 8002ce2:	4908      	ldr	r1, [pc, #32]	; (8002d04 <__NVIC_SetPriority+0x50>)
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	f003 030f 	and.w	r3, r3, #15
 8002cea:	3b04      	subs	r3, #4
 8002cec:	0112      	lsls	r2, r2, #4
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	761a      	strb	r2, [r3, #24]
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	e000e100 	.word	0xe000e100
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b089      	sub	sp, #36	; 0x24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	f1c3 0307 	rsb	r3, r3, #7
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	bf28      	it	cs
 8002d26:	2304      	movcs	r3, #4
 8002d28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	3304      	adds	r3, #4
 8002d2e:	2b06      	cmp	r3, #6
 8002d30:	d902      	bls.n	8002d38 <NVIC_EncodePriority+0x30>
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	3b03      	subs	r3, #3
 8002d36:	e000      	b.n	8002d3a <NVIC_EncodePriority+0x32>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43da      	mvns	r2, r3
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	401a      	ands	r2, r3
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d50:	f04f 31ff 	mov.w	r1, #4294967295
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5a:	43d9      	mvns	r1, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d60:	4313      	orrs	r3, r2
         );
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3724      	adds	r7, #36	; 0x24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
	...

08002d70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d80:	d301      	bcc.n	8002d86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d82:	2301      	movs	r3, #1
 8002d84:	e00f      	b.n	8002da6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d86:	4a0a      	ldr	r2, [pc, #40]	; (8002db0 <SysTick_Config+0x40>)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d8e:	210f      	movs	r1, #15
 8002d90:	f04f 30ff 	mov.w	r0, #4294967295
 8002d94:	f7ff ff8e 	bl	8002cb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d98:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <SysTick_Config+0x40>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d9e:	4b04      	ldr	r3, [pc, #16]	; (8002db0 <SysTick_Config+0x40>)
 8002da0:	2207      	movs	r2, #7
 8002da2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	e000e010 	.word	0xe000e010

08002db4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f7ff ff29 	bl	8002c14 <__NVIC_SetPriorityGrouping>
}
 8002dc2:	bf00      	nop
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b086      	sub	sp, #24
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	60b9      	str	r1, [r7, #8]
 8002dd4:	607a      	str	r2, [r7, #4]
 8002dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ddc:	f7ff ff3e 	bl	8002c5c <__NVIC_GetPriorityGrouping>
 8002de0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	68b9      	ldr	r1, [r7, #8]
 8002de6:	6978      	ldr	r0, [r7, #20]
 8002de8:	f7ff ff8e 	bl	8002d08 <NVIC_EncodePriority>
 8002dec:	4602      	mov	r2, r0
 8002dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002df2:	4611      	mov	r1, r2
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff ff5d 	bl	8002cb4 <__NVIC_SetPriority>
}
 8002dfa:	bf00      	nop
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b082      	sub	sp, #8
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	4603      	mov	r3, r0
 8002e0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff ff31 	bl	8002c78 <__NVIC_EnableIRQ>
}
 8002e16:	bf00      	nop
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b082      	sub	sp, #8
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7ff ffa2 	bl	8002d70 <SysTick_Config>
 8002e2c:	4603      	mov	r3, r0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3708      	adds	r7, #8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e40:	2300      	movs	r3, #0
 8002e42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e44:	f7ff fa8e 	bl	8002364 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d101      	bne.n	8002e54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e099      	b.n	8002f88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2202      	movs	r2, #2
 8002e58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0201 	bic.w	r2, r2, #1
 8002e72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e74:	e00f      	b.n	8002e96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e76:	f7ff fa75 	bl	8002364 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b05      	cmp	r3, #5
 8002e82:	d908      	bls.n	8002e96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2220      	movs	r2, #32
 8002e88:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e078      	b.n	8002f88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1e8      	bne.n	8002e76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	4b38      	ldr	r3, [pc, #224]	; (8002f90 <HAL_DMA_Init+0x158>)
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ec2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ece:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eec:	2b04      	cmp	r3, #4
 8002eee:	d107      	bne.n	8002f00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	697a      	ldr	r2, [r7, #20]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	697a      	ldr	r2, [r7, #20]
 8002f06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	f023 0307 	bic.w	r3, r3, #7
 8002f16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	d117      	bne.n	8002f5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00e      	beq.n	8002f5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f000 fa6f 	bl	8003420 <DMA_CheckFifoParam>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d008      	beq.n	8002f5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2240      	movs	r2, #64	; 0x40
 8002f4c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2201      	movs	r2, #1
 8002f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f56:	2301      	movs	r3, #1
 8002f58:	e016      	b.n	8002f88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 fa26 	bl	80033b4 <DMA_CalcBaseAndBitshift>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f70:	223f      	movs	r2, #63	; 0x3f
 8002f72:	409a      	lsls	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	f010803f 	.word	0xf010803f

08002f94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
 8002fa0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002faa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d101      	bne.n	8002fba <HAL_DMA_Start_IT+0x26>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e040      	b.n	800303c <HAL_DMA_Start_IT+0xa8>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d12f      	bne.n	800302e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2202      	movs	r2, #2
 8002fd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	68b9      	ldr	r1, [r7, #8]
 8002fe2:	68f8      	ldr	r0, [r7, #12]
 8002fe4:	f000 f9b8 	bl	8003358 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fec:	223f      	movs	r2, #63	; 0x3f
 8002fee:	409a      	lsls	r2, r3
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0216 	orr.w	r2, r2, #22
 8003002:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	2b00      	cmp	r3, #0
 800300a:	d007      	beq.n	800301c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f042 0208 	orr.w	r2, r2, #8
 800301a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f042 0201 	orr.w	r2, r2, #1
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	e005      	b.n	800303a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003036:	2302      	movs	r3, #2
 8003038:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800303a:	7dfb      	ldrb	r3, [r7, #23]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800304c:	2300      	movs	r3, #0
 800304e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003050:	4b8e      	ldr	r3, [pc, #568]	; (800328c <HAL_DMA_IRQHandler+0x248>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a8e      	ldr	r2, [pc, #568]	; (8003290 <HAL_DMA_IRQHandler+0x24c>)
 8003056:	fba2 2303 	umull	r2, r3, r2, r3
 800305a:	0a9b      	lsrs	r3, r3, #10
 800305c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003062:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800306e:	2208      	movs	r2, #8
 8003070:	409a      	lsls	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4013      	ands	r3, r2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d01a      	beq.n	80030b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	2b00      	cmp	r3, #0
 8003086:	d013      	beq.n	80030b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0204 	bic.w	r2, r2, #4
 8003096:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800309c:	2208      	movs	r2, #8
 800309e:	409a      	lsls	r2, r3
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a8:	f043 0201 	orr.w	r2, r3, #1
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b4:	2201      	movs	r2, #1
 80030b6:	409a      	lsls	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	4013      	ands	r3, r2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d012      	beq.n	80030e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00b      	beq.n	80030e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030d2:	2201      	movs	r2, #1
 80030d4:	409a      	lsls	r2, r3
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030de:	f043 0202 	orr.w	r2, r3, #2
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ea:	2204      	movs	r2, #4
 80030ec:	409a      	lsls	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	4013      	ands	r3, r2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d012      	beq.n	800311c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d00b      	beq.n	800311c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003108:	2204      	movs	r2, #4
 800310a:	409a      	lsls	r2, r3
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003114:	f043 0204 	orr.w	r2, r3, #4
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003120:	2210      	movs	r2, #16
 8003122:	409a      	lsls	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4013      	ands	r3, r2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d043      	beq.n	80031b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0308 	and.w	r3, r3, #8
 8003136:	2b00      	cmp	r3, #0
 8003138:	d03c      	beq.n	80031b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800313e:	2210      	movs	r2, #16
 8003140:	409a      	lsls	r2, r3
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d018      	beq.n	8003186 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d108      	bne.n	8003174 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	2b00      	cmp	r3, #0
 8003168:	d024      	beq.n	80031b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	4798      	blx	r3
 8003172:	e01f      	b.n	80031b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003178:	2b00      	cmp	r3, #0
 800317a:	d01b      	beq.n	80031b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	4798      	blx	r3
 8003184:	e016      	b.n	80031b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003190:	2b00      	cmp	r3, #0
 8003192:	d107      	bne.n	80031a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0208 	bic.w	r2, r2, #8
 80031a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b8:	2220      	movs	r2, #32
 80031ba:	409a      	lsls	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	4013      	ands	r3, r2
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 808f 	beq.w	80032e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0310 	and.w	r3, r3, #16
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f000 8087 	beq.w	80032e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031da:	2220      	movs	r2, #32
 80031dc:	409a      	lsls	r2, r3
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b05      	cmp	r3, #5
 80031ec:	d136      	bne.n	800325c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0216 	bic.w	r2, r2, #22
 80031fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	695a      	ldr	r2, [r3, #20]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800320c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003212:	2b00      	cmp	r3, #0
 8003214:	d103      	bne.n	800321e <HAL_DMA_IRQHandler+0x1da>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800321a:	2b00      	cmp	r3, #0
 800321c:	d007      	beq.n	800322e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 0208 	bic.w	r2, r2, #8
 800322c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003232:	223f      	movs	r2, #63	; 0x3f
 8003234:	409a      	lsls	r2, r3
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800324e:	2b00      	cmp	r3, #0
 8003250:	d07e      	beq.n	8003350 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	4798      	blx	r3
        }
        return;
 800325a:	e079      	b.n	8003350 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d01d      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10d      	bne.n	8003294 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327c:	2b00      	cmp	r3, #0
 800327e:	d031      	beq.n	80032e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	4798      	blx	r3
 8003288:	e02c      	b.n	80032e4 <HAL_DMA_IRQHandler+0x2a0>
 800328a:	bf00      	nop
 800328c:	20000000 	.word	0x20000000
 8003290:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003298:	2b00      	cmp	r3, #0
 800329a:	d023      	beq.n	80032e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	4798      	blx	r3
 80032a4:	e01e      	b.n	80032e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10f      	bne.n	80032d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f022 0210 	bic.w	r2, r2, #16
 80032c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d003      	beq.n	80032e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d032      	beq.n	8003352 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d022      	beq.n	800333e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2205      	movs	r2, #5
 80032fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0201 	bic.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	3301      	adds	r3, #1
 8003314:	60bb      	str	r3, [r7, #8]
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	429a      	cmp	r2, r3
 800331a:	d307      	bcc.n	800332c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1f2      	bne.n	8003310 <HAL_DMA_IRQHandler+0x2cc>
 800332a:	e000      	b.n	800332e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800332c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003342:	2b00      	cmp	r3, #0
 8003344:	d005      	beq.n	8003352 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	4798      	blx	r3
 800334e:	e000      	b.n	8003352 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003350:	bf00      	nop
    }
  }
}
 8003352:	3718      	adds	r7, #24
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
 8003364:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003374:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	2b40      	cmp	r3, #64	; 0x40
 8003384:	d108      	bne.n	8003398 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003396:	e007      	b.n	80033a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	60da      	str	r2, [r3, #12]
}
 80033a8:	bf00      	nop
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b085      	sub	sp, #20
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	3b10      	subs	r3, #16
 80033c4:	4a14      	ldr	r2, [pc, #80]	; (8003418 <DMA_CalcBaseAndBitshift+0x64>)
 80033c6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ca:	091b      	lsrs	r3, r3, #4
 80033cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033ce:	4a13      	ldr	r2, [pc, #76]	; (800341c <DMA_CalcBaseAndBitshift+0x68>)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	4413      	add	r3, r2
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	461a      	mov	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2b03      	cmp	r3, #3
 80033e0:	d909      	bls.n	80033f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033ea:	f023 0303 	bic.w	r3, r3, #3
 80033ee:	1d1a      	adds	r2, r3, #4
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	659a      	str	r2, [r3, #88]	; 0x58
 80033f4:	e007      	b.n	8003406 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033fe:	f023 0303 	bic.w	r3, r3, #3
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800340a:	4618      	mov	r0, r3
 800340c:	3714      	adds	r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	aaaaaaab 	.word	0xaaaaaaab
 800341c:	08013470 	.word	0x08013470

08003420 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003428:	2300      	movs	r3, #0
 800342a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003430:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d11f      	bne.n	800347a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	2b03      	cmp	r3, #3
 800343e:	d856      	bhi.n	80034ee <DMA_CheckFifoParam+0xce>
 8003440:	a201      	add	r2, pc, #4	; (adr r2, 8003448 <DMA_CheckFifoParam+0x28>)
 8003442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003446:	bf00      	nop
 8003448:	08003459 	.word	0x08003459
 800344c:	0800346b 	.word	0x0800346b
 8003450:	08003459 	.word	0x08003459
 8003454:	080034ef 	.word	0x080034ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800345c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d046      	beq.n	80034f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003468:	e043      	b.n	80034f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003472:	d140      	bne.n	80034f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003478:	e03d      	b.n	80034f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003482:	d121      	bne.n	80034c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2b03      	cmp	r3, #3
 8003488:	d837      	bhi.n	80034fa <DMA_CheckFifoParam+0xda>
 800348a:	a201      	add	r2, pc, #4	; (adr r2, 8003490 <DMA_CheckFifoParam+0x70>)
 800348c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003490:	080034a1 	.word	0x080034a1
 8003494:	080034a7 	.word	0x080034a7
 8003498:	080034a1 	.word	0x080034a1
 800349c:	080034b9 	.word	0x080034b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	73fb      	strb	r3, [r7, #15]
      break;
 80034a4:	e030      	b.n	8003508 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d025      	beq.n	80034fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034b6:	e022      	b.n	80034fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034c0:	d11f      	bne.n	8003502 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034c6:	e01c      	b.n	8003502 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d903      	bls.n	80034d6 <DMA_CheckFifoParam+0xb6>
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	d003      	beq.n	80034dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034d4:	e018      	b.n	8003508 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	73fb      	strb	r3, [r7, #15]
      break;
 80034da:	e015      	b.n	8003508 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00e      	beq.n	8003506 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	73fb      	strb	r3, [r7, #15]
      break;
 80034ec:	e00b      	b.n	8003506 <DMA_CheckFifoParam+0xe6>
      break;
 80034ee:	bf00      	nop
 80034f0:	e00a      	b.n	8003508 <DMA_CheckFifoParam+0xe8>
      break;
 80034f2:	bf00      	nop
 80034f4:	e008      	b.n	8003508 <DMA_CheckFifoParam+0xe8>
      break;
 80034f6:	bf00      	nop
 80034f8:	e006      	b.n	8003508 <DMA_CheckFifoParam+0xe8>
      break;
 80034fa:	bf00      	nop
 80034fc:	e004      	b.n	8003508 <DMA_CheckFifoParam+0xe8>
      break;
 80034fe:	bf00      	nop
 8003500:	e002      	b.n	8003508 <DMA_CheckFifoParam+0xe8>
      break;   
 8003502:	bf00      	nop
 8003504:	e000      	b.n	8003508 <DMA_CheckFifoParam+0xe8>
      break;
 8003506:	bf00      	nop
    }
  } 
  
  return status; 
 8003508:	7bfb      	ldrb	r3, [r7, #15]
}
 800350a:	4618      	mov	r0, r3
 800350c:	3714      	adds	r7, #20
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop

08003518 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003518:	b480      	push	{r7}
 800351a:	b089      	sub	sp, #36	; 0x24
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003526:	2300      	movs	r3, #0
 8003528:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800352a:	2300      	movs	r3, #0
 800352c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800352e:	2300      	movs	r3, #0
 8003530:	61fb      	str	r3, [r7, #28]
 8003532:	e16b      	b.n	800380c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003534:	2201      	movs	r2, #1
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	4013      	ands	r3, r2
 8003546:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	429a      	cmp	r2, r3
 800354e:	f040 815a 	bne.w	8003806 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f003 0303 	and.w	r3, r3, #3
 800355a:	2b01      	cmp	r3, #1
 800355c:	d005      	beq.n	800356a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003566:	2b02      	cmp	r3, #2
 8003568:	d130      	bne.n	80035cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	005b      	lsls	r3, r3, #1
 8003574:	2203      	movs	r2, #3
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	43db      	mvns	r3, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4013      	ands	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	68da      	ldr	r2, [r3, #12]
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4313      	orrs	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035a0:	2201      	movs	r2, #1
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	43db      	mvns	r3, r3
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	4013      	ands	r3, r2
 80035ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	091b      	lsrs	r3, r3, #4
 80035b6:	f003 0201 	and.w	r2, r3, #1
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f003 0303 	and.w	r3, r3, #3
 80035d4:	2b03      	cmp	r3, #3
 80035d6:	d017      	beq.n	8003608 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	2203      	movs	r2, #3
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	43db      	mvns	r3, r3
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	4013      	ands	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	fa02 f303 	lsl.w	r3, r2, r3
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	4313      	orrs	r3, r2
 8003600:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d123      	bne.n	800365c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	08da      	lsrs	r2, r3, #3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3208      	adds	r2, #8
 800361c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003620:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	220f      	movs	r2, #15
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	43db      	mvns	r3, r3
 8003632:	69ba      	ldr	r2, [r7, #24]
 8003634:	4013      	ands	r3, r2
 8003636:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4313      	orrs	r3, r2
 800364c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	08da      	lsrs	r2, r3, #3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	3208      	adds	r2, #8
 8003656:	69b9      	ldr	r1, [r7, #24]
 8003658:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	2203      	movs	r2, #3
 8003668:	fa02 f303 	lsl.w	r3, r2, r3
 800366c:	43db      	mvns	r3, r3
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	4013      	ands	r3, r2
 8003672:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 0203 	and.w	r2, r3, #3
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	4313      	orrs	r3, r2
 8003688:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 80b4 	beq.w	8003806 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	60fb      	str	r3, [r7, #12]
 80036a2:	4b60      	ldr	r3, [pc, #384]	; (8003824 <HAL_GPIO_Init+0x30c>)
 80036a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a6:	4a5f      	ldr	r2, [pc, #380]	; (8003824 <HAL_GPIO_Init+0x30c>)
 80036a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036ac:	6453      	str	r3, [r2, #68]	; 0x44
 80036ae:	4b5d      	ldr	r3, [pc, #372]	; (8003824 <HAL_GPIO_Init+0x30c>)
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036ba:	4a5b      	ldr	r2, [pc, #364]	; (8003828 <HAL_GPIO_Init+0x310>)
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	089b      	lsrs	r3, r3, #2
 80036c0:	3302      	adds	r3, #2
 80036c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	f003 0303 	and.w	r3, r3, #3
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	220f      	movs	r2, #15
 80036d2:	fa02 f303 	lsl.w	r3, r2, r3
 80036d6:	43db      	mvns	r3, r3
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	4013      	ands	r3, r2
 80036dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a52      	ldr	r2, [pc, #328]	; (800382c <HAL_GPIO_Init+0x314>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d02b      	beq.n	800373e <HAL_GPIO_Init+0x226>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a51      	ldr	r2, [pc, #324]	; (8003830 <HAL_GPIO_Init+0x318>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d025      	beq.n	800373a <HAL_GPIO_Init+0x222>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a50      	ldr	r2, [pc, #320]	; (8003834 <HAL_GPIO_Init+0x31c>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d01f      	beq.n	8003736 <HAL_GPIO_Init+0x21e>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a4f      	ldr	r2, [pc, #316]	; (8003838 <HAL_GPIO_Init+0x320>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d019      	beq.n	8003732 <HAL_GPIO_Init+0x21a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a4e      	ldr	r2, [pc, #312]	; (800383c <HAL_GPIO_Init+0x324>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d013      	beq.n	800372e <HAL_GPIO_Init+0x216>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a4d      	ldr	r2, [pc, #308]	; (8003840 <HAL_GPIO_Init+0x328>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d00d      	beq.n	800372a <HAL_GPIO_Init+0x212>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a4c      	ldr	r2, [pc, #304]	; (8003844 <HAL_GPIO_Init+0x32c>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d007      	beq.n	8003726 <HAL_GPIO_Init+0x20e>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a4b      	ldr	r2, [pc, #300]	; (8003848 <HAL_GPIO_Init+0x330>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d101      	bne.n	8003722 <HAL_GPIO_Init+0x20a>
 800371e:	2307      	movs	r3, #7
 8003720:	e00e      	b.n	8003740 <HAL_GPIO_Init+0x228>
 8003722:	2308      	movs	r3, #8
 8003724:	e00c      	b.n	8003740 <HAL_GPIO_Init+0x228>
 8003726:	2306      	movs	r3, #6
 8003728:	e00a      	b.n	8003740 <HAL_GPIO_Init+0x228>
 800372a:	2305      	movs	r3, #5
 800372c:	e008      	b.n	8003740 <HAL_GPIO_Init+0x228>
 800372e:	2304      	movs	r3, #4
 8003730:	e006      	b.n	8003740 <HAL_GPIO_Init+0x228>
 8003732:	2303      	movs	r3, #3
 8003734:	e004      	b.n	8003740 <HAL_GPIO_Init+0x228>
 8003736:	2302      	movs	r3, #2
 8003738:	e002      	b.n	8003740 <HAL_GPIO_Init+0x228>
 800373a:	2301      	movs	r3, #1
 800373c:	e000      	b.n	8003740 <HAL_GPIO_Init+0x228>
 800373e:	2300      	movs	r3, #0
 8003740:	69fa      	ldr	r2, [r7, #28]
 8003742:	f002 0203 	and.w	r2, r2, #3
 8003746:	0092      	lsls	r2, r2, #2
 8003748:	4093      	lsls	r3, r2
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	4313      	orrs	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003750:	4935      	ldr	r1, [pc, #212]	; (8003828 <HAL_GPIO_Init+0x310>)
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	089b      	lsrs	r3, r3, #2
 8003756:	3302      	adds	r3, #2
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800375e:	4b3b      	ldr	r3, [pc, #236]	; (800384c <HAL_GPIO_Init+0x334>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	43db      	mvns	r3, r3
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	4013      	ands	r3, r2
 800376c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800377a:	69ba      	ldr	r2, [r7, #24]
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	4313      	orrs	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003782:	4a32      	ldr	r2, [pc, #200]	; (800384c <HAL_GPIO_Init+0x334>)
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003788:	4b30      	ldr	r3, [pc, #192]	; (800384c <HAL_GPIO_Init+0x334>)
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	43db      	mvns	r3, r3
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	4013      	ands	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d003      	beq.n	80037ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037ac:	4a27      	ldr	r2, [pc, #156]	; (800384c <HAL_GPIO_Init+0x334>)
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037b2:	4b26      	ldr	r3, [pc, #152]	; (800384c <HAL_GPIO_Init+0x334>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	43db      	mvns	r3, r3
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	4013      	ands	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d003      	beq.n	80037d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037d6:	4a1d      	ldr	r2, [pc, #116]	; (800384c <HAL_GPIO_Init+0x334>)
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037dc:	4b1b      	ldr	r3, [pc, #108]	; (800384c <HAL_GPIO_Init+0x334>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	43db      	mvns	r3, r3
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	4013      	ands	r3, r2
 80037ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d003      	beq.n	8003800 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003800:	4a12      	ldr	r2, [pc, #72]	; (800384c <HAL_GPIO_Init+0x334>)
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	3301      	adds	r3, #1
 800380a:	61fb      	str	r3, [r7, #28]
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	2b0f      	cmp	r3, #15
 8003810:	f67f ae90 	bls.w	8003534 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003814:	bf00      	nop
 8003816:	bf00      	nop
 8003818:	3724      	adds	r7, #36	; 0x24
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	40023800 	.word	0x40023800
 8003828:	40013800 	.word	0x40013800
 800382c:	40020000 	.word	0x40020000
 8003830:	40020400 	.word	0x40020400
 8003834:	40020800 	.word	0x40020800
 8003838:	40020c00 	.word	0x40020c00
 800383c:	40021000 	.word	0x40021000
 8003840:	40021400 	.word	0x40021400
 8003844:	40021800 	.word	0x40021800
 8003848:	40021c00 	.word	0x40021c00
 800384c:	40013c00 	.word	0x40013c00

08003850 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003850:	b480      	push	{r7}
 8003852:	b085      	sub	sp, #20
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	460b      	mov	r3, r1
 800385a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691a      	ldr	r2, [r3, #16]
 8003860:	887b      	ldrh	r3, [r7, #2]
 8003862:	4013      	ands	r3, r2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d002      	beq.n	800386e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003868:	2301      	movs	r3, #1
 800386a:	73fb      	strb	r3, [r7, #15]
 800386c:	e001      	b.n	8003872 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800386e:	2300      	movs	r3, #0
 8003870:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003872:	7bfb      	ldrb	r3, [r7, #15]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3714      	adds	r7, #20
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	460b      	mov	r3, r1
 800388a:	807b      	strh	r3, [r7, #2]
 800388c:	4613      	mov	r3, r2
 800388e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003890:	787b      	ldrb	r3, [r7, #1]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003896:	887a      	ldrh	r2, [r7, #2]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800389c:	e003      	b.n	80038a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800389e:	887b      	ldrh	r3, [r7, #2]
 80038a0:	041a      	lsls	r2, r3, #16
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	619a      	str	r2, [r3, #24]
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
	...

080038b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	4603      	mov	r3, r0
 80038bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038be:	4b08      	ldr	r3, [pc, #32]	; (80038e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038c0:	695a      	ldr	r2, [r3, #20]
 80038c2:	88fb      	ldrh	r3, [r7, #6]
 80038c4:	4013      	ands	r3, r2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d006      	beq.n	80038d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038ca:	4a05      	ldr	r2, [pc, #20]	; (80038e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038cc:	88fb      	ldrh	r3, [r7, #6]
 80038ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038d0:	88fb      	ldrh	r3, [r7, #6]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f009 fc96 	bl	800d204 <HAL_GPIO_EXTI_Callback>
  }
}
 80038d8:	bf00      	nop
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40013c00 	.word	0x40013c00

080038e4 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	460b      	mov	r3, r1
 80038ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 80038f0:	4b10      	ldr	r3, [pc, #64]	; (8003934 <HAL_PWR_EnterSTOPMode+0x50>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f023 0203 	bic.w	r2, r3, #3
 80038f8:	490e      	ldr	r1, [pc, #56]	; (8003934 <HAL_PWR_EnterSTOPMode+0x50>)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003900:	4b0d      	ldr	r3, [pc, #52]	; (8003938 <HAL_PWR_EnterSTOPMode+0x54>)
 8003902:	691b      	ldr	r3, [r3, #16]
 8003904:	4a0c      	ldr	r2, [pc, #48]	; (8003938 <HAL_PWR_EnterSTOPMode+0x54>)
 8003906:	f043 0304 	orr.w	r3, r3, #4
 800390a:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800390c:	78fb      	ldrb	r3, [r7, #3]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d101      	bne.n	8003916 <HAL_PWR_EnterSTOPMode+0x32>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8003912:	bf30      	wfi
 8003914:	e002      	b.n	800391c <HAL_PWR_EnterSTOPMode+0x38>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003916:	bf40      	sev
    __WFE();
 8003918:	bf20      	wfe
    __WFE();
 800391a:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 800391c:	4b06      	ldr	r3, [pc, #24]	; (8003938 <HAL_PWR_EnterSTOPMode+0x54>)
 800391e:	691b      	ldr	r3, [r3, #16]
 8003920:	4a05      	ldr	r2, [pc, #20]	; (8003938 <HAL_PWR_EnterSTOPMode+0x54>)
 8003922:	f023 0304 	bic.w	r3, r3, #4
 8003926:	6113      	str	r3, [r2, #16]
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	40007000 	.word	0x40007000
 8003938:	e000ed00 	.word	0xe000ed00

0800393c <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8003940:	4b08      	ldr	r3, [pc, #32]	; (8003964 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a07      	ldr	r2, [pc, #28]	; (8003964 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8003946:	f043 0302 	orr.w	r3, r3, #2
 800394a:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800394c:	4b06      	ldr	r3, [pc, #24]	; (8003968 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	4a05      	ldr	r2, [pc, #20]	; (8003968 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8003952:	f043 0304 	orr.w	r3, r3, #4
 8003956:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8003958:	bf30      	wfi
}
 800395a:	bf00      	nop
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	40007000 	.word	0x40007000
 8003968:	e000ed00 	.word	0xe000ed00

0800396c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d101      	bne.n	800397e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e267      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b00      	cmp	r3, #0
 8003988:	d075      	beq.n	8003a76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800398a:	4b88      	ldr	r3, [pc, #544]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	2b04      	cmp	r3, #4
 8003994:	d00c      	beq.n	80039b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003996:	4b85      	ldr	r3, [pc, #532]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d112      	bne.n	80039c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039a2:	4b82      	ldr	r3, [pc, #520]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039ae:	d10b      	bne.n	80039c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b0:	4b7e      	ldr	r3, [pc, #504]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d05b      	beq.n	8003a74 <HAL_RCC_OscConfig+0x108>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d157      	bne.n	8003a74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e242      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039d0:	d106      	bne.n	80039e0 <HAL_RCC_OscConfig+0x74>
 80039d2:	4b76      	ldr	r3, [pc, #472]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a75      	ldr	r2, [pc, #468]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 80039d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039dc:	6013      	str	r3, [r2, #0]
 80039de:	e01d      	b.n	8003a1c <HAL_RCC_OscConfig+0xb0>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039e8:	d10c      	bne.n	8003a04 <HAL_RCC_OscConfig+0x98>
 80039ea:	4b70      	ldr	r3, [pc, #448]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a6f      	ldr	r2, [pc, #444]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 80039f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	4b6d      	ldr	r3, [pc, #436]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a6c      	ldr	r2, [pc, #432]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 80039fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	e00b      	b.n	8003a1c <HAL_RCC_OscConfig+0xb0>
 8003a04:	4b69      	ldr	r3, [pc, #420]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a68      	ldr	r2, [pc, #416]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003a0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a0e:	6013      	str	r3, [r2, #0]
 8003a10:	4b66      	ldr	r3, [pc, #408]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a65      	ldr	r2, [pc, #404]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003a16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d013      	beq.n	8003a4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a24:	f7fe fc9e 	bl	8002364 <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a2c:	f7fe fc9a 	bl	8002364 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b64      	cmp	r3, #100	; 0x64
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e207      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a3e:	4b5b      	ldr	r3, [pc, #364]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0f0      	beq.n	8003a2c <HAL_RCC_OscConfig+0xc0>
 8003a4a:	e014      	b.n	8003a76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4c:	f7fe fc8a 	bl	8002364 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a54:	f7fe fc86 	bl	8002364 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b64      	cmp	r3, #100	; 0x64
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e1f3      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a66:	4b51      	ldr	r3, [pc, #324]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f0      	bne.n	8003a54 <HAL_RCC_OscConfig+0xe8>
 8003a72:	e000      	b.n	8003a76 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d063      	beq.n	8003b4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a82:	4b4a      	ldr	r3, [pc, #296]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f003 030c 	and.w	r3, r3, #12
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00b      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a8e:	4b47      	ldr	r3, [pc, #284]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a96:	2b08      	cmp	r3, #8
 8003a98:	d11c      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a9a:	4b44      	ldr	r3, [pc, #272]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d116      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aa6:	4b41      	ldr	r3, [pc, #260]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d005      	beq.n	8003abe <HAL_RCC_OscConfig+0x152>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d001      	beq.n	8003abe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e1c7      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003abe:	4b3b      	ldr	r3, [pc, #236]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	4937      	ldr	r1, [pc, #220]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ad2:	e03a      	b.n	8003b4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d020      	beq.n	8003b1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003adc:	4b34      	ldr	r3, [pc, #208]	; (8003bb0 <HAL_RCC_OscConfig+0x244>)
 8003ade:	2201      	movs	r2, #1
 8003ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae2:	f7fe fc3f 	bl	8002364 <HAL_GetTick>
 8003ae6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ae8:	e008      	b.n	8003afc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aea:	f7fe fc3b 	bl	8002364 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d901      	bls.n	8003afc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e1a8      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003afc:	4b2b      	ldr	r3, [pc, #172]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d0f0      	beq.n	8003aea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b08:	4b28      	ldr	r3, [pc, #160]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	4925      	ldr	r1, [pc, #148]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	600b      	str	r3, [r1, #0]
 8003b1c:	e015      	b.n	8003b4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b1e:	4b24      	ldr	r3, [pc, #144]	; (8003bb0 <HAL_RCC_OscConfig+0x244>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b24:	f7fe fc1e 	bl	8002364 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b2c:	f7fe fc1a 	bl	8002364 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e187      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b3e:	4b1b      	ldr	r3, [pc, #108]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0308 	and.w	r3, r3, #8
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d036      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d016      	beq.n	8003b8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b5e:	4b15      	ldr	r3, [pc, #84]	; (8003bb4 <HAL_RCC_OscConfig+0x248>)
 8003b60:	2201      	movs	r2, #1
 8003b62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b64:	f7fe fbfe 	bl	8002364 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b6c:	f7fe fbfa 	bl	8002364 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e167      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b7e:	4b0b      	ldr	r3, [pc, #44]	; (8003bac <HAL_RCC_OscConfig+0x240>)
 8003b80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d0f0      	beq.n	8003b6c <HAL_RCC_OscConfig+0x200>
 8003b8a:	e01b      	b.n	8003bc4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b8c:	4b09      	ldr	r3, [pc, #36]	; (8003bb4 <HAL_RCC_OscConfig+0x248>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b92:	f7fe fbe7 	bl	8002364 <HAL_GetTick>
 8003b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b98:	e00e      	b.n	8003bb8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b9a:	f7fe fbe3 	bl	8002364 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d907      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e150      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	42470000 	.word	0x42470000
 8003bb4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bb8:	4b88      	ldr	r3, [pc, #544]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003bba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d1ea      	bne.n	8003b9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 8097 	beq.w	8003d00 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bd6:	4b81      	ldr	r3, [pc, #516]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10f      	bne.n	8003c02 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003be2:	2300      	movs	r3, #0
 8003be4:	60bb      	str	r3, [r7, #8]
 8003be6:	4b7d      	ldr	r3, [pc, #500]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	4a7c      	ldr	r2, [pc, #496]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8003bf2:	4b7a      	ldr	r3, [pc, #488]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bfa:	60bb      	str	r3, [r7, #8]
 8003bfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c02:	4b77      	ldr	r3, [pc, #476]	; (8003de0 <HAL_RCC_OscConfig+0x474>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d118      	bne.n	8003c40 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c0e:	4b74      	ldr	r3, [pc, #464]	; (8003de0 <HAL_RCC_OscConfig+0x474>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a73      	ldr	r2, [pc, #460]	; (8003de0 <HAL_RCC_OscConfig+0x474>)
 8003c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c1a:	f7fe fba3 	bl	8002364 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c22:	f7fe fb9f 	bl	8002364 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e10c      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c34:	4b6a      	ldr	r3, [pc, #424]	; (8003de0 <HAL_RCC_OscConfig+0x474>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d0f0      	beq.n	8003c22 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d106      	bne.n	8003c56 <HAL_RCC_OscConfig+0x2ea>
 8003c48:	4b64      	ldr	r3, [pc, #400]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c4c:	4a63      	ldr	r2, [pc, #396]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c4e:	f043 0301 	orr.w	r3, r3, #1
 8003c52:	6713      	str	r3, [r2, #112]	; 0x70
 8003c54:	e01c      	b.n	8003c90 <HAL_RCC_OscConfig+0x324>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b05      	cmp	r3, #5
 8003c5c:	d10c      	bne.n	8003c78 <HAL_RCC_OscConfig+0x30c>
 8003c5e:	4b5f      	ldr	r3, [pc, #380]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c62:	4a5e      	ldr	r2, [pc, #376]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c64:	f043 0304 	orr.w	r3, r3, #4
 8003c68:	6713      	str	r3, [r2, #112]	; 0x70
 8003c6a:	4b5c      	ldr	r3, [pc, #368]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6e:	4a5b      	ldr	r2, [pc, #364]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c70:	f043 0301 	orr.w	r3, r3, #1
 8003c74:	6713      	str	r3, [r2, #112]	; 0x70
 8003c76:	e00b      	b.n	8003c90 <HAL_RCC_OscConfig+0x324>
 8003c78:	4b58      	ldr	r3, [pc, #352]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c7c:	4a57      	ldr	r2, [pc, #348]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c7e:	f023 0301 	bic.w	r3, r3, #1
 8003c82:	6713      	str	r3, [r2, #112]	; 0x70
 8003c84:	4b55      	ldr	r3, [pc, #340]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c88:	4a54      	ldr	r2, [pc, #336]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003c8a:	f023 0304 	bic.w	r3, r3, #4
 8003c8e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d015      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c98:	f7fe fb64 	bl	8002364 <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c9e:	e00a      	b.n	8003cb6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ca0:	f7fe fb60 	bl	8002364 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e0cb      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb6:	4b49      	ldr	r3, [pc, #292]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d0ee      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x334>
 8003cc2:	e014      	b.n	8003cee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cc4:	f7fe fb4e 	bl	8002364 <HAL_GetTick>
 8003cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cca:	e00a      	b.n	8003ce2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ccc:	f7fe fb4a 	bl	8002364 <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e0b5      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ce2:	4b3e      	ldr	r3, [pc, #248]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d1ee      	bne.n	8003ccc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cee:	7dfb      	ldrb	r3, [r7, #23]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d105      	bne.n	8003d00 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cf4:	4b39      	ldr	r3, [pc, #228]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf8:	4a38      	ldr	r2, [pc, #224]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003cfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cfe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f000 80a1 	beq.w	8003e4c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d0a:	4b34      	ldr	r3, [pc, #208]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 030c 	and.w	r3, r3, #12
 8003d12:	2b08      	cmp	r3, #8
 8003d14:	d05c      	beq.n	8003dd0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d141      	bne.n	8003da2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d1e:	4b31      	ldr	r3, [pc, #196]	; (8003de4 <HAL_RCC_OscConfig+0x478>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d24:	f7fe fb1e 	bl	8002364 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d2c:	f7fe fb1a 	bl	8002364 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e087      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d3e:	4b27      	ldr	r3, [pc, #156]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1f0      	bne.n	8003d2c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	69da      	ldr	r2, [r3, #28]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d58:	019b      	lsls	r3, r3, #6
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d60:	085b      	lsrs	r3, r3, #1
 8003d62:	3b01      	subs	r3, #1
 8003d64:	041b      	lsls	r3, r3, #16
 8003d66:	431a      	orrs	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d6c:	061b      	lsls	r3, r3, #24
 8003d6e:	491b      	ldr	r1, [pc, #108]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d74:	4b1b      	ldr	r3, [pc, #108]	; (8003de4 <HAL_RCC_OscConfig+0x478>)
 8003d76:	2201      	movs	r2, #1
 8003d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7a:	f7fe faf3 	bl	8002364 <HAL_GetTick>
 8003d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d80:	e008      	b.n	8003d94 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d82:	f7fe faef 	bl	8002364 <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d901      	bls.n	8003d94 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e05c      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d94:	4b11      	ldr	r3, [pc, #68]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d0f0      	beq.n	8003d82 <HAL_RCC_OscConfig+0x416>
 8003da0:	e054      	b.n	8003e4c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003da2:	4b10      	ldr	r3, [pc, #64]	; (8003de4 <HAL_RCC_OscConfig+0x478>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da8:	f7fe fadc 	bl	8002364 <HAL_GetTick>
 8003dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dae:	e008      	b.n	8003dc2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003db0:	f7fe fad8 	bl	8002364 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d901      	bls.n	8003dc2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e045      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dc2:	4b06      	ldr	r3, [pc, #24]	; (8003ddc <HAL_RCC_OscConfig+0x470>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f0      	bne.n	8003db0 <HAL_RCC_OscConfig+0x444>
 8003dce:	e03d      	b.n	8003e4c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d107      	bne.n	8003de8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e038      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
 8003ddc:	40023800 	.word	0x40023800
 8003de0:	40007000 	.word	0x40007000
 8003de4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003de8:	4b1b      	ldr	r3, [pc, #108]	; (8003e58 <HAL_RCC_OscConfig+0x4ec>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d028      	beq.n	8003e48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d121      	bne.n	8003e48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d11a      	bne.n	8003e48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e18:	4013      	ands	r3, r2
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d111      	bne.n	8003e48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e2e:	085b      	lsrs	r3, r3, #1
 8003e30:	3b01      	subs	r3, #1
 8003e32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d107      	bne.n	8003e48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d001      	beq.n	8003e4c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e000      	b.n	8003e4e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3718      	adds	r7, #24
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	40023800 	.word	0x40023800

08003e5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e0cc      	b.n	800400a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e70:	4b68      	ldr	r3, [pc, #416]	; (8004014 <HAL_RCC_ClockConfig+0x1b8>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0307 	and.w	r3, r3, #7
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d90c      	bls.n	8003e98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e7e:	4b65      	ldr	r3, [pc, #404]	; (8004014 <HAL_RCC_ClockConfig+0x1b8>)
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	b2d2      	uxtb	r2, r2
 8003e84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e86:	4b63      	ldr	r3, [pc, #396]	; (8004014 <HAL_RCC_ClockConfig+0x1b8>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d001      	beq.n	8003e98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0b8      	b.n	800400a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d020      	beq.n	8003ee6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d005      	beq.n	8003ebc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003eb0:	4b59      	ldr	r3, [pc, #356]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	4a58      	ldr	r2, [pc, #352]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003eba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0308 	and.w	r3, r3, #8
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d005      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ec8:	4b53      	ldr	r3, [pc, #332]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	4a52      	ldr	r2, [pc, #328]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003ece:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003ed2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ed4:	4b50      	ldr	r3, [pc, #320]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	494d      	ldr	r1, [pc, #308]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d044      	beq.n	8003f7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d107      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003efa:	4b47      	ldr	r3, [pc, #284]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d119      	bne.n	8003f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e07f      	b.n	800400a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d003      	beq.n	8003f1a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f16:	2b03      	cmp	r3, #3
 8003f18:	d107      	bne.n	8003f2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f1a:	4b3f      	ldr	r3, [pc, #252]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d109      	bne.n	8003f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e06f      	b.n	800400a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f2a:	4b3b      	ldr	r3, [pc, #236]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e067      	b.n	800400a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f3a:	4b37      	ldr	r3, [pc, #220]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f023 0203 	bic.w	r2, r3, #3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	4934      	ldr	r1, [pc, #208]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f4c:	f7fe fa0a 	bl	8002364 <HAL_GetTick>
 8003f50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f52:	e00a      	b.n	8003f6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f54:	f7fe fa06 	bl	8002364 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e04f      	b.n	800400a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f6a:	4b2b      	ldr	r3, [pc, #172]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 020c 	and.w	r2, r3, #12
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d1eb      	bne.n	8003f54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f7c:	4b25      	ldr	r3, [pc, #148]	; (8004014 <HAL_RCC_ClockConfig+0x1b8>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0307 	and.w	r3, r3, #7
 8003f84:	683a      	ldr	r2, [r7, #0]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d20c      	bcs.n	8003fa4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f8a:	4b22      	ldr	r3, [pc, #136]	; (8004014 <HAL_RCC_ClockConfig+0x1b8>)
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	b2d2      	uxtb	r2, r2
 8003f90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f92:	4b20      	ldr	r3, [pc, #128]	; (8004014 <HAL_RCC_ClockConfig+0x1b8>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0307 	and.w	r3, r3, #7
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d001      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e032      	b.n	800400a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0304 	and.w	r3, r3, #4
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d008      	beq.n	8003fc2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fb0:	4b19      	ldr	r3, [pc, #100]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	4916      	ldr	r1, [pc, #88]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0308 	and.w	r3, r3, #8
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d009      	beq.n	8003fe2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fce:	4b12      	ldr	r3, [pc, #72]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	490e      	ldr	r1, [pc, #56]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fe2:	f000 f821 	bl	8004028 <HAL_RCC_GetSysClockFreq>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	4b0b      	ldr	r3, [pc, #44]	; (8004018 <HAL_RCC_ClockConfig+0x1bc>)
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	091b      	lsrs	r3, r3, #4
 8003fee:	f003 030f 	and.w	r3, r3, #15
 8003ff2:	490a      	ldr	r1, [pc, #40]	; (800401c <HAL_RCC_ClockConfig+0x1c0>)
 8003ff4:	5ccb      	ldrb	r3, [r1, r3]
 8003ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8003ffa:	4a09      	ldr	r2, [pc, #36]	; (8004020 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ffe:	4b09      	ldr	r3, [pc, #36]	; (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f7fe f96a 	bl	80022dc <HAL_InitTick>

  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3710      	adds	r7, #16
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	40023c00 	.word	0x40023c00
 8004018:	40023800 	.word	0x40023800
 800401c:	08013448 	.word	0x08013448
 8004020:	20000000 	.word	0x20000000
 8004024:	20000004 	.word	0x20000004

08004028 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800402c:	b094      	sub	sp, #80	; 0x50
 800402e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004030:	2300      	movs	r3, #0
 8004032:	647b      	str	r3, [r7, #68]	; 0x44
 8004034:	2300      	movs	r3, #0
 8004036:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004038:	2300      	movs	r3, #0
 800403a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800403c:	2300      	movs	r3, #0
 800403e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004040:	4b79      	ldr	r3, [pc, #484]	; (8004228 <HAL_RCC_GetSysClockFreq+0x200>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f003 030c 	and.w	r3, r3, #12
 8004048:	2b08      	cmp	r3, #8
 800404a:	d00d      	beq.n	8004068 <HAL_RCC_GetSysClockFreq+0x40>
 800404c:	2b08      	cmp	r3, #8
 800404e:	f200 80e1 	bhi.w	8004214 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004052:	2b00      	cmp	r3, #0
 8004054:	d002      	beq.n	800405c <HAL_RCC_GetSysClockFreq+0x34>
 8004056:	2b04      	cmp	r3, #4
 8004058:	d003      	beq.n	8004062 <HAL_RCC_GetSysClockFreq+0x3a>
 800405a:	e0db      	b.n	8004214 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800405c:	4b73      	ldr	r3, [pc, #460]	; (800422c <HAL_RCC_GetSysClockFreq+0x204>)
 800405e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004060:	e0db      	b.n	800421a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004062:	4b73      	ldr	r3, [pc, #460]	; (8004230 <HAL_RCC_GetSysClockFreq+0x208>)
 8004064:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004066:	e0d8      	b.n	800421a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004068:	4b6f      	ldr	r3, [pc, #444]	; (8004228 <HAL_RCC_GetSysClockFreq+0x200>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004070:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004072:	4b6d      	ldr	r3, [pc, #436]	; (8004228 <HAL_RCC_GetSysClockFreq+0x200>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d063      	beq.n	8004146 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800407e:	4b6a      	ldr	r3, [pc, #424]	; (8004228 <HAL_RCC_GetSysClockFreq+0x200>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	099b      	lsrs	r3, r3, #6
 8004084:	2200      	movs	r2, #0
 8004086:	63bb      	str	r3, [r7, #56]	; 0x38
 8004088:	63fa      	str	r2, [r7, #60]	; 0x3c
 800408a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800408c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004090:	633b      	str	r3, [r7, #48]	; 0x30
 8004092:	2300      	movs	r3, #0
 8004094:	637b      	str	r3, [r7, #52]	; 0x34
 8004096:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800409a:	4622      	mov	r2, r4
 800409c:	462b      	mov	r3, r5
 800409e:	f04f 0000 	mov.w	r0, #0
 80040a2:	f04f 0100 	mov.w	r1, #0
 80040a6:	0159      	lsls	r1, r3, #5
 80040a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040ac:	0150      	lsls	r0, r2, #5
 80040ae:	4602      	mov	r2, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	4621      	mov	r1, r4
 80040b4:	1a51      	subs	r1, r2, r1
 80040b6:	6139      	str	r1, [r7, #16]
 80040b8:	4629      	mov	r1, r5
 80040ba:	eb63 0301 	sbc.w	r3, r3, r1
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	f04f 0200 	mov.w	r2, #0
 80040c4:	f04f 0300 	mov.w	r3, #0
 80040c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040cc:	4659      	mov	r1, fp
 80040ce:	018b      	lsls	r3, r1, #6
 80040d0:	4651      	mov	r1, sl
 80040d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040d6:	4651      	mov	r1, sl
 80040d8:	018a      	lsls	r2, r1, #6
 80040da:	4651      	mov	r1, sl
 80040dc:	ebb2 0801 	subs.w	r8, r2, r1
 80040e0:	4659      	mov	r1, fp
 80040e2:	eb63 0901 	sbc.w	r9, r3, r1
 80040e6:	f04f 0200 	mov.w	r2, #0
 80040ea:	f04f 0300 	mov.w	r3, #0
 80040ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040fa:	4690      	mov	r8, r2
 80040fc:	4699      	mov	r9, r3
 80040fe:	4623      	mov	r3, r4
 8004100:	eb18 0303 	adds.w	r3, r8, r3
 8004104:	60bb      	str	r3, [r7, #8]
 8004106:	462b      	mov	r3, r5
 8004108:	eb49 0303 	adc.w	r3, r9, r3
 800410c:	60fb      	str	r3, [r7, #12]
 800410e:	f04f 0200 	mov.w	r2, #0
 8004112:	f04f 0300 	mov.w	r3, #0
 8004116:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800411a:	4629      	mov	r1, r5
 800411c:	024b      	lsls	r3, r1, #9
 800411e:	4621      	mov	r1, r4
 8004120:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004124:	4621      	mov	r1, r4
 8004126:	024a      	lsls	r2, r1, #9
 8004128:	4610      	mov	r0, r2
 800412a:	4619      	mov	r1, r3
 800412c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800412e:	2200      	movs	r2, #0
 8004130:	62bb      	str	r3, [r7, #40]	; 0x28
 8004132:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004134:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004138:	f7fc fda6 	bl	8000c88 <__aeabi_uldivmod>
 800413c:	4602      	mov	r2, r0
 800413e:	460b      	mov	r3, r1
 8004140:	4613      	mov	r3, r2
 8004142:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004144:	e058      	b.n	80041f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004146:	4b38      	ldr	r3, [pc, #224]	; (8004228 <HAL_RCC_GetSysClockFreq+0x200>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	099b      	lsrs	r3, r3, #6
 800414c:	2200      	movs	r2, #0
 800414e:	4618      	mov	r0, r3
 8004150:	4611      	mov	r1, r2
 8004152:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004156:	623b      	str	r3, [r7, #32]
 8004158:	2300      	movs	r3, #0
 800415a:	627b      	str	r3, [r7, #36]	; 0x24
 800415c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004160:	4642      	mov	r2, r8
 8004162:	464b      	mov	r3, r9
 8004164:	f04f 0000 	mov.w	r0, #0
 8004168:	f04f 0100 	mov.w	r1, #0
 800416c:	0159      	lsls	r1, r3, #5
 800416e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004172:	0150      	lsls	r0, r2, #5
 8004174:	4602      	mov	r2, r0
 8004176:	460b      	mov	r3, r1
 8004178:	4641      	mov	r1, r8
 800417a:	ebb2 0a01 	subs.w	sl, r2, r1
 800417e:	4649      	mov	r1, r9
 8004180:	eb63 0b01 	sbc.w	fp, r3, r1
 8004184:	f04f 0200 	mov.w	r2, #0
 8004188:	f04f 0300 	mov.w	r3, #0
 800418c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004190:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004194:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004198:	ebb2 040a 	subs.w	r4, r2, sl
 800419c:	eb63 050b 	sbc.w	r5, r3, fp
 80041a0:	f04f 0200 	mov.w	r2, #0
 80041a4:	f04f 0300 	mov.w	r3, #0
 80041a8:	00eb      	lsls	r3, r5, #3
 80041aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041ae:	00e2      	lsls	r2, r4, #3
 80041b0:	4614      	mov	r4, r2
 80041b2:	461d      	mov	r5, r3
 80041b4:	4643      	mov	r3, r8
 80041b6:	18e3      	adds	r3, r4, r3
 80041b8:	603b      	str	r3, [r7, #0]
 80041ba:	464b      	mov	r3, r9
 80041bc:	eb45 0303 	adc.w	r3, r5, r3
 80041c0:	607b      	str	r3, [r7, #4]
 80041c2:	f04f 0200 	mov.w	r2, #0
 80041c6:	f04f 0300 	mov.w	r3, #0
 80041ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041ce:	4629      	mov	r1, r5
 80041d0:	028b      	lsls	r3, r1, #10
 80041d2:	4621      	mov	r1, r4
 80041d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041d8:	4621      	mov	r1, r4
 80041da:	028a      	lsls	r2, r1, #10
 80041dc:	4610      	mov	r0, r2
 80041de:	4619      	mov	r1, r3
 80041e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041e2:	2200      	movs	r2, #0
 80041e4:	61bb      	str	r3, [r7, #24]
 80041e6:	61fa      	str	r2, [r7, #28]
 80041e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041ec:	f7fc fd4c 	bl	8000c88 <__aeabi_uldivmod>
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4613      	mov	r3, r2
 80041f6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041f8:	4b0b      	ldr	r3, [pc, #44]	; (8004228 <HAL_RCC_GetSysClockFreq+0x200>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	0c1b      	lsrs	r3, r3, #16
 80041fe:	f003 0303 	and.w	r3, r3, #3
 8004202:	3301      	adds	r3, #1
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004208:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800420a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800420c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004210:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004212:	e002      	b.n	800421a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004214:	4b05      	ldr	r3, [pc, #20]	; (800422c <HAL_RCC_GetSysClockFreq+0x204>)
 8004216:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004218:	bf00      	nop
    }
  }
  return sysclockfreq;
 800421a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800421c:	4618      	mov	r0, r3
 800421e:	3750      	adds	r7, #80	; 0x50
 8004220:	46bd      	mov	sp, r7
 8004222:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004226:	bf00      	nop
 8004228:	40023800 	.word	0x40023800
 800422c:	00f42400 	.word	0x00f42400
 8004230:	007a1200 	.word	0x007a1200

08004234 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800423c:	2300      	movs	r3, #0
 800423e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	2b00      	cmp	r3, #0
 800424e:	d105      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004258:	2b00      	cmp	r3, #0
 800425a:	d035      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800425c:	4b62      	ldr	r3, [pc, #392]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800425e:	2200      	movs	r2, #0
 8004260:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004262:	f7fe f87f 	bl	8002364 <HAL_GetTick>
 8004266:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004268:	e008      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800426a:	f7fe f87b 	bl	8002364 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	2b02      	cmp	r3, #2
 8004276:	d901      	bls.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e0b0      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800427c:	4b5b      	ldr	r3, [pc, #364]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1f0      	bne.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	019a      	lsls	r2, r3, #6
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	071b      	lsls	r3, r3, #28
 8004294:	4955      	ldr	r1, [pc, #340]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800429c:	4b52      	ldr	r3, [pc, #328]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800429e:	2201      	movs	r2, #1
 80042a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042a2:	f7fe f85f 	bl	8002364 <HAL_GetTick>
 80042a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042a8:	e008      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80042aa:	f7fe f85b 	bl	8002364 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d901      	bls.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e090      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042bc:	4b4b      	ldr	r3, [pc, #300]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0f0      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0302 	and.w	r3, r3, #2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 8083 	beq.w	80043dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042d6:	2300      	movs	r3, #0
 80042d8:	60fb      	str	r3, [r7, #12]
 80042da:	4b44      	ldr	r3, [pc, #272]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	4a43      	ldr	r2, [pc, #268]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042e4:	6413      	str	r3, [r2, #64]	; 0x40
 80042e6:	4b41      	ldr	r3, [pc, #260]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80042f2:	4b3f      	ldr	r3, [pc, #252]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a3e      	ldr	r2, [pc, #248]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042fc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80042fe:	f7fe f831 	bl	8002364 <HAL_GetTick>
 8004302:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004304:	e008      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004306:	f7fe f82d 	bl	8002364 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d901      	bls.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e062      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004318:	4b35      	ldr	r3, [pc, #212]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004320:	2b00      	cmp	r3, #0
 8004322:	d0f0      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004324:	4b31      	ldr	r3, [pc, #196]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004328:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800432c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d02f      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800433c:	693a      	ldr	r2, [r7, #16]
 800433e:	429a      	cmp	r2, r3
 8004340:	d028      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004342:	4b2a      	ldr	r3, [pc, #168]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004346:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800434a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800434c:	4b29      	ldr	r3, [pc, #164]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800434e:	2201      	movs	r2, #1
 8004350:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004352:	4b28      	ldr	r3, [pc, #160]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004358:	4a24      	ldr	r2, [pc, #144]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800435e:	4b23      	ldr	r3, [pc, #140]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004360:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b01      	cmp	r3, #1
 8004368:	d114      	bne.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800436a:	f7fd fffb 	bl	8002364 <HAL_GetTick>
 800436e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004370:	e00a      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004372:	f7fd fff7 	bl	8002364 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004380:	4293      	cmp	r3, r2
 8004382:	d901      	bls.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e02a      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004388:	4b18      	ldr	r3, [pc, #96]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800438a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d0ee      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800439c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043a0:	d10d      	bne.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80043a2:	4b12      	ldr	r3, [pc, #72]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80043b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043b6:	490d      	ldr	r1, [pc, #52]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	608b      	str	r3, [r1, #8]
 80043bc:	e005      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x196>
 80043be:	4b0b      	ldr	r3, [pc, #44]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	4a0a      	ldr	r2, [pc, #40]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043c4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043c8:	6093      	str	r3, [r2, #8]
 80043ca:	4b08      	ldr	r3, [pc, #32]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d6:	4905      	ldr	r1, [pc, #20]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3718      	adds	r7, #24
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	42470068 	.word	0x42470068
 80043ec:	40023800 	.word	0x40023800
 80043f0:	40007000 	.word	0x40007000
 80043f4:	42470e40 	.word	0x42470e40

080043f8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e066      	b.n	80044dc <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	7f5b      	ldrb	r3, [r3, #29]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b00      	cmp	r3, #0
 8004416:	d105      	bne.n	8004424 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f7fd f9a2 	bl	8001768 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2202      	movs	r2, #2
 8004428:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	22ca      	movs	r2, #202	; 0xca
 8004430:	625a      	str	r2, [r3, #36]	; 0x24
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2253      	movs	r2, #83	; 0x53
 8004438:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 fbce 	bl	8004bdc <RTC_EnterInitMode>
 8004440:	4603      	mov	r3, r0
 8004442:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004444:	7bfb      	ldrb	r3, [r7, #15]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d12c      	bne.n	80044a4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	6812      	ldr	r2, [r2, #0]
 8004454:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004458:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800445c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6899      	ldr	r1, [r3, #8]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	431a      	orrs	r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	431a      	orrs	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	68d2      	ldr	r2, [r2, #12]
 8004484:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	6919      	ldr	r1, [r3, #16]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	041a      	lsls	r2, r3, #16
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	430a      	orrs	r2, r1
 8004498:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 fbd5 	bl	8004c4a <RTC_ExitInitMode>
 80044a0:	4603      	mov	r3, r0
 80044a2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80044a4:	7bfb      	ldrb	r3, [r7, #15]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d113      	bne.n	80044d2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044b8:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	699a      	ldr	r2, [r3, #24]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	430a      	orrs	r2, r1
 80044ca:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	22ff      	movs	r2, #255	; 0xff
 80044d8:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80044da:	7bfb      	ldrb	r3, [r7, #15]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3710      	adds	r7, #16
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80044e4:	b590      	push	{r4, r7, lr}
 80044e6:	b087      	sub	sp, #28
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	7f1b      	ldrb	r3, [r3, #28]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d101      	bne.n	8004500 <HAL_RTC_SetTime+0x1c>
 80044fc:	2302      	movs	r3, #2
 80044fe:	e087      	b.n	8004610 <HAL_RTC_SetTime+0x12c>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2201      	movs	r2, #1
 8004504:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2202      	movs	r2, #2
 800450a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d126      	bne.n	8004560 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800451c:	2b00      	cmp	r3, #0
 800451e:	d102      	bne.n	8004526 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	2200      	movs	r2, #0
 8004524:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	4618      	mov	r0, r3
 800452c:	f000 fbb2 	bl	8004c94 <RTC_ByteToBcd2>
 8004530:	4603      	mov	r3, r0
 8004532:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	785b      	ldrb	r3, [r3, #1]
 8004538:	4618      	mov	r0, r3
 800453a:	f000 fbab 	bl	8004c94 <RTC_ByteToBcd2>
 800453e:	4603      	mov	r3, r0
 8004540:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004542:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	789b      	ldrb	r3, [r3, #2]
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fba3 	bl	8004c94 <RTC_ByteToBcd2>
 800454e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004550:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	78db      	ldrb	r3, [r3, #3]
 8004558:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800455a:	4313      	orrs	r3, r2
 800455c:	617b      	str	r3, [r7, #20]
 800455e:	e018      	b.n	8004592 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456a:	2b00      	cmp	r3, #0
 800456c:	d102      	bne.n	8004574 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	2200      	movs	r2, #0
 8004572:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	785b      	ldrb	r3, [r3, #1]
 800457e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004580:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004586:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	78db      	ldrb	r3, [r3, #3]
 800458c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800458e:	4313      	orrs	r3, r2
 8004590:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	22ca      	movs	r2, #202	; 0xca
 8004598:	625a      	str	r2, [r3, #36]	; 0x24
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2253      	movs	r2, #83	; 0x53
 80045a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	f000 fb1a 	bl	8004bdc <RTC_EnterInitMode>
 80045a8:	4603      	mov	r3, r0
 80045aa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80045ac:	7cfb      	ldrb	r3, [r7, #19]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d120      	bne.n	80045f4 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80045bc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80045c0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	689a      	ldr	r2, [r3, #8]
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045d0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6899      	ldr	r1, [r3, #8]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	431a      	orrs	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 fb2d 	bl	8004c4a <RTC_ExitInitMode>
 80045f0:	4603      	mov	r3, r0
 80045f2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80045f4:	7cfb      	ldrb	r3, [r7, #19]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d102      	bne.n	8004600 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2201      	movs	r2, #1
 80045fe:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	22ff      	movs	r2, #255	; 0xff
 8004606:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2200      	movs	r2, #0
 800460c:	771a      	strb	r2, [r3, #28]

  return status;
 800460e:	7cfb      	ldrb	r3, [r7, #19]
}
 8004610:	4618      	mov	r0, r3
 8004612:	371c      	adds	r7, #28
 8004614:	46bd      	mov	sp, r7
 8004616:	bd90      	pop	{r4, r7, pc}

08004618 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800464a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800464e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	0c1b      	lsrs	r3, r3, #16
 8004654:	b2db      	uxtb	r3, r3
 8004656:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800465a:	b2da      	uxtb	r2, r3
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	0a1b      	lsrs	r3, r3, #8
 8004664:	b2db      	uxtb	r3, r3
 8004666:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800466a:	b2da      	uxtb	r2, r3
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	b2db      	uxtb	r3, r3
 8004674:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004678:	b2da      	uxtb	r2, r3
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	0d9b      	lsrs	r3, r3, #22
 8004682:	b2db      	uxtb	r3, r3
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	b2da      	uxtb	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d11a      	bne.n	80046ca <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fb18 	bl	8004cce <RTC_Bcd2ToByte>
 800469e:	4603      	mov	r3, r0
 80046a0:	461a      	mov	r2, r3
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	785b      	ldrb	r3, [r3, #1]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fb0f 	bl	8004cce <RTC_Bcd2ToByte>
 80046b0:	4603      	mov	r3, r0
 80046b2:	461a      	mov	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	789b      	ldrb	r3, [r3, #2]
 80046bc:	4618      	mov	r0, r3
 80046be:	f000 fb06 	bl	8004cce <RTC_Bcd2ToByte>
 80046c2:	4603      	mov	r3, r0
 80046c4:	461a      	mov	r2, r3
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80046d4:	b590      	push	{r4, r7, lr}
 80046d6:	b087      	sub	sp, #28
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80046e0:	2300      	movs	r3, #0
 80046e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	7f1b      	ldrb	r3, [r3, #28]
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d101      	bne.n	80046f0 <HAL_RTC_SetDate+0x1c>
 80046ec:	2302      	movs	r3, #2
 80046ee:	e071      	b.n	80047d4 <HAL_RTC_SetDate+0x100>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2201      	movs	r2, #1
 80046f4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2202      	movs	r2, #2
 80046fa:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10e      	bne.n	8004720 <HAL_RTC_SetDate+0x4c>
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	785b      	ldrb	r3, [r3, #1]
 8004706:	f003 0310 	and.w	r3, r3, #16
 800470a:	2b00      	cmp	r3, #0
 800470c:	d008      	beq.n	8004720 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	785b      	ldrb	r3, [r3, #1]
 8004712:	f023 0310 	bic.w	r3, r3, #16
 8004716:	b2db      	uxtb	r3, r3
 8004718:	330a      	adds	r3, #10
 800471a:	b2da      	uxtb	r2, r3
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d11c      	bne.n	8004760 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	78db      	ldrb	r3, [r3, #3]
 800472a:	4618      	mov	r0, r3
 800472c:	f000 fab2 	bl	8004c94 <RTC_ByteToBcd2>
 8004730:	4603      	mov	r3, r0
 8004732:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	785b      	ldrb	r3, [r3, #1]
 8004738:	4618      	mov	r0, r3
 800473a:	f000 faab 	bl	8004c94 <RTC_ByteToBcd2>
 800473e:	4603      	mov	r3, r0
 8004740:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004742:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	789b      	ldrb	r3, [r3, #2]
 8004748:	4618      	mov	r0, r3
 800474a:	f000 faa3 	bl	8004c94 <RTC_ByteToBcd2>
 800474e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004750:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800475a:	4313      	orrs	r3, r2
 800475c:	617b      	str	r3, [r7, #20]
 800475e:	e00e      	b.n	800477e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	78db      	ldrb	r3, [r3, #3]
 8004764:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	785b      	ldrb	r3, [r3, #1]
 800476a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800476c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004772:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800477a:	4313      	orrs	r3, r2
 800477c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	22ca      	movs	r2, #202	; 0xca
 8004784:	625a      	str	r2, [r3, #36]	; 0x24
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2253      	movs	r2, #83	; 0x53
 800478c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 fa24 	bl	8004bdc <RTC_EnterInitMode>
 8004794:	4603      	mov	r3, r0
 8004796:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004798:	7cfb      	ldrb	r3, [r7, #19]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d10c      	bne.n	80047b8 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80047a8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80047ac:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 fa4b 	bl	8004c4a <RTC_ExitInitMode>
 80047b4:	4603      	mov	r3, r0
 80047b6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80047b8:	7cfb      	ldrb	r3, [r7, #19]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d102      	bne.n	80047c4 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2201      	movs	r2, #1
 80047c2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	22ff      	movs	r2, #255	; 0xff
 80047ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	771a      	strb	r2, [r3, #28]

  return status;
 80047d2:	7cfb      	ldrb	r3, [r7, #19]
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	371c      	adds	r7, #28
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd90      	pop	{r4, r7, pc}

080047dc <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80047e8:	2300      	movs	r3, #0
 80047ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80047f6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80047fa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	0c1b      	lsrs	r3, r3, #16
 8004800:	b2da      	uxtb	r2, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	0a1b      	lsrs	r3, r3, #8
 800480a:	b2db      	uxtb	r3, r3
 800480c:	f003 031f 	and.w	r3, r3, #31
 8004810:	b2da      	uxtb	r2, r3
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	b2db      	uxtb	r3, r3
 800481a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800481e:	b2da      	uxtb	r2, r3
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	0b5b      	lsrs	r3, r3, #13
 8004828:	b2db      	uxtb	r3, r3
 800482a:	f003 0307 	and.w	r3, r3, #7
 800482e:	b2da      	uxtb	r2, r3
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d11a      	bne.n	8004870 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	78db      	ldrb	r3, [r3, #3]
 800483e:	4618      	mov	r0, r3
 8004840:	f000 fa45 	bl	8004cce <RTC_Bcd2ToByte>
 8004844:	4603      	mov	r3, r0
 8004846:	461a      	mov	r2, r3
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	785b      	ldrb	r3, [r3, #1]
 8004850:	4618      	mov	r0, r3
 8004852:	f000 fa3c 	bl	8004cce <RTC_Bcd2ToByte>
 8004856:	4603      	mov	r3, r0
 8004858:	461a      	mov	r2, r3
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	789b      	ldrb	r3, [r3, #2]
 8004862:	4618      	mov	r0, r3
 8004864:	f000 fa33 	bl	8004cce <RTC_Bcd2ToByte>
 8004868:	4603      	mov	r3, r0
 800486a:	461a      	mov	r2, r3
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
	...

0800487c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800487c:	b590      	push	{r4, r7, lr}
 800487e:	b089      	sub	sp, #36	; 0x24
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004888:	4b9a      	ldr	r3, [pc, #616]	; (8004af4 <HAL_RTC_SetAlarm_IT+0x278>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a9a      	ldr	r2, [pc, #616]	; (8004af8 <HAL_RTC_SetAlarm_IT+0x27c>)
 800488e:	fba2 2303 	umull	r2, r3, r2, r3
 8004892:	0adb      	lsrs	r3, r3, #11
 8004894:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004898:	fb02 f303 	mul.w	r3, r2, r3
 800489c:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 800489e:	2300      	movs	r3, #0
 80048a0:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80048a2:	2300      	movs	r3, #0
 80048a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	7f1b      	ldrb	r3, [r3, #28]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d101      	bne.n	80048b2 <HAL_RTC_SetAlarm_IT+0x36>
 80048ae:	2302      	movs	r3, #2
 80048b0:	e11c      	b.n	8004aec <HAL_RTC_SetAlarm_IT+0x270>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2201      	movs	r2, #1
 80048b6:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2202      	movs	r2, #2
 80048bc:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d137      	bne.n	8004934 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d102      	bne.n	80048d8 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	2200      	movs	r2, #0
 80048d6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 f9d9 	bl	8004c94 <RTC_ByteToBcd2>
 80048e2:	4603      	mov	r3, r0
 80048e4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	785b      	ldrb	r3, [r3, #1]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 f9d2 	bl	8004c94 <RTC_ByteToBcd2>
 80048f0:	4603      	mov	r3, r0
 80048f2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80048f4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	789b      	ldrb	r3, [r3, #2]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 f9ca 	bl	8004c94 <RTC_ByteToBcd2>
 8004900:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004902:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	78db      	ldrb	r3, [r3, #3]
 800490a:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800490c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004916:	4618      	mov	r0, r3
 8004918:	f000 f9bc 	bl	8004c94 <RTC_ByteToBcd2>
 800491c:	4603      	mov	r3, r0
 800491e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8004920:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8004928:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800492e:	4313      	orrs	r3, r2
 8004930:	61fb      	str	r3, [r7, #28]
 8004932:	e023      	b.n	800497c <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800493e:	2b00      	cmp	r3, #0
 8004940:	d102      	bne.n	8004948 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	2200      	movs	r2, #0
 8004946:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	785b      	ldrb	r3, [r3, #1]
 8004952:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004954:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800495a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	78db      	ldrb	r3, [r3, #3]
 8004960:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8004962:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	f893 3020 	ldrb.w	r3, [r3, #32]
 800496a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800496c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8004972:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004978:	4313      	orrs	r3, r2
 800497a:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8004984:	4313      	orrs	r3, r2
 8004986:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	22ca      	movs	r2, #202	; 0xca
 800498e:	625a      	str	r2, [r3, #36]	; 0x24
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2253      	movs	r2, #83	; 0x53
 8004996:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049a0:	d141      	bne.n	8004a26 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689a      	ldr	r2, [r3, #8]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049b0:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80049c2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	1e5a      	subs	r2, r3, #1
 80049c8:	617a      	str	r2, [r7, #20]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d10b      	bne.n	80049e6 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	22ff      	movs	r2, #255	; 0xff
 80049d4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2203      	movs	r2, #3
 80049da:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e082      	b.n	8004aec <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	f003 0301 	and.w	r3, r3, #1
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d0e7      	beq.n	80049c4 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	69fa      	ldr	r2, [r7, #28]
 80049fa:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689a      	ldr	r2, [r3, #8]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a12:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689a      	ldr	r2, [r3, #8]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a22:	609a      	str	r2, [r3, #8]
 8004a24:	e04b      	b.n	8004abe <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689a      	ldr	r2, [r3, #8]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a34:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	b2da      	uxtb	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f462 7220 	orn	r2, r2, #640	; 0x280
 8004a46:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004a48:	4b2a      	ldr	r3, [pc, #168]	; (8004af4 <HAL_RTC_SetAlarm_IT+0x278>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a2a      	ldr	r2, [pc, #168]	; (8004af8 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a52:	0adb      	lsrs	r3, r3, #11
 8004a54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a58:	fb02 f303 	mul.w	r3, r2, r3
 8004a5c:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	1e5a      	subs	r2, r3, #1
 8004a62:	617a      	str	r2, [r7, #20]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d10b      	bne.n	8004a80 <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	22ff      	movs	r2, #255	; 0xff
 8004a6e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2203      	movs	r2, #3
 8004a74:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e035      	b.n	8004aec <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d0e7      	beq.n	8004a5e <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	69fa      	ldr	r2, [r7, #28]
 8004a94:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	69ba      	ldr	r2, [r7, #24]
 8004a9c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aac:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	689a      	ldr	r2, [r3, #8]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004abc:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004abe:	4b0f      	ldr	r3, [pc, #60]	; (8004afc <HAL_RTC_SetAlarm_IT+0x280>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a0e      	ldr	r2, [pc, #56]	; (8004afc <HAL_RTC_SetAlarm_IT+0x280>)
 8004ac4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ac8:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004aca:	4b0c      	ldr	r3, [pc, #48]	; (8004afc <HAL_RTC_SetAlarm_IT+0x280>)
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	4a0b      	ldr	r2, [pc, #44]	; (8004afc <HAL_RTC_SetAlarm_IT+0x280>)
 8004ad0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ad4:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	22ff      	movs	r2, #255	; 0xff
 8004adc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3724      	adds	r7, #36	; 0x24
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd90      	pop	{r4, r7, pc}
 8004af4:	20000000 	.word	0x20000000
 8004af8:	10624dd3 	.word	0x10624dd3
 8004afc:	40013c00 	.word	0x40013c00

08004b00 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d012      	beq.n	8004b3c <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d00b      	beq.n	8004b3c <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f008 ff51 	bl	800d9cc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	b2da      	uxtb	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8004b3a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d012      	beq.n	8004b70 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d00b      	beq.n	8004b70 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f008 ff67 	bl	800da2c <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	b2da      	uxtb	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f462 7220 	orn	r2, r2, #640	; 0x280
 8004b6e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004b70:	4b05      	ldr	r3, [pc, #20]	; (8004b88 <HAL_RTC_AlarmIRQHandler+0x88>)
 8004b72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b76:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	775a      	strb	r2, [r3, #29]
}
 8004b7e:	bf00      	nop
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	40013c00 	.word	0x40013c00

08004b8c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68da      	ldr	r2, [r3, #12]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ba6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ba8:	f7fd fbdc 	bl	8002364 <HAL_GetTick>
 8004bac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004bae:	e009      	b.n	8004bc4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004bb0:	f7fd fbd8 	bl	8002364 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bbe:	d901      	bls.n	8004bc4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e007      	b.n	8004bd4 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	f003 0320 	and.w	r3, r3, #32
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0ee      	beq.n	8004bb0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004be4:	2300      	movs	r3, #0
 8004be6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004be8:	2300      	movs	r3, #0
 8004bea:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d122      	bne.n	8004c40 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68da      	ldr	r2, [r3, #12]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c08:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c0a:	f7fd fbab 	bl	8002364 <HAL_GetTick>
 8004c0e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004c10:	e00c      	b.n	8004c2c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004c12:	f7fd fba7 	bl	8002364 <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c20:	d904      	bls.n	8004c2c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2204      	movs	r2, #4
 8004c26:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d102      	bne.n	8004c40 <RTC_EnterInitMode+0x64>
 8004c3a:	7bfb      	ldrb	r3, [r7, #15]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d1e8      	bne.n	8004c12 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c52:	2300      	movs	r3, #0
 8004c54:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c64:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f003 0320 	and.w	r3, r3, #32
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d10a      	bne.n	8004c8a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f7ff ff89 	bl	8004b8c <HAL_RTC_WaitForSynchro>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d004      	beq.n	8004c8a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2204      	movs	r2, #4
 8004c84:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3710      	adds	r7, #16
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}

08004c94 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8004ca2:	e005      	b.n	8004cb0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8004caa:	79fb      	ldrb	r3, [r7, #7]
 8004cac:	3b0a      	subs	r3, #10
 8004cae:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004cb0:	79fb      	ldrb	r3, [r7, #7]
 8004cb2:	2b09      	cmp	r3, #9
 8004cb4:	d8f6      	bhi.n	8004ca4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004cb6:	7bfb      	ldrb	r3, [r7, #15]
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	79fb      	ldrb	r3, [r7, #7]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	b2db      	uxtb	r3, r3
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b085      	sub	sp, #20
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8004cdc:	79fb      	ldrb	r3, [r7, #7]
 8004cde:	091b      	lsrs	r3, r3, #4
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	0092      	lsls	r2, r2, #2
 8004ce6:	4413      	add	r3, r2
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8004cec:	79fb      	ldrb	r3, [r7, #7]
 8004cee:	f003 030f 	and.w	r3, r3, #15
 8004cf2:	b2da      	uxtb	r2, r3
 8004cf4:	7bfb      	ldrb	r3, [r7, #15]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	b2db      	uxtb	r3, r3
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3714      	adds	r7, #20
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004d14:	4b59      	ldr	r3, [pc, #356]	; (8004e7c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a59      	ldr	r2, [pc, #356]	; (8004e80 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8004d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1e:	0adb      	lsrs	r3, r3, #11
 8004d20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004d24:	fb02 f303 	mul.w	r3, r2, r3
 8004d28:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	7f1b      	ldrb	r3, [r3, #28]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d101      	bne.n	8004d36 <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 8004d32:	2302      	movs	r3, #2
 8004d34:	e09b      	b.n	8004e6e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2202      	movs	r2, #2
 8004d40:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	22ca      	movs	r2, #202	; 0xca
 8004d48:	625a      	str	r2, [r3, #36]	; 0x24
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2253      	movs	r2, #83	; 0x53
 8004d50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d017      	beq.n	8004d90 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	1e5a      	subs	r2, r3, #1
 8004d64:	617a      	str	r2, [r7, #20]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10b      	bne.n	8004d82 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	22ff      	movs	r2, #255	; 0xff
 8004d70:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2203      	movs	r2, #3
 8004d76:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e075      	b.n	8004e6e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	f003 0304 	and.w	r3, r3, #4
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d1e7      	bne.n	8004d60 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689a      	ldr	r2, [r3, #8]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d9e:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	b2da      	uxtb	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8004db0:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004db2:	4b32      	ldr	r3, [pc, #200]	; (8004e7c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a32      	ldr	r2, [pc, #200]	; (8004e80 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8004db8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbc:	0adb      	lsrs	r3, r3, #11
 8004dbe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004dc2:	fb02 f303 	mul.w	r3, r2, r3
 8004dc6:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    if (count-- == 0U)
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	1e5a      	subs	r2, r3, #1
 8004dcc:	617a      	str	r2, [r7, #20]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d10b      	bne.n	8004dea <HAL_RTCEx_SetWakeUpTimer_IT+0xe2>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	22ff      	movs	r2, #255	; 0xff
 8004dd8:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2203      	movs	r2, #3
 8004dde:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e041      	b.n	8004e6e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0e7      	beq.n	8004dc8 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689a      	ldr	r2, [r3, #8]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 0207 	bic.w	r2, r2, #7
 8004e06:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6899      	ldr	r1, [r3, #8]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	430a      	orrs	r2, r1
 8004e16:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8004e20:	4b18      	ldr	r3, [pc, #96]	; (8004e84 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a17      	ldr	r2, [pc, #92]	; (8004e84 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004e26:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e2a:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8004e2c:	4b15      	ldr	r3, [pc, #84]	; (8004e84 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	4a14      	ldr	r2, [pc, #80]	; (8004e84 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004e32:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e36:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	689a      	ldr	r2, [r3, #8]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e46:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e56:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	22ff      	movs	r2, #255	; 0xff
 8004e5e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2201      	movs	r2, #1
 8004e64:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	371c      	adds	r7, #28
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	20000000 	.word	0x20000000
 8004e80:	10624dd3 	.word	0x10624dd3
 8004e84:	40013c00 	.word	0x40013c00

08004e88 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	7f1b      	ldrb	r3, [r3, #28]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d101      	bne.n	8004ea0 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	e047      	b.n	8004f30 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2202      	movs	r2, #2
 8004eaa:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	22ca      	movs	r2, #202	; 0xca
 8004eb2:	625a      	str	r2, [r3, #36]	; 0x24
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2253      	movs	r2, #83	; 0x53
 8004eba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	689a      	ldr	r2, [r3, #8]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eca:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689a      	ldr	r2, [r3, #8]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004eda:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004edc:	f7fd fa42 	bl	8002364 <HAL_GetTick>
 8004ee0:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8004ee2:	e013      	b.n	8004f0c <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004ee4:	f7fd fa3e 	bl	8002364 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ef2:	d90b      	bls.n	8004f0c <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	22ff      	movs	r2, #255	; 0xff
 8004efa:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2203      	movs	r2, #3
 8004f00:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e011      	b.n	8004f30 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	f003 0304 	and.w	r3, r3, #4
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d0e4      	beq.n	8004ee4 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	22ff      	movs	r2, #255	; 0xff
 8004f20:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2201      	movs	r2, #1
 8004f26:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3710      	adds	r7, #16
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00b      	beq.n	8004f66 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f816 	bl	8004f80 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8004f64:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8004f66:	4b05      	ldr	r3, [pc, #20]	; (8004f7c <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8004f68:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004f6c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2201      	movs	r2, #1
 8004f72:	775a      	strb	r2, [r3, #29]
}
 8004f74:	bf00      	nop
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	40013c00 	.word	0x40013c00

08004f80 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	3350      	adds	r3, #80	; 0x50
 8004faa:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	601a      	str	r2, [r3, #0]
}
 8004fbc:	bf00      	nop
 8004fbe:	371c      	adds	r7, #28
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3350      	adds	r3, #80	; 0x50
 8004fdc:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e022      	b.n	8005050 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d105      	bne.n	8005022 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f7fc fbff 	bl	8001820 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2203      	movs	r2, #3
 8005026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f814 	bl	8005058 <HAL_SD_InitCard>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e00a      	b.n	8005050 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2201      	movs	r2, #1
 800504a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800504e:	2300      	movs	r3, #0
}
 8005050:	4618      	mov	r0, r3
 8005052:	3708      	adds	r7, #8
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005058:	b5b0      	push	{r4, r5, r7, lr}
 800505a:	b08e      	sub	sp, #56	; 0x38
 800505c:	af04      	add	r7, sp, #16
 800505e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005060:	2300      	movs	r3, #0
 8005062:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005064:	2300      	movs	r3, #0
 8005066:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005068:	2300      	movs	r3, #0
 800506a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800506c:	2300      	movs	r3, #0
 800506e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005070:	2300      	movs	r3, #0
 8005072:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005074:	2376      	movs	r3, #118	; 0x76
 8005076:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681d      	ldr	r5, [r3, #0]
 800507c:	466c      	mov	r4, sp
 800507e:	f107 0314 	add.w	r3, r7, #20
 8005082:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005086:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800508a:	f107 0308 	add.w	r3, r7, #8
 800508e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005090:	4628      	mov	r0, r5
 8005092:	f001 fbcb 	bl	800682c <SDIO_Init>
 8005096:	4603      	mov	r3, r0
 8005098:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800509c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e04f      	b.n	8005148 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80050a8:	4b29      	ldr	r3, [pc, #164]	; (8005150 <HAL_SD_InitCard+0xf8>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4618      	mov	r0, r3
 80050b4:	f001 fc03 	bl	80068be <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80050b8:	4b25      	ldr	r3, [pc, #148]	; (8005150 <HAL_SD_InitCard+0xf8>)
 80050ba:	2201      	movs	r2, #1
 80050bc:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80050be:	2002      	movs	r0, #2
 80050c0:	f7fd f95c 	bl	800237c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 ff03 	bl	8005ed0 <SD_PowerON>
 80050ca:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050cc:	6a3b      	ldr	r3, [r7, #32]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d00b      	beq.n	80050ea <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050de:	6a3b      	ldr	r3, [r7, #32]
 80050e0:	431a      	orrs	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e02e      	b.n	8005148 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fe22 	bl	8005d34 <SD_InitCard>
 80050f0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050f2:	6a3b      	ldr	r3, [r7, #32]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00b      	beq.n	8005110 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005104:	6a3b      	ldr	r3, [r7, #32]
 8005106:	431a      	orrs	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e01b      	b.n	8005148 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005118:	4618      	mov	r0, r3
 800511a:	f001 fc62 	bl	80069e2 <SDMMC_CmdBlockLength>
 800511e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005120:	6a3b      	ldr	r3, [r7, #32]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00f      	beq.n	8005146 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a0a      	ldr	r2, [pc, #40]	; (8005154 <HAL_SD_InitCard+0xfc>)
 800512c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	431a      	orrs	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e000      	b.n	8005148 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8005146:	2300      	movs	r3, #0
}
 8005148:	4618      	mov	r0, r3
 800514a:	3728      	adds	r7, #40	; 0x28
 800514c:	46bd      	mov	sp, r7
 800514e:	bdb0      	pop	{r4, r5, r7, pc}
 8005150:	422580a0 	.word	0x422580a0
 8005154:	004005ff 	.word	0x004005ff

08005158 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b092      	sub	sp, #72	; 0x48
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
 8005164:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005166:	f7fd f8fd 	bl	8002364 <HAL_GetTick>
 800516a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d107      	bne.n	800518a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e1bd      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b01      	cmp	r3, #1
 8005194:	f040 81b0 	bne.w	80054f8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800519e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	441a      	add	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d907      	bls.n	80051bc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e1a4      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2203      	movs	r2, #3
 80051c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2200      	movs	r2, #0
 80051ca:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d002      	beq.n	80051da <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80051d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051d6:	025b      	lsls	r3, r3, #9
 80051d8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80051da:	f04f 33ff 	mov.w	r3, #4294967295
 80051de:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	025b      	lsls	r3, r3, #9
 80051e4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80051e6:	2390      	movs	r3, #144	; 0x90
 80051e8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80051ea:	2302      	movs	r3, #2
 80051ec:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80051ee:	2300      	movs	r3, #0
 80051f0:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80051f2:	2301      	movs	r3, #1
 80051f4:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f107 0214 	add.w	r2, r7, #20
 80051fe:	4611      	mov	r1, r2
 8005200:	4618      	mov	r0, r3
 8005202:	f001 fbc2 	bl	800698a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d90a      	bls.n	8005222 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2202      	movs	r2, #2
 8005210:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005218:	4618      	mov	r0, r3
 800521a:	f001 fc26 	bl	8006a6a <SDMMC_CmdReadMultiBlock>
 800521e:	6478      	str	r0, [r7, #68]	; 0x44
 8005220:	e009      	b.n	8005236 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2201      	movs	r2, #1
 8005226:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800522e:	4618      	mov	r0, r3
 8005230:	f001 fbf9 	bl	8006a26 <SDMMC_CmdReadSingleBlock>
 8005234:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005236:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005238:	2b00      	cmp	r3, #0
 800523a:	d012      	beq.n	8005262 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a7a      	ldr	r2, [pc, #488]	; (800542c <HAL_SD_ReadBlocks+0x2d4>)
 8005242:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005248:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800524a:	431a      	orrs	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e151      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005266:	e061      	b.n	800532c <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800526e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d03c      	beq.n	80052f0 <HAL_SD_ReadBlocks+0x198>
 8005276:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005278:	2b00      	cmp	r3, #0
 800527a:	d039      	beq.n	80052f0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800527c:	2300      	movs	r3, #0
 800527e:	643b      	str	r3, [r7, #64]	; 0x40
 8005280:	e033      	b.n	80052ea <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4618      	mov	r0, r3
 8005288:	f001 fafb 	bl	8006882 <SDIO_ReadFIFO>
 800528c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800528e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005290:	b2da      	uxtb	r2, r3
 8005292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005294:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005298:	3301      	adds	r3, #1
 800529a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800529c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800529e:	3b01      	subs	r3, #1
 80052a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80052a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a4:	0a1b      	lsrs	r3, r3, #8
 80052a6:	b2da      	uxtb	r2, r3
 80052a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052aa:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80052ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ae:	3301      	adds	r3, #1
 80052b0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80052b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052b4:	3b01      	subs	r3, #1
 80052b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80052b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ba:	0c1b      	lsrs	r3, r3, #16
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052c0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80052c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052c4:	3301      	adds	r3, #1
 80052c6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80052c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052ca:	3b01      	subs	r3, #1
 80052cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80052ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d0:	0e1b      	lsrs	r3, r3, #24
 80052d2:	b2da      	uxtb	r2, r3
 80052d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052d6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80052d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052da:	3301      	adds	r3, #1
 80052dc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80052de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052e0:	3b01      	subs	r3, #1
 80052e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80052e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052e6:	3301      	adds	r3, #1
 80052e8:	643b      	str	r3, [r7, #64]	; 0x40
 80052ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052ec:	2b07      	cmp	r3, #7
 80052ee:	d9c8      	bls.n	8005282 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80052f0:	f7fd f838 	bl	8002364 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d902      	bls.n	8005306 <HAL_SD_ReadBlocks+0x1ae>
 8005300:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005302:	2b00      	cmp	r3, #0
 8005304:	d112      	bne.n	800532c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a48      	ldr	r2, [pc, #288]	; (800542c <HAL_SD_ReadBlocks+0x2d4>)
 800530c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005312:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e0ec      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005332:	f240 332a 	movw	r3, #810	; 0x32a
 8005336:	4013      	ands	r3, r2
 8005338:	2b00      	cmp	r3, #0
 800533a:	d095      	beq.n	8005268 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005346:	2b00      	cmp	r3, #0
 8005348:	d022      	beq.n	8005390 <HAL_SD_ReadBlocks+0x238>
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2b01      	cmp	r3, #1
 800534e:	d91f      	bls.n	8005390 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005354:	2b03      	cmp	r3, #3
 8005356:	d01b      	beq.n	8005390 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4618      	mov	r0, r3
 800535e:	f001 fbeb 	bl	8006b38 <SDMMC_CmdStopTransfer>
 8005362:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005366:	2b00      	cmp	r3, #0
 8005368:	d012      	beq.n	8005390 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a2f      	ldr	r2, [pc, #188]	; (800542c <HAL_SD_ReadBlocks+0x2d4>)
 8005370:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005376:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005378:	431a      	orrs	r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e0ba      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b00      	cmp	r3, #0
 800539c:	d012      	beq.n	80053c4 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a22      	ldr	r2, [pc, #136]	; (800542c <HAL_SD_ReadBlocks+0x2d4>)
 80053a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053aa:	f043 0208 	orr.w	r2, r3, #8
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0a0      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d012      	beq.n	80053f8 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a15      	ldr	r2, [pc, #84]	; (800542c <HAL_SD_ReadBlocks+0x2d4>)
 80053d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053de:	f043 0202 	orr.w	r2, r3, #2
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e086      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053fe:	f003 0320 	and.w	r3, r3, #32
 8005402:	2b00      	cmp	r3, #0
 8005404:	d063      	beq.n	80054ce <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a08      	ldr	r2, [pc, #32]	; (800542c <HAL_SD_ReadBlocks+0x2d4>)
 800540c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005412:	f043 0220 	orr.w	r2, r3, #32
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e06c      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
 800542c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4618      	mov	r0, r3
 8005436:	f001 fa24 	bl	8006882 <SDIO_ReadFIFO>
 800543a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800543c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800543e:	b2da      	uxtb	r2, r3
 8005440:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005442:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005446:	3301      	adds	r3, #1
 8005448:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800544a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800544c:	3b01      	subs	r3, #1
 800544e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005452:	0a1b      	lsrs	r3, r3, #8
 8005454:	b2da      	uxtb	r2, r3
 8005456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005458:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800545a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800545c:	3301      	adds	r3, #1
 800545e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005460:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005462:	3b01      	subs	r3, #1
 8005464:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005468:	0c1b      	lsrs	r3, r3, #16
 800546a:	b2da      	uxtb	r2, r3
 800546c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800546e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005472:	3301      	adds	r3, #1
 8005474:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005476:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005478:	3b01      	subs	r3, #1
 800547a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800547c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800547e:	0e1b      	lsrs	r3, r3, #24
 8005480:	b2da      	uxtb	r2, r3
 8005482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005484:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005488:	3301      	adds	r3, #1
 800548a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800548c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800548e:	3b01      	subs	r3, #1
 8005490:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005492:	f7fc ff67 	bl	8002364 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800549e:	429a      	cmp	r2, r3
 80054a0:	d902      	bls.n	80054a8 <HAL_SD_ReadBlocks+0x350>
 80054a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d112      	bne.n	80054ce <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a18      	ldr	r2, [pc, #96]	; (8005510 <HAL_SD_ReadBlocks+0x3b8>)
 80054ae:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e01b      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d002      	beq.n	80054e2 <HAL_SD_ReadBlocks+0x38a>
 80054dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1a6      	bne.n	8005430 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f240 523a 	movw	r2, #1338	; 0x53a
 80054ea:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80054f4:	2300      	movs	r3, #0
 80054f6:	e006      	b.n	8005506 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
  }
}
 8005506:	4618      	mov	r0, r3
 8005508:	3748      	adds	r7, #72	; 0x48
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	004005ff 	.word	0x004005ff

08005514 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b092      	sub	sp, #72	; 0x48
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005522:	f7fc ff1f 	bl	8002364 <HAL_GetTick>
 8005526:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d107      	bne.n	8005546 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e166      	b.n	8005814 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b01      	cmp	r3, #1
 8005550:	f040 8159 	bne.w	8005806 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800555a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	441a      	add	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005564:	429a      	cmp	r2, r3
 8005566:	d907      	bls.n	8005578 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800556c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e14d      	b.n	8005814 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2203      	movs	r2, #3
 800557c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2200      	movs	r2, #0
 8005586:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800558c:	2b01      	cmp	r3, #1
 800558e:	d002      	beq.n	8005596 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8005590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005592:	025b      	lsls	r3, r3, #9
 8005594:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005596:	f04f 33ff 	mov.w	r3, #4294967295
 800559a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	025b      	lsls	r3, r3, #9
 80055a0:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80055a2:	2390      	movs	r3, #144	; 0x90
 80055a4:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80055a6:	2300      	movs	r3, #0
 80055a8:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80055aa:	2300      	movs	r3, #0
 80055ac:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80055ae:	2301      	movs	r3, #1
 80055b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f107 0218 	add.w	r2, r7, #24
 80055ba:	4611      	mov	r1, r2
 80055bc:	4618      	mov	r0, r3
 80055be:	f001 f9e4 	bl	800698a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d90a      	bls.n	80055de <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2220      	movs	r2, #32
 80055cc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055d4:	4618      	mov	r0, r3
 80055d6:	f001 fa8c 	bl	8006af2 <SDMMC_CmdWriteMultiBlock>
 80055da:	6478      	str	r0, [r7, #68]	; 0x44
 80055dc:	e009      	b.n	80055f2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2210      	movs	r2, #16
 80055e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055ea:	4618      	mov	r0, r3
 80055ec:	f001 fa5f 	bl	8006aae <SDMMC_CmdWriteSingleBlock>
 80055f0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80055f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d012      	beq.n	800561e <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a87      	ldr	r2, [pc, #540]	; (800581c <HAL_SD_WriteBlocks+0x308>)
 80055fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005604:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005606:	431a      	orrs	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e0fa      	b.n	8005814 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005622:	e065      	b.n	80056f0 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800562a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d040      	beq.n	80056b4 <HAL_SD_WriteBlocks+0x1a0>
 8005632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005634:	2b00      	cmp	r3, #0
 8005636:	d03d      	beq.n	80056b4 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8005638:	2300      	movs	r3, #0
 800563a:	643b      	str	r3, [r7, #64]	; 0x40
 800563c:	e037      	b.n	80056ae <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800563e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005646:	3301      	adds	r3, #1
 8005648:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800564a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800564c:	3b01      	subs	r3, #1
 800564e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8005650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005652:	781b      	ldrb	r3, [r3, #0]
 8005654:	021a      	lsls	r2, r3, #8
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	4313      	orrs	r3, r2
 800565a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800565c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800565e:	3301      	adds	r3, #1
 8005660:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005664:	3b01      	subs	r3, #1
 8005666:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8005668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	041a      	lsls	r2, r3, #16
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005676:	3301      	adds	r3, #1
 8005678:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800567a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800567c:	3b01      	subs	r3, #1
 800567e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8005680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	061a      	lsls	r2, r3, #24
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	4313      	orrs	r3, r2
 800568a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800568c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800568e:	3301      	adds	r3, #1
 8005690:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005692:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005694:	3b01      	subs	r3, #1
 8005696:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f107 0214 	add.w	r2, r7, #20
 80056a0:	4611      	mov	r1, r2
 80056a2:	4618      	mov	r0, r3
 80056a4:	f001 f8fa 	bl	800689c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80056a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056aa:	3301      	adds	r3, #1
 80056ac:	643b      	str	r3, [r7, #64]	; 0x40
 80056ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056b0:	2b07      	cmp	r3, #7
 80056b2:	d9c4      	bls.n	800563e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80056b4:	f7fc fe56 	bl	8002364 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d902      	bls.n	80056ca <HAL_SD_WriteBlocks+0x1b6>
 80056c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d112      	bne.n	80056f0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a53      	ldr	r2, [pc, #332]	; (800581c <HAL_SD_WriteBlocks+0x308>)
 80056d0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056d8:	431a      	orrs	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	e091      	b.n	8005814 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056f6:	f240 331a 	movw	r3, #794	; 0x31a
 80056fa:	4013      	ands	r3, r2
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d091      	beq.n	8005624 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800570a:	2b00      	cmp	r3, #0
 800570c:	d022      	beq.n	8005754 <HAL_SD_WriteBlocks+0x240>
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	2b01      	cmp	r3, #1
 8005712:	d91f      	bls.n	8005754 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005718:	2b03      	cmp	r3, #3
 800571a:	d01b      	beq.n	8005754 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4618      	mov	r0, r3
 8005722:	f001 fa09 	bl	8006b38 <SDMMC_CmdStopTransfer>
 8005726:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005728:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800572a:	2b00      	cmp	r3, #0
 800572c:	d012      	beq.n	8005754 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a3a      	ldr	r2, [pc, #232]	; (800581c <HAL_SD_WriteBlocks+0x308>)
 8005734:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800573a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800573c:	431a      	orrs	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e05f      	b.n	8005814 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800575a:	f003 0308 	and.w	r3, r3, #8
 800575e:	2b00      	cmp	r3, #0
 8005760:	d012      	beq.n	8005788 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a2d      	ldr	r2, [pc, #180]	; (800581c <HAL_SD_WriteBlocks+0x308>)
 8005768:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576e:	f043 0208 	orr.w	r2, r3, #8
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	e045      	b.n	8005814 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d012      	beq.n	80057bc <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a20      	ldr	r2, [pc, #128]	; (800581c <HAL_SD_WriteBlocks+0x308>)
 800579c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a2:	f043 0202 	orr.w	r2, r3, #2
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e02b      	b.n	8005814 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057c2:	f003 0310 	and.w	r3, r3, #16
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d012      	beq.n	80057f0 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a13      	ldr	r2, [pc, #76]	; (800581c <HAL_SD_WriteBlocks+0x308>)
 80057d0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d6:	f043 0210 	orr.w	r2, r3, #16
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e011      	b.n	8005814 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f240 523a 	movw	r2, #1338	; 0x53a
 80057f8:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2201      	movs	r2, #1
 80057fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005802:	2300      	movs	r3, #0
 8005804:	e006      	b.n	8005814 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800580a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
  }
}
 8005814:	4618      	mov	r0, r3
 8005816:	3748      	adds	r7, #72	; 0x48
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	004005ff 	.word	0x004005ff

08005820 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800582e:	0f9b      	lsrs	r3, r3, #30
 8005830:	b2da      	uxtb	r2, r3
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800583a:	0e9b      	lsrs	r3, r3, #26
 800583c:	b2db      	uxtb	r3, r3
 800583e:	f003 030f 	and.w	r3, r3, #15
 8005842:	b2da      	uxtb	r2, r3
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800584c:	0e1b      	lsrs	r3, r3, #24
 800584e:	b2db      	uxtb	r3, r3
 8005850:	f003 0303 	and.w	r3, r3, #3
 8005854:	b2da      	uxtb	r2, r3
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800585e:	0c1b      	lsrs	r3, r3, #16
 8005860:	b2da      	uxtb	r2, r3
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800586a:	0a1b      	lsrs	r3, r3, #8
 800586c:	b2da      	uxtb	r2, r3
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005876:	b2da      	uxtb	r2, r3
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005880:	0d1b      	lsrs	r3, r3, #20
 8005882:	b29a      	uxth	r2, r3
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800588c:	0c1b      	lsrs	r3, r3, #16
 800588e:	b2db      	uxtb	r3, r3
 8005890:	f003 030f 	and.w	r3, r3, #15
 8005894:	b2da      	uxtb	r2, r3
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800589e:	0bdb      	lsrs	r3, r3, #15
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058b0:	0b9b      	lsrs	r3, r3, #14
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	f003 0301 	and.w	r3, r3, #1
 80058b8:	b2da      	uxtb	r2, r3
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058c2:	0b5b      	lsrs	r3, r3, #13
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	b2da      	uxtb	r2, r3
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058d4:	0b1b      	lsrs	r3, r3, #12
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	b2da      	uxtb	r2, r3
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2200      	movs	r2, #0
 80058e6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d163      	bne.n	80059b8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058f4:	009a      	lsls	r2, r3, #2
 80058f6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80058fa:	4013      	ands	r3, r2
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005900:	0f92      	lsrs	r2, r2, #30
 8005902:	431a      	orrs	r2, r3
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800590c:	0edb      	lsrs	r3, r3, #27
 800590e:	b2db      	uxtb	r3, r3
 8005910:	f003 0307 	and.w	r3, r3, #7
 8005914:	b2da      	uxtb	r2, r3
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800591e:	0e1b      	lsrs	r3, r3, #24
 8005920:	b2db      	uxtb	r3, r3
 8005922:	f003 0307 	and.w	r3, r3, #7
 8005926:	b2da      	uxtb	r2, r3
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005930:	0d5b      	lsrs	r3, r3, #21
 8005932:	b2db      	uxtb	r3, r3
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	b2da      	uxtb	r2, r3
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005942:	0c9b      	lsrs	r3, r3, #18
 8005944:	b2db      	uxtb	r3, r3
 8005946:	f003 0307 	and.w	r3, r3, #7
 800594a:	b2da      	uxtb	r2, r3
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005954:	0bdb      	lsrs	r3, r3, #15
 8005956:	b2db      	uxtb	r3, r3
 8005958:	f003 0307 	and.w	r3, r3, #7
 800595c:	b2da      	uxtb	r2, r3
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	7e1b      	ldrb	r3, [r3, #24]
 8005970:	b2db      	uxtb	r3, r3
 8005972:	f003 0307 	and.w	r3, r3, #7
 8005976:	3302      	adds	r3, #2
 8005978:	2201      	movs	r2, #1
 800597a:	fa02 f303 	lsl.w	r3, r2, r3
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005982:	fb03 f202 	mul.w	r2, r3, r2
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	7a1b      	ldrb	r3, [r3, #8]
 800598e:	b2db      	uxtb	r3, r3
 8005990:	f003 030f 	and.w	r3, r3, #15
 8005994:	2201      	movs	r2, #1
 8005996:	409a      	lsls	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80059a4:	0a52      	lsrs	r2, r2, #9
 80059a6:	fb03 f202 	mul.w	r2, r3, r2
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059b4:	661a      	str	r2, [r3, #96]	; 0x60
 80059b6:	e031      	b.n	8005a1c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d11d      	bne.n	80059fc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059c4:	041b      	lsls	r3, r3, #16
 80059c6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059ce:	0c1b      	lsrs	r3, r3, #16
 80059d0:	431a      	orrs	r2, r3
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	3301      	adds	r3, #1
 80059dc:	029a      	lsls	r2, r3, #10
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059f0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	661a      	str	r2, [r3, #96]	; 0x60
 80059fa:	e00f      	b.n	8005a1c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a58      	ldr	r2, [pc, #352]	; (8005b64 <HAL_SD_GetCardCSD+0x344>)
 8005a02:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a08:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e09d      	b.n	8005b58 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a20:	0b9b      	lsrs	r3, r3, #14
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	f003 0301 	and.w	r3, r3, #1
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a32:	09db      	lsrs	r3, r3, #7
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a4a:	b2da      	uxtb	r2, r3
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a54:	0fdb      	lsrs	r3, r3, #31
 8005a56:	b2da      	uxtb	r2, r3
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a60:	0f5b      	lsrs	r3, r3, #29
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	f003 0303 	and.w	r3, r3, #3
 8005a68:	b2da      	uxtb	r2, r3
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a72:	0e9b      	lsrs	r3, r3, #26
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	f003 0307 	and.w	r3, r3, #7
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a84:	0d9b      	lsrs	r3, r3, #22
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	f003 030f 	and.w	r3, r3, #15
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a96:	0d5b      	lsrs	r3, r3, #21
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	b2da      	uxtb	r2, r3
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab2:	0c1b      	lsrs	r3, r3, #16
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	b2da      	uxtb	r2, r3
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ac6:	0bdb      	lsrs	r3, r3, #15
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	b2da      	uxtb	r2, r3
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ada:	0b9b      	lsrs	r3, r3, #14
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aee:	0b5b      	lsrs	r3, r3, #13
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	b2da      	uxtb	r2, r3
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b02:	0b1b      	lsrs	r3, r3, #12
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	b2da      	uxtb	r2, r3
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b16:	0a9b      	lsrs	r3, r3, #10
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	b2da      	uxtb	r2, r3
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b2a:	0a1b      	lsrs	r3, r3, #8
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	f003 0303 	and.w	r3, r3, #3
 8005b32:	b2da      	uxtb	r2, r3
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3e:	085b      	lsrs	r3, r3, #1
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b46:	b2da      	uxtb	r2, r3
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr
 8005b64:	004005ff 	.word	0x004005ff

08005b68 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	370c      	adds	r7, #12
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005bc0:	b5b0      	push	{r4, r5, r7, lr}
 8005bc2:	b08e      	sub	sp, #56	; 0x38
 8005bc4:	af04      	add	r7, sp, #16
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2203      	movs	r2, #3
 8005bd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bdc:	2b03      	cmp	r3, #3
 8005bde:	d02e      	beq.n	8005c3e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005be6:	d106      	bne.n	8005bf6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	639a      	str	r2, [r3, #56]	; 0x38
 8005bf4:	e029      	b.n	8005c4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bfc:	d10a      	bne.n	8005c14 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 fa1c 	bl	800603c <SD_WideBus_Enable>
 8005c04:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c0a:	6a3b      	ldr	r3, [r7, #32]
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	639a      	str	r2, [r3, #56]	; 0x38
 8005c12:	e01a      	b.n	8005c4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10a      	bne.n	8005c30 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 fa59 	bl	80060d2 <SD_WideBus_Disable>
 8005c20:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c26:	6a3b      	ldr	r3, [r7, #32]
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	639a      	str	r2, [r3, #56]	; 0x38
 8005c2e:	e00c      	b.n	8005c4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c34:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	639a      	str	r2, [r3, #56]	; 0x38
 8005c3c:	e005      	b.n	8005c4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c42:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00b      	beq.n	8005c6a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a26      	ldr	r2, [pc, #152]	; (8005cf0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005c58:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005c68:	e01f      	b.n	8005caa <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681d      	ldr	r5, [r3, #0]
 8005c90:	466c      	mov	r4, sp
 8005c92:	f107 0314 	add.w	r3, r7, #20
 8005c96:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005c9a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005c9e:	f107 0308 	add.w	r3, r7, #8
 8005ca2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ca4:	4628      	mov	r0, r5
 8005ca6:	f000 fdc1 	bl	800682c <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fe95 	bl	80069e2 <SDMMC_CmdBlockLength>
 8005cb8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005cba:	6a3b      	ldr	r3, [r7, #32]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00c      	beq.n	8005cda <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a0a      	ldr	r2, [pc, #40]	; (8005cf0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005cc6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ccc:	6a3b      	ldr	r3, [r7, #32]
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8005ce2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3728      	adds	r7, #40	; 0x28
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bdb0      	pop	{r4, r5, r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	004005ff 	.word	0x004005ff

08005cf4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b086      	sub	sp, #24
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005d00:	f107 030c 	add.w	r3, r7, #12
 8005d04:	4619      	mov	r1, r3
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f970 	bl	8005fec <SD_SendStatus>
 8005d0c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d005      	beq.n	8005d20 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	431a      	orrs	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	0a5b      	lsrs	r3, r3, #9
 8005d24:	f003 030f 	and.w	r3, r3, #15
 8005d28:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005d2a:	693b      	ldr	r3, [r7, #16]
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3718      	adds	r7, #24
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}

08005d34 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005d34:	b5b0      	push	{r4, r5, r7, lr}
 8005d36:	b094      	sub	sp, #80	; 0x50
 8005d38:	af04      	add	r7, sp, #16
 8005d3a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4618      	mov	r0, r3
 8005d46:	f000 fdc8 	bl	80068da <SDIO_GetPowerState>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d102      	bne.n	8005d56 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005d50:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005d54:	e0b8      	b.n	8005ec8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d5a:	2b03      	cmp	r3, #3
 8005d5c:	d02f      	beq.n	8005dbe <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f000 fff2 	bl	8006d4c <SDMMC_CmdSendCID>
 8005d68:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005d6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d001      	beq.n	8005d74 <SD_InitCard+0x40>
    {
      return errorstate;
 8005d70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d72:	e0a9      	b.n	8005ec8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2100      	movs	r1, #0
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 fdf2 	bl	8006964 <SDIO_GetResponse>
 8005d80:	4602      	mov	r2, r0
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2104      	movs	r1, #4
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f000 fde9 	bl	8006964 <SDIO_GetResponse>
 8005d92:	4602      	mov	r2, r0
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2108      	movs	r1, #8
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f000 fde0 	bl	8006964 <SDIO_GetResponse>
 8005da4:	4602      	mov	r2, r0
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	210c      	movs	r1, #12
 8005db0:	4618      	mov	r0, r3
 8005db2:	f000 fdd7 	bl	8006964 <SDIO_GetResponse>
 8005db6:	4602      	mov	r2, r0
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dc2:	2b03      	cmp	r3, #3
 8005dc4:	d00d      	beq.n	8005de2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f107 020e 	add.w	r2, r7, #14
 8005dce:	4611      	mov	r1, r2
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f000 fff8 	bl	8006dc6 <SDMMC_CmdSetRelAdd>
 8005dd6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005dd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <SD_InitCard+0xae>
    {
      return errorstate;
 8005dde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005de0:	e072      	b.n	8005ec8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005de6:	2b03      	cmp	r3, #3
 8005de8:	d036      	beq.n	8005e58 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005dea:	89fb      	ldrh	r3, [r7, #14]
 8005dec:	461a      	mov	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dfa:	041b      	lsls	r3, r3, #16
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	4610      	mov	r0, r2
 8005e00:	f000 ffc2 	bl	8006d88 <SDMMC_CmdSendCSD>
 8005e04:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d001      	beq.n	8005e10 <SD_InitCard+0xdc>
    {
      return errorstate;
 8005e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e0e:	e05b      	b.n	8005ec8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2100      	movs	r1, #0
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 fda4 	bl	8006964 <SDIO_GetResponse>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2104      	movs	r1, #4
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 fd9b 	bl	8006964 <SDIO_GetResponse>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2108      	movs	r1, #8
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 fd92 	bl	8006964 <SDIO_GetResponse>
 8005e40:	4602      	mov	r2, r0
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	210c      	movs	r1, #12
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 fd89 	bl	8006964 <SDIO_GetResponse>
 8005e52:	4602      	mov	r2, r0
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2104      	movs	r1, #4
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f000 fd80 	bl	8006964 <SDIO_GetResponse>
 8005e64:	4603      	mov	r3, r0
 8005e66:	0d1a      	lsrs	r2, r3, #20
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005e6c:	f107 0310 	add.w	r3, r7, #16
 8005e70:	4619      	mov	r1, r3
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7ff fcd4 	bl	8005820 <HAL_SD_GetCardCSD>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d002      	beq.n	8005e84 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005e7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005e82:	e021      	b.n	8005ec8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6819      	ldr	r1, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e8c:	041b      	lsls	r3, r3, #16
 8005e8e:	2200      	movs	r2, #0
 8005e90:	461c      	mov	r4, r3
 8005e92:	4615      	mov	r5, r2
 8005e94:	4622      	mov	r2, r4
 8005e96:	462b      	mov	r3, r5
 8005e98:	4608      	mov	r0, r1
 8005e9a:	f000 fe6f 	bl	8006b7c <SDMMC_CmdSelDesel>
 8005e9e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <SD_InitCard+0x176>
  {
    return errorstate;
 8005ea6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ea8:	e00e      	b.n	8005ec8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681d      	ldr	r5, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	466c      	mov	r4, sp
 8005eb2:	f103 0210 	add.w	r2, r3, #16
 8005eb6:	ca07      	ldmia	r2, {r0, r1, r2}
 8005eb8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005ebc:	3304      	adds	r3, #4
 8005ebe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	f000 fcb3 	bl	800682c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005ec6:	2300      	movs	r3, #0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3740      	adds	r7, #64	; 0x40
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bdb0      	pop	{r4, r5, r7, pc}

08005ed0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005edc:	2300      	movs	r3, #0
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f000 fe6a 	bl	8006bc2 <SDMMC_CmdGoIdleState>
 8005eee:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <SD_PowerON+0x2a>
  {
    return errorstate;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	e072      	b.n	8005fe0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4618      	mov	r0, r3
 8005f00:	f000 fe7d 	bl	8006bfe <SDMMC_CmdOperCond>
 8005f04:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d00d      	beq.n	8005f28 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f000 fe53 	bl	8006bc2 <SDMMC_CmdGoIdleState>
 8005f1c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d004      	beq.n	8005f2e <SD_PowerON+0x5e>
    {
      return errorstate;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	e05b      	b.n	8005fe0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d137      	bne.n	8005fa6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f000 fe7d 	bl	8006c3c <SDMMC_CmdAppCommand>
 8005f42:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d02d      	beq.n	8005fa6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f4a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005f4e:	e047      	b.n	8005fe0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2100      	movs	r1, #0
 8005f56:	4618      	mov	r0, r3
 8005f58:	f000 fe70 	bl	8006c3c <SDMMC_CmdAppCommand>
 8005f5c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <SD_PowerON+0x98>
    {
      return errorstate;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	e03b      	b.n	8005fe0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	491e      	ldr	r1, [pc, #120]	; (8005fe8 <SD_PowerON+0x118>)
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f000 fe86 	bl	8006c80 <SDMMC_CmdAppOperCommand>
 8005f74:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d002      	beq.n	8005f82 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f7c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005f80:	e02e      	b.n	8005fe0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2100      	movs	r1, #0
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f000 fceb 	bl	8006964 <SDIO_GetResponse>
 8005f8e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	0fdb      	lsrs	r3, r3, #31
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d101      	bne.n	8005f9c <SD_PowerON+0xcc>
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e000      	b.n	8005f9e <SD_PowerON+0xce>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	613b      	str	r3, [r7, #16]

    count++;
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d802      	bhi.n	8005fb6 <SD_PowerON+0xe6>
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d0cc      	beq.n	8005f50 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d902      	bls.n	8005fc6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005fc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005fc4:	e00c      	b.n	8005fe0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d003      	beq.n	8005fd8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	645a      	str	r2, [r3, #68]	; 0x44
 8005fd6:	e002      	b.n	8005fde <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3718      	adds	r7, #24
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	c1100000 	.word	0xc1100000

08005fec <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d102      	bne.n	8006002 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8005ffc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006000:	e018      	b.n	8006034 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800600a:	041b      	lsls	r3, r3, #16
 800600c:	4619      	mov	r1, r3
 800600e:	4610      	mov	r0, r2
 8006010:	f000 fefa 	bl	8006e08 <SDMMC_CmdSendStatus>
 8006014:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <SD_SendStatus+0x34>
  {
    return errorstate;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	e009      	b.n	8006034 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2100      	movs	r1, #0
 8006026:	4618      	mov	r0, r3
 8006028:	f000 fc9c 	bl	8006964 <SDIO_GetResponse>
 800602c:	4602      	mov	r2, r0
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006044:	2300      	movs	r3, #0
 8006046:	60fb      	str	r3, [r7, #12]
 8006048:	2300      	movs	r3, #0
 800604a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2100      	movs	r1, #0
 8006052:	4618      	mov	r0, r3
 8006054:	f000 fc86 	bl	8006964 <SDIO_GetResponse>
 8006058:	4603      	mov	r3, r0
 800605a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800605e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006062:	d102      	bne.n	800606a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006064:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006068:	e02f      	b.n	80060ca <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800606a:	f107 030c 	add.w	r3, r7, #12
 800606e:	4619      	mov	r1, r3
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f000 f879 	bl	8006168 <SD_FindSCR>
 8006076:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d001      	beq.n	8006082 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	e023      	b.n	80060ca <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006088:	2b00      	cmp	r3, #0
 800608a:	d01c      	beq.n	80060c6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006094:	041b      	lsls	r3, r3, #16
 8006096:	4619      	mov	r1, r3
 8006098:	4610      	mov	r0, r2
 800609a:	f000 fdcf 	bl	8006c3c <SDMMC_CmdAppCommand>
 800609e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d001      	beq.n	80060aa <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	e00f      	b.n	80060ca <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2102      	movs	r1, #2
 80060b0:	4618      	mov	r0, r3
 80060b2:	f000 fe08 	bl	8006cc6 <SDMMC_CmdBusWidth>
 80060b6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d001      	beq.n	80060c2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	e003      	b.n	80060ca <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80060c2:	2300      	movs	r3, #0
 80060c4:	e001      	b.n	80060ca <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80060c6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3718      	adds	r7, #24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80060d2:	b580      	push	{r7, lr}
 80060d4:	b086      	sub	sp, #24
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80060da:	2300      	movs	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]
 80060de:	2300      	movs	r3, #0
 80060e0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2100      	movs	r1, #0
 80060e8:	4618      	mov	r0, r3
 80060ea:	f000 fc3b 	bl	8006964 <SDIO_GetResponse>
 80060ee:	4603      	mov	r3, r0
 80060f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80060f8:	d102      	bne.n	8006100 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80060fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80060fe:	e02f      	b.n	8006160 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006100:	f107 030c 	add.w	r3, r7, #12
 8006104:	4619      	mov	r1, r3
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f82e 	bl	8006168 <SD_FindSCR>
 800610c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d001      	beq.n	8006118 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	e023      	b.n	8006160 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d01c      	beq.n	800615c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800612a:	041b      	lsls	r3, r3, #16
 800612c:	4619      	mov	r1, r3
 800612e:	4610      	mov	r0, r2
 8006130:	f000 fd84 	bl	8006c3c <SDMMC_CmdAppCommand>
 8006134:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d001      	beq.n	8006140 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	e00f      	b.n	8006160 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2100      	movs	r1, #0
 8006146:	4618      	mov	r0, r3
 8006148:	f000 fdbd 	bl	8006cc6 <SDMMC_CmdBusWidth>
 800614c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d001      	beq.n	8006158 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	e003      	b.n	8006160 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006158:	2300      	movs	r3, #0
 800615a:	e001      	b.n	8006160 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800615c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006160:	4618      	mov	r0, r3
 8006162:	3718      	adds	r7, #24
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006168:	b590      	push	{r4, r7, lr}
 800616a:	b08f      	sub	sp, #60	; 0x3c
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006172:	f7fc f8f7 	bl	8002364 <HAL_GetTick>
 8006176:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006178:	2300      	movs	r3, #0
 800617a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800617c:	2300      	movs	r3, #0
 800617e:	60bb      	str	r3, [r7, #8]
 8006180:	2300      	movs	r3, #0
 8006182:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2108      	movs	r1, #8
 800618e:	4618      	mov	r0, r3
 8006190:	f000 fc27 	bl	80069e2 <SDMMC_CmdBlockLength>
 8006194:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006198:	2b00      	cmp	r3, #0
 800619a:	d001      	beq.n	80061a0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800619c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800619e:	e0b2      	b.n	8006306 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061a8:	041b      	lsls	r3, r3, #16
 80061aa:	4619      	mov	r1, r3
 80061ac:	4610      	mov	r0, r2
 80061ae:	f000 fd45 	bl	8006c3c <SDMMC_CmdAppCommand>
 80061b2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80061b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d001      	beq.n	80061be <SD_FindSCR+0x56>
  {
    return errorstate;
 80061ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061bc:	e0a3      	b.n	8006306 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80061be:	f04f 33ff 	mov.w	r3, #4294967295
 80061c2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80061c4:	2308      	movs	r3, #8
 80061c6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80061c8:	2330      	movs	r3, #48	; 0x30
 80061ca:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80061cc:	2302      	movs	r3, #2
 80061ce:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80061d0:	2300      	movs	r3, #0
 80061d2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80061d4:	2301      	movs	r3, #1
 80061d6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f107 0210 	add.w	r2, r7, #16
 80061e0:	4611      	mov	r1, r2
 80061e2:	4618      	mov	r0, r3
 80061e4:	f000 fbd1 	bl	800698a <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f000 fd8c 	bl	8006d0a <SDMMC_CmdSendSCR>
 80061f2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80061f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d02a      	beq.n	8006250 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80061fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061fc:	e083      	b.n	8006306 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00f      	beq.n	800622c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6819      	ldr	r1, [r3, #0]
 8006210:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	f107 0208 	add.w	r2, r7, #8
 8006218:	18d4      	adds	r4, r2, r3
 800621a:	4608      	mov	r0, r1
 800621c:	f000 fb31 	bl	8006882 <SDIO_ReadFIFO>
 8006220:	4603      	mov	r3, r0
 8006222:	6023      	str	r3, [r4, #0]
      index++;
 8006224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006226:	3301      	adds	r3, #1
 8006228:	637b      	str	r3, [r7, #52]	; 0x34
 800622a:	e006      	b.n	800623a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006232:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006236:	2b00      	cmp	r3, #0
 8006238:	d012      	beq.n	8006260 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800623a:	f7fc f893 	bl	8002364 <HAL_GetTick>
 800623e:	4602      	mov	r2, r0
 8006240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006248:	d102      	bne.n	8006250 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800624a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800624e:	e05a      	b.n	8006306 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006256:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 800625a:	2b00      	cmp	r3, #0
 800625c:	d0cf      	beq.n	80061fe <SD_FindSCR+0x96>
 800625e:	e000      	b.n	8006262 <SD_FindSCR+0xfa>
      break;
 8006260:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006268:	f003 0308 	and.w	r3, r3, #8
 800626c:	2b00      	cmp	r3, #0
 800626e:	d005      	beq.n	800627c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2208      	movs	r2, #8
 8006276:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006278:	2308      	movs	r3, #8
 800627a:	e044      	b.n	8006306 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	2b00      	cmp	r3, #0
 8006288:	d005      	beq.n	8006296 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	2202      	movs	r2, #2
 8006290:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006292:	2302      	movs	r3, #2
 8006294:	e037      	b.n	8006306 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800629c:	f003 0320 	and.w	r3, r3, #32
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d005      	beq.n	80062b0 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2220      	movs	r2, #32
 80062aa:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80062ac:	2320      	movs	r3, #32
 80062ae:	e02a      	b.n	8006306 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f240 523a 	movw	r2, #1338	; 0x53a
 80062b8:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	061a      	lsls	r2, r3, #24
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	021b      	lsls	r3, r3, #8
 80062c2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80062c6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	0a1b      	lsrs	r3, r3, #8
 80062cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80062d0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	0e1b      	lsrs	r3, r3, #24
 80062d6:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80062d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062da:	601a      	str	r2, [r3, #0]
    scr++;
 80062dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062de:	3304      	adds	r3, #4
 80062e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	061a      	lsls	r2, r3, #24
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	021b      	lsls	r3, r3, #8
 80062ea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80062ee:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	0a1b      	lsrs	r3, r3, #8
 80062f4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80062f8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	0e1b      	lsrs	r3, r3, #24
 80062fe:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006302:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	373c      	adds	r7, #60	; 0x3c
 800630a:	46bd      	mov	sp, r7
 800630c:	bd90      	pop	{r4, r7, pc}

0800630e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800630e:	b580      	push	{r7, lr}
 8006310:	b082      	sub	sp, #8
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e07b      	b.n	8006418 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006324:	2b00      	cmp	r3, #0
 8006326:	d108      	bne.n	800633a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006330:	d009      	beq.n	8006346 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	61da      	str	r2, [r3, #28]
 8006338:	e005      	b.n	8006346 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006352:	b2db      	uxtb	r3, r3
 8006354:	2b00      	cmp	r3, #0
 8006356:	d106      	bne.n	8006366 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f7fb fafd 	bl	8001960 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2202      	movs	r2, #2
 800636a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800637c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800638e:	431a      	orrs	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	68db      	ldr	r3, [r3, #12]
 8006394:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006398:	431a      	orrs	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	691b      	ldr	r3, [r3, #16]
 800639e:	f003 0302 	and.w	r3, r3, #2
 80063a2:	431a      	orrs	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	695b      	ldr	r3, [r3, #20]
 80063a8:	f003 0301 	and.w	r3, r3, #1
 80063ac:	431a      	orrs	r2, r3
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063b6:	431a      	orrs	r2, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	69db      	ldr	r3, [r3, #28]
 80063bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063c0:	431a      	orrs	r2, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ca:	ea42 0103 	orr.w	r1, r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	430a      	orrs	r2, r1
 80063dc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	0c1b      	lsrs	r3, r3, #16
 80063e4:	f003 0104 	and.w	r1, r3, #4
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ec:	f003 0210 	and.w	r2, r3, #16
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	430a      	orrs	r2, r1
 80063f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	69da      	ldr	r2, [r3, #28]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006406:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006416:	2300      	movs	r3, #0
}
 8006418:	4618      	mov	r0, r3
 800641a:	3708      	adds	r7, #8
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}

08006420 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b088      	sub	sp, #32
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	603b      	str	r3, [r7, #0]
 800642c:	4613      	mov	r3, r2
 800642e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006430:	2300      	movs	r3, #0
 8006432:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800643a:	2b01      	cmp	r3, #1
 800643c:	d101      	bne.n	8006442 <HAL_SPI_Transmit+0x22>
 800643e:	2302      	movs	r3, #2
 8006440:	e126      	b.n	8006690 <HAL_SPI_Transmit+0x270>
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800644a:	f7fb ff8b 	bl	8002364 <HAL_GetTick>
 800644e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006450:	88fb      	ldrh	r3, [r7, #6]
 8006452:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800645a:	b2db      	uxtb	r3, r3
 800645c:	2b01      	cmp	r3, #1
 800645e:	d002      	beq.n	8006466 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006460:	2302      	movs	r3, #2
 8006462:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006464:	e10b      	b.n	800667e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d002      	beq.n	8006472 <HAL_SPI_Transmit+0x52>
 800646c:	88fb      	ldrh	r3, [r7, #6]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d102      	bne.n	8006478 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006476:	e102      	b.n	800667e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2203      	movs	r2, #3
 800647c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	88fa      	ldrh	r2, [r7, #6]
 8006490:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	88fa      	ldrh	r2, [r7, #6]
 8006496:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2200      	movs	r2, #0
 80064ae:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064be:	d10f      	bne.n	80064e0 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064ce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80064de:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ea:	2b40      	cmp	r3, #64	; 0x40
 80064ec:	d007      	beq.n	80064fe <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006506:	d14b      	bne.n	80065a0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d002      	beq.n	8006516 <HAL_SPI_Transmit+0xf6>
 8006510:	8afb      	ldrh	r3, [r7, #22]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d13e      	bne.n	8006594 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800651a:	881a      	ldrh	r2, [r3, #0]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006526:	1c9a      	adds	r2, r3, #2
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006530:	b29b      	uxth	r3, r3
 8006532:	3b01      	subs	r3, #1
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800653a:	e02b      	b.n	8006594 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b02      	cmp	r3, #2
 8006548:	d112      	bne.n	8006570 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800654e:	881a      	ldrh	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655a:	1c9a      	adds	r2, r3, #2
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006564:	b29b      	uxth	r3, r3
 8006566:	3b01      	subs	r3, #1
 8006568:	b29a      	uxth	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	86da      	strh	r2, [r3, #54]	; 0x36
 800656e:	e011      	b.n	8006594 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006570:	f7fb fef8 	bl	8002364 <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	69bb      	ldr	r3, [r7, #24]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	683a      	ldr	r2, [r7, #0]
 800657c:	429a      	cmp	r2, r3
 800657e:	d803      	bhi.n	8006588 <HAL_SPI_Transmit+0x168>
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006586:	d102      	bne.n	800658e <HAL_SPI_Transmit+0x16e>
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d102      	bne.n	8006594 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006592:	e074      	b.n	800667e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006598:	b29b      	uxth	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1ce      	bne.n	800653c <HAL_SPI_Transmit+0x11c>
 800659e:	e04c      	b.n	800663a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d002      	beq.n	80065ae <HAL_SPI_Transmit+0x18e>
 80065a8:	8afb      	ldrh	r3, [r7, #22]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d140      	bne.n	8006630 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	330c      	adds	r3, #12
 80065b8:	7812      	ldrb	r2, [r2, #0]
 80065ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c0:	1c5a      	adds	r2, r3, #1
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	3b01      	subs	r3, #1
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80065d4:	e02c      	b.n	8006630 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d113      	bne.n	800660c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	330c      	adds	r3, #12
 80065ee:	7812      	ldrb	r2, [r2, #0]
 80065f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f6:	1c5a      	adds	r2, r3, #1
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006600:	b29b      	uxth	r3, r3
 8006602:	3b01      	subs	r3, #1
 8006604:	b29a      	uxth	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	86da      	strh	r2, [r3, #54]	; 0x36
 800660a:	e011      	b.n	8006630 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800660c:	f7fb feaa 	bl	8002364 <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	683a      	ldr	r2, [r7, #0]
 8006618:	429a      	cmp	r2, r3
 800661a:	d803      	bhi.n	8006624 <HAL_SPI_Transmit+0x204>
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006622:	d102      	bne.n	800662a <HAL_SPI_Transmit+0x20a>
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d102      	bne.n	8006630 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800662e:	e026      	b.n	800667e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006634:	b29b      	uxth	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1cd      	bne.n	80065d6 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800663a:	69ba      	ldr	r2, [r7, #24]
 800663c:	6839      	ldr	r1, [r7, #0]
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f000 f8b2 	bl	80067a8 <SPI_EndRxTxTransaction>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d002      	beq.n	8006650 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2220      	movs	r2, #32
 800664e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d10a      	bne.n	800666e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006658:	2300      	movs	r3, #0
 800665a:	613b      	str	r3, [r7, #16]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	613b      	str	r3, [r7, #16]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	613b      	str	r3, [r7, #16]
 800666c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006672:	2b00      	cmp	r3, #0
 8006674:	d002      	beq.n	800667c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	77fb      	strb	r3, [r7, #31]
 800667a:	e000      	b.n	800667e <HAL_SPI_Transmit+0x25e>
  }

error:
 800667c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800668e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006690:	4618      	mov	r0, r3
 8006692:	3720      	adds	r7, #32
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b088      	sub	sp, #32
 800669c:	af00      	add	r7, sp, #0
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	60b9      	str	r1, [r7, #8]
 80066a2:	603b      	str	r3, [r7, #0]
 80066a4:	4613      	mov	r3, r2
 80066a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80066a8:	f7fb fe5c 	bl	8002364 <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b0:	1a9b      	subs	r3, r3, r2
 80066b2:	683a      	ldr	r2, [r7, #0]
 80066b4:	4413      	add	r3, r2
 80066b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80066b8:	f7fb fe54 	bl	8002364 <HAL_GetTick>
 80066bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80066be:	4b39      	ldr	r3, [pc, #228]	; (80067a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	015b      	lsls	r3, r3, #5
 80066c4:	0d1b      	lsrs	r3, r3, #20
 80066c6:	69fa      	ldr	r2, [r7, #28]
 80066c8:	fb02 f303 	mul.w	r3, r2, r3
 80066cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066ce:	e054      	b.n	800677a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d6:	d050      	beq.n	800677a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066d8:	f7fb fe44 	bl	8002364 <HAL_GetTick>
 80066dc:	4602      	mov	r2, r0
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	1ad3      	subs	r3, r2, r3
 80066e2:	69fa      	ldr	r2, [r7, #28]
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d902      	bls.n	80066ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d13d      	bne.n	800676a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	685a      	ldr	r2, [r3, #4]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80066fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006706:	d111      	bne.n	800672c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006710:	d004      	beq.n	800671c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800671a:	d107      	bne.n	800672c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800672a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006730:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006734:	d10f      	bne.n	8006756 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006744:	601a      	str	r2, [r3, #0]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006754:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2201      	movs	r2, #1
 800675a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e017      	b.n	800679a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d101      	bne.n	8006774 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006770:	2300      	movs	r3, #0
 8006772:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	3b01      	subs	r3, #1
 8006778:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	689a      	ldr	r2, [r3, #8]
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	4013      	ands	r3, r2
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	429a      	cmp	r2, r3
 8006788:	bf0c      	ite	eq
 800678a:	2301      	moveq	r3, #1
 800678c:	2300      	movne	r3, #0
 800678e:	b2db      	uxtb	r3, r3
 8006790:	461a      	mov	r2, r3
 8006792:	79fb      	ldrb	r3, [r7, #7]
 8006794:	429a      	cmp	r2, r3
 8006796:	d19b      	bne.n	80066d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3720      	adds	r7, #32
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	20000000 	.word	0x20000000

080067a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b088      	sub	sp, #32
 80067ac:	af02      	add	r7, sp, #8
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	60b9      	str	r1, [r7, #8]
 80067b2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80067b4:	4b1b      	ldr	r3, [pc, #108]	; (8006824 <SPI_EndRxTxTransaction+0x7c>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a1b      	ldr	r2, [pc, #108]	; (8006828 <SPI_EndRxTxTransaction+0x80>)
 80067ba:	fba2 2303 	umull	r2, r3, r2, r3
 80067be:	0d5b      	lsrs	r3, r3, #21
 80067c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80067c4:	fb02 f303 	mul.w	r3, r2, r3
 80067c8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067d2:	d112      	bne.n	80067fa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	9300      	str	r3, [sp, #0]
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	2200      	movs	r2, #0
 80067dc:	2180      	movs	r1, #128	; 0x80
 80067de:	68f8      	ldr	r0, [r7, #12]
 80067e0:	f7ff ff5a 	bl	8006698 <SPI_WaitFlagStateUntilTimeout>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d016      	beq.n	8006818 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ee:	f043 0220 	orr.w	r2, r3, #32
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e00f      	b.n	800681a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00a      	beq.n	8006816 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	3b01      	subs	r3, #1
 8006804:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006810:	2b80      	cmp	r3, #128	; 0x80
 8006812:	d0f2      	beq.n	80067fa <SPI_EndRxTxTransaction+0x52>
 8006814:	e000      	b.n	8006818 <SPI_EndRxTxTransaction+0x70>
        break;
 8006816:	bf00      	nop
  }

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3718      	adds	r7, #24
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	20000000 	.word	0x20000000
 8006828:	165e9f81 	.word	0x165e9f81

0800682c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800682c:	b084      	sub	sp, #16
 800682e:	b480      	push	{r7}
 8006830:	b085      	sub	sp, #20
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	f107 001c 	add.w	r0, r7, #28
 800683a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800683e:	2300      	movs	r3, #0
 8006840:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006842:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006844:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8006846:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800684a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800684c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800684e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8006852:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8006856:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	4313      	orrs	r3, r2
 800685c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006866:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	431a      	orrs	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3714      	adds	r7, #20
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	b004      	add	sp, #16
 8006880:	4770      	bx	lr

08006882 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8006882:	b480      	push	{r7}
 8006884:	b083      	sub	sp, #12
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006890:	4618      	mov	r0, r3
 8006892:	370c      	adds	r7, #12
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr

0800689c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80068be:	b480      	push	{r7}
 80068c0:	b083      	sub	sp, #12
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2203      	movs	r2, #3
 80068ca:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	370c      	adds	r7, #12
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr

080068da <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80068da:	b480      	push	{r7}
 80068dc:	b083      	sub	sp, #12
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 0303 	and.w	r3, r3, #3
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	370c      	adds	r7, #12
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b085      	sub	sp, #20
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
 80068fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006900:	2300      	movs	r3, #0
 8006902:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006914:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800691a:	431a      	orrs	r2, r3
                       Command->CPSM);
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006920:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	4313      	orrs	r3, r2
 8006926:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006930:	f023 030f 	bic.w	r3, r3, #15
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	431a      	orrs	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3714      	adds	r7, #20
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800694a:	b480      	push	{r7}
 800694c:	b083      	sub	sp, #12
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	b2db      	uxtb	r3, r3
}
 8006958:	4618      	mov	r0, r3
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006964:	b480      	push	{r7}
 8006966:	b085      	sub	sp, #20
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	3314      	adds	r3, #20
 8006972:	461a      	mov	r2, r3
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	4413      	add	r3, r2
 8006978:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
}  
 800697e:	4618      	mov	r0, r3
 8006980:	3714      	adds	r7, #20
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800698a:	b480      	push	{r7}
 800698c:	b085      	sub	sp, #20
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
 8006992:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006994:	2300      	movs	r3, #0
 8006996:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	685a      	ldr	r2, [r3, #4]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069b0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80069b6:	431a      	orrs	r2, r3
                       Data->DPSM);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80069bc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	431a      	orrs	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80069d4:	2300      	movs	r3, #0

}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr

080069e2 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80069e2:	b580      	push	{r7, lr}
 80069e4:	b088      	sub	sp, #32
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
 80069ea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80069f0:	2310      	movs	r3, #16
 80069f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80069f4:	2340      	movs	r3, #64	; 0x40
 80069f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80069f8:	2300      	movs	r3, #0
 80069fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80069fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a00:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a02:	f107 0308 	add.w	r3, r7, #8
 8006a06:	4619      	mov	r1, r3
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f7ff ff74 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a12:	2110      	movs	r1, #16
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 fa19 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006a1a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a1c:	69fb      	ldr	r3, [r7, #28]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3720      	adds	r7, #32
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b088      	sub	sp, #32
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
 8006a2e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006a34:	2311      	movs	r3, #17
 8006a36:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a38:	2340      	movs	r3, #64	; 0x40
 8006a3a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a44:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a46:	f107 0308 	add.w	r3, r7, #8
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f7ff ff52 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a56:	2111      	movs	r1, #17
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 f9f7 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006a5e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a60:	69fb      	ldr	r3, [r7, #28]
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3720      	adds	r7, #32
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}

08006a6a <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b088      	sub	sp, #32
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
 8006a72:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006a78:	2312      	movs	r3, #18
 8006a7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a7c:	2340      	movs	r3, #64	; 0x40
 8006a7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a80:	2300      	movs	r3, #0
 8006a82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a88:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a8a:	f107 0308 	add.w	r3, r7, #8
 8006a8e:	4619      	mov	r1, r3
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f7ff ff30 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a9a:	2112      	movs	r1, #18
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f000 f9d5 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006aa2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006aa4:	69fb      	ldr	r3, [r7, #28]
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3720      	adds	r7, #32
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}

08006aae <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006aae:	b580      	push	{r7, lr}
 8006ab0:	b088      	sub	sp, #32
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
 8006ab6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006abc:	2318      	movs	r3, #24
 8006abe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ac0:	2340      	movs	r3, #64	; 0x40
 8006ac2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ac8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006acc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ace:	f107 0308 	add.w	r3, r7, #8
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f7ff ff0e 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ade:	2118      	movs	r1, #24
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 f9b3 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006ae6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ae8:	69fb      	ldr	r3, [r7, #28]
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3720      	adds	r7, #32
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b088      	sub	sp, #32
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
 8006afa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006b00:	2319      	movs	r3, #25
 8006b02:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b04:	2340      	movs	r3, #64	; 0x40
 8006b06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b10:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b12:	f107 0308 	add.w	r3, r7, #8
 8006b16:	4619      	mov	r1, r3
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f7ff feec 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b22:	2119      	movs	r1, #25
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 f991 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006b2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b2c:	69fb      	ldr	r3, [r7, #28]
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3720      	adds	r7, #32
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
	...

08006b38 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b088      	sub	sp, #32
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006b44:	230c      	movs	r3, #12
 8006b46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b48:	2340      	movs	r3, #64	; 0x40
 8006b4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b54:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b56:	f107 0308 	add.w	r3, r7, #8
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f7ff feca 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8006b62:	4a05      	ldr	r2, [pc, #20]	; (8006b78 <SDMMC_CmdStopTransfer+0x40>)
 8006b64:	210c      	movs	r1, #12
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 f970 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006b6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b6e:	69fb      	ldr	r3, [r7, #28]
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3720      	adds	r7, #32
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	05f5e100 	.word	0x05f5e100

08006b7c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b08a      	sub	sp, #40	; 0x28
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006b8c:	2307      	movs	r3, #7
 8006b8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b90:	2340      	movs	r3, #64	; 0x40
 8006b92:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b94:	2300      	movs	r3, #0
 8006b96:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b9c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b9e:	f107 0310 	add.w	r3, r7, #16
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f7ff fea6 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bae:	2107      	movs	r1, #7
 8006bb0:	68f8      	ldr	r0, [r7, #12]
 8006bb2:	f000 f94b 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006bb6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3728      	adds	r7, #40	; 0x28
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b088      	sub	sp, #32
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bde:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006be0:	f107 0308 	add.w	r3, r7, #8
 8006be4:	4619      	mov	r1, r3
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f7ff fe85 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 fb65 	bl	80072bc <SDMMC_GetCmdError>
 8006bf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006bf4:	69fb      	ldr	r3, [r7, #28]
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3720      	adds	r7, #32
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}

08006bfe <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b088      	sub	sp, #32
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006c06:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006c0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006c0c:	2308      	movs	r3, #8
 8006c0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c10:	2340      	movs	r3, #64	; 0x40
 8006c12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c14:	2300      	movs	r3, #0
 8006c16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c1e:	f107 0308 	add.w	r3, r7, #8
 8006c22:	4619      	mov	r1, r3
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7ff fe66 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 faf8 	bl	8007220 <SDMMC_GetCmdResp7>
 8006c30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c32:	69fb      	ldr	r3, [r7, #28]
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3720      	adds	r7, #32
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b088      	sub	sp, #32
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006c4a:	2337      	movs	r3, #55	; 0x37
 8006c4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c4e:	2340      	movs	r3, #64	; 0x40
 8006c50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c52:	2300      	movs	r3, #0
 8006c54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c5a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c5c:	f107 0308 	add.w	r3, r7, #8
 8006c60:	4619      	mov	r1, r3
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f7ff fe47 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c6c:	2137      	movs	r1, #55	; 0x37
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 f8ec 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006c74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c76:	69fb      	ldr	r3, [r7, #28]
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3720      	adds	r7, #32
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b088      	sub	sp, #32
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006c96:	2329      	movs	r3, #41	; 0x29
 8006c98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c9a:	2340      	movs	r3, #64	; 0x40
 8006c9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ca2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ca6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ca8:	f107 0308 	add.w	r3, r7, #8
 8006cac:	4619      	mov	r1, r3
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f7ff fe21 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f000 f9ff 	bl	80070b8 <SDMMC_GetCmdResp3>
 8006cba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cbc:	69fb      	ldr	r3, [r7, #28]
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3720      	adds	r7, #32
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b088      	sub	sp, #32
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
 8006cce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006cd4:	2306      	movs	r3, #6
 8006cd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006cd8:	2340      	movs	r3, #64	; 0x40
 8006cda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ce0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ce4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ce6:	f107 0308 	add.w	r3, r7, #8
 8006cea:	4619      	mov	r1, r3
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f7ff fe02 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cf6:	2106      	movs	r1, #6
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 f8a7 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006cfe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d00:	69fb      	ldr	r3, [r7, #28]
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3720      	adds	r7, #32
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}

08006d0a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006d0a:	b580      	push	{r7, lr}
 8006d0c:	b088      	sub	sp, #32
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006d12:	2300      	movs	r3, #0
 8006d14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006d16:	2333      	movs	r3, #51	; 0x33
 8006d18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d1a:	2340      	movs	r3, #64	; 0x40
 8006d1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d26:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d28:	f107 0308 	add.w	r3, r7, #8
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f7ff fde1 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d38:	2133      	movs	r1, #51	; 0x33
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 f886 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006d40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d42:	69fb      	ldr	r3, [r7, #28]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3720      	adds	r7, #32
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b088      	sub	sp, #32
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006d54:	2300      	movs	r3, #0
 8006d56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006d58:	2302      	movs	r3, #2
 8006d5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006d5c:	23c0      	movs	r3, #192	; 0xc0
 8006d5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d60:	2300      	movs	r3, #0
 8006d62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d68:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d6a:	f107 0308 	add.w	r3, r7, #8
 8006d6e:	4619      	mov	r1, r3
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f7ff fdc0 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 f956 	bl	8007028 <SDMMC_GetCmdResp2>
 8006d7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d7e:	69fb      	ldr	r3, [r7, #28]
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3720      	adds	r7, #32
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b088      	sub	sp, #32
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006d96:	2309      	movs	r3, #9
 8006d98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006d9a:	23c0      	movs	r3, #192	; 0xc0
 8006d9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006da2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006da6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006da8:	f107 0308 	add.w	r3, r7, #8
 8006dac:	4619      	mov	r1, r3
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f7ff fda1 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 f937 	bl	8007028 <SDMMC_GetCmdResp2>
 8006dba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dbc:	69fb      	ldr	r3, [r7, #28]
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3720      	adds	r7, #32
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b088      	sub	sp, #32
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
 8006dce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006dd8:	2340      	movs	r3, #64	; 0x40
 8006dda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006de0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006de4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006de6:	f107 0308 	add.w	r3, r7, #8
 8006dea:	4619      	mov	r1, r3
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f7ff fd82 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	2103      	movs	r1, #3
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f000 f99c 	bl	8007134 <SDMMC_GetCmdResp6>
 8006dfc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dfe:	69fb      	ldr	r3, [r7, #28]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3720      	adds	r7, #32
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}

08006e08 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b088      	sub	sp, #32
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006e16:	230d      	movs	r3, #13
 8006e18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e1a:	2340      	movs	r3, #64	; 0x40
 8006e1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e26:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e28:	f107 0308 	add.w	r3, r7, #8
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f7ff fd61 	bl	80068f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8006e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e38:	210d      	movs	r1, #13
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 f806 	bl	8006e4c <SDMMC_GetCmdResp1>
 8006e40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e42:	69fb      	ldr	r3, [r7, #28]
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3720      	adds	r7, #32
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b088      	sub	sp, #32
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	460b      	mov	r3, r1
 8006e56:	607a      	str	r2, [r7, #4]
 8006e58:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006e5a:	4b70      	ldr	r3, [pc, #448]	; (800701c <SDMMC_GetCmdResp1+0x1d0>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a70      	ldr	r2, [pc, #448]	; (8007020 <SDMMC_GetCmdResp1+0x1d4>)
 8006e60:	fba2 2303 	umull	r2, r3, r2, r3
 8006e64:	0a5a      	lsrs	r2, r3, #9
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	fb02 f303 	mul.w	r3, r2, r3
 8006e6c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8006e6e:	69fb      	ldr	r3, [r7, #28]
 8006e70:	1e5a      	subs	r2, r3, #1
 8006e72:	61fa      	str	r2, [r7, #28]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d102      	bne.n	8006e7e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006e78:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006e7c:	e0c9      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e82:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d0ef      	beq.n	8006e6e <SDMMC_GetCmdResp1+0x22>
 8006e8e:	69bb      	ldr	r3, [r7, #24]
 8006e90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d1ea      	bne.n	8006e6e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e9c:	f003 0304 	and.w	r3, r3, #4
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d004      	beq.n	8006eae <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2204      	movs	r2, #4
 8006ea8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006eaa:	2304      	movs	r3, #4
 8006eac:	e0b1      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb2:	f003 0301 	and.w	r3, r3, #1
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d004      	beq.n	8006ec4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e0a6      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	22c5      	movs	r2, #197	; 0xc5
 8006ec8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006eca:	68f8      	ldr	r0, [r7, #12]
 8006ecc:	f7ff fd3d 	bl	800694a <SDIO_GetCommandResponse>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	7afb      	ldrb	r3, [r7, #11]
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d001      	beq.n	8006ede <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e099      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006ede:	2100      	movs	r1, #0
 8006ee0:	68f8      	ldr	r0, [r7, #12]
 8006ee2:	f7ff fd3f 	bl	8006964 <SDIO_GetResponse>
 8006ee6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006ee8:	697a      	ldr	r2, [r7, #20]
 8006eea:	4b4e      	ldr	r3, [pc, #312]	; (8007024 <SDMMC_GetCmdResp1+0x1d8>)
 8006eec:	4013      	ands	r3, r2
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	e08d      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	da02      	bge.n	8006f02 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006efc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f00:	e087      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d001      	beq.n	8006f10 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006f0c:	2340      	movs	r3, #64	; 0x40
 8006f0e:	e080      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d001      	beq.n	8006f1e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006f1a:	2380      	movs	r3, #128	; 0x80
 8006f1c:	e079      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d002      	beq.n	8006f2e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006f28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f2c:	e071      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d002      	beq.n	8006f3e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006f38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f3c:	e069      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d002      	beq.n	8006f4e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006f48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f4c:	e061      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d002      	beq.n	8006f5e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006f58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006f5c:	e059      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d002      	beq.n	8006f6e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006f68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f6c:	e051      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d002      	beq.n	8006f7e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006f78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006f7c:	e049      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d002      	beq.n	8006f8e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006f88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006f8c:	e041      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d002      	beq.n	8006f9e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8006f98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f9c:	e039      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d002      	beq.n	8006fae <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006fa8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006fac:	e031      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d002      	beq.n	8006fbe <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006fb8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006fbc:	e029      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d002      	beq.n	8006fce <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006fc8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006fcc:	e021      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d002      	beq.n	8006fde <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006fd8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006fdc:	e019      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d002      	beq.n	8006fee <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006fe8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006fec:	e011      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d002      	beq.n	8006ffe <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006ff8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006ffc:	e009      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	f003 0308 	and.w	r3, r3, #8
 8007004:	2b00      	cmp	r3, #0
 8007006:	d002      	beq.n	800700e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007008:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800700c:	e001      	b.n	8007012 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800700e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007012:	4618      	mov	r0, r3
 8007014:	3720      	adds	r7, #32
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	20000000 	.word	0x20000000
 8007020:	10624dd3 	.word	0x10624dd3
 8007024:	fdffe008 	.word	0xfdffe008

08007028 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007028:	b480      	push	{r7}
 800702a:	b085      	sub	sp, #20
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007030:	4b1f      	ldr	r3, [pc, #124]	; (80070b0 <SDMMC_GetCmdResp2+0x88>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a1f      	ldr	r2, [pc, #124]	; (80070b4 <SDMMC_GetCmdResp2+0x8c>)
 8007036:	fba2 2303 	umull	r2, r3, r2, r3
 800703a:	0a5b      	lsrs	r3, r3, #9
 800703c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007040:	fb02 f303 	mul.w	r3, r2, r3
 8007044:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	1e5a      	subs	r2, r3, #1
 800704a:	60fa      	str	r2, [r7, #12]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d102      	bne.n	8007056 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007050:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007054:	e026      	b.n	80070a4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800705a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0ef      	beq.n	8007046 <SDMMC_GetCmdResp2+0x1e>
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800706c:	2b00      	cmp	r3, #0
 800706e:	d1ea      	bne.n	8007046 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007074:	f003 0304 	and.w	r3, r3, #4
 8007078:	2b00      	cmp	r3, #0
 800707a:	d004      	beq.n	8007086 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2204      	movs	r2, #4
 8007080:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007082:	2304      	movs	r3, #4
 8007084:	e00e      	b.n	80070a4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	d004      	beq.n	800709c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2201      	movs	r2, #1
 8007096:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007098:	2301      	movs	r3, #1
 800709a:	e003      	b.n	80070a4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	22c5      	movs	r2, #197	; 0xc5
 80070a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3714      	adds	r7, #20
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr
 80070b0:	20000000 	.word	0x20000000
 80070b4:	10624dd3 	.word	0x10624dd3

080070b8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b085      	sub	sp, #20
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070c0:	4b1a      	ldr	r3, [pc, #104]	; (800712c <SDMMC_GetCmdResp3+0x74>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a1a      	ldr	r2, [pc, #104]	; (8007130 <SDMMC_GetCmdResp3+0x78>)
 80070c6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ca:	0a5b      	lsrs	r3, r3, #9
 80070cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80070d0:	fb02 f303 	mul.w	r3, r2, r3
 80070d4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	1e5a      	subs	r2, r3, #1
 80070da:	60fa      	str	r2, [r7, #12]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d102      	bne.n	80070e6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80070e0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80070e4:	e01b      	b.n	800711e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ea:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d0ef      	beq.n	80070d6 <SDMMC_GetCmdResp3+0x1e>
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d1ea      	bne.n	80070d6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007104:	f003 0304 	and.w	r3, r3, #4
 8007108:	2b00      	cmp	r3, #0
 800710a:	d004      	beq.n	8007116 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2204      	movs	r2, #4
 8007110:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007112:	2304      	movs	r3, #4
 8007114:	e003      	b.n	800711e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	22c5      	movs	r2, #197	; 0xc5
 800711a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3714      	adds	r7, #20
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop
 800712c:	20000000 	.word	0x20000000
 8007130:	10624dd3 	.word	0x10624dd3

08007134 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b088      	sub	sp, #32
 8007138:	af00      	add	r7, sp, #0
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	460b      	mov	r3, r1
 800713e:	607a      	str	r2, [r7, #4]
 8007140:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007142:	4b35      	ldr	r3, [pc, #212]	; (8007218 <SDMMC_GetCmdResp6+0xe4>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a35      	ldr	r2, [pc, #212]	; (800721c <SDMMC_GetCmdResp6+0xe8>)
 8007148:	fba2 2303 	umull	r2, r3, r2, r3
 800714c:	0a5b      	lsrs	r3, r3, #9
 800714e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007152:	fb02 f303 	mul.w	r3, r2, r3
 8007156:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	1e5a      	subs	r2, r3, #1
 800715c:	61fa      	str	r2, [r7, #28]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d102      	bne.n	8007168 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007162:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007166:	e052      	b.n	800720e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800716c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007174:	2b00      	cmp	r3, #0
 8007176:	d0ef      	beq.n	8007158 <SDMMC_GetCmdResp6+0x24>
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1ea      	bne.n	8007158 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007186:	f003 0304 	and.w	r3, r3, #4
 800718a:	2b00      	cmp	r3, #0
 800718c:	d004      	beq.n	8007198 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2204      	movs	r2, #4
 8007192:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007194:	2304      	movs	r3, #4
 8007196:	e03a      	b.n	800720e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800719c:	f003 0301 	and.w	r3, r3, #1
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d004      	beq.n	80071ae <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2201      	movs	r2, #1
 80071a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e02f      	b.n	800720e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f7ff fbcb 	bl	800694a <SDIO_GetCommandResponse>
 80071b4:	4603      	mov	r3, r0
 80071b6:	461a      	mov	r2, r3
 80071b8:	7afb      	ldrb	r3, [r7, #11]
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d001      	beq.n	80071c2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071be:	2301      	movs	r3, #1
 80071c0:	e025      	b.n	800720e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	22c5      	movs	r2, #197	; 0xc5
 80071c6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80071c8:	2100      	movs	r1, #0
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f7ff fbca 	bl	8006964 <SDIO_GetResponse>
 80071d0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d106      	bne.n	80071ea <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	0c1b      	lsrs	r3, r3, #16
 80071e0:	b29a      	uxth	r2, r3
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80071e6:	2300      	movs	r3, #0
 80071e8:	e011      	b.n	800720e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d002      	beq.n	80071fa <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80071f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80071f8:	e009      	b.n	800720e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d002      	beq.n	800720a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007204:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007208:	e001      	b.n	800720e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800720a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800720e:	4618      	mov	r0, r3
 8007210:	3720      	adds	r7, #32
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	20000000 	.word	0x20000000
 800721c:	10624dd3 	.word	0x10624dd3

08007220 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007220:	b480      	push	{r7}
 8007222:	b085      	sub	sp, #20
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007228:	4b22      	ldr	r3, [pc, #136]	; (80072b4 <SDMMC_GetCmdResp7+0x94>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a22      	ldr	r2, [pc, #136]	; (80072b8 <SDMMC_GetCmdResp7+0x98>)
 800722e:	fba2 2303 	umull	r2, r3, r2, r3
 8007232:	0a5b      	lsrs	r3, r3, #9
 8007234:	f241 3288 	movw	r2, #5000	; 0x1388
 8007238:	fb02 f303 	mul.w	r3, r2, r3
 800723c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	1e5a      	subs	r2, r3, #1
 8007242:	60fa      	str	r2, [r7, #12]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d102      	bne.n	800724e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007248:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800724c:	e02c      	b.n	80072a8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007252:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800725a:	2b00      	cmp	r3, #0
 800725c:	d0ef      	beq.n	800723e <SDMMC_GetCmdResp7+0x1e>
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1ea      	bne.n	800723e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800726c:	f003 0304 	and.w	r3, r3, #4
 8007270:	2b00      	cmp	r3, #0
 8007272:	d004      	beq.n	800727e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2204      	movs	r2, #4
 8007278:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800727a:	2304      	movs	r3, #4
 800727c:	e014      	b.n	80072a8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007282:	f003 0301 	and.w	r3, r3, #1
 8007286:	2b00      	cmp	r3, #0
 8007288:	d004      	beq.n	8007294 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2201      	movs	r2, #1
 800728e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007290:	2301      	movs	r3, #1
 8007292:	e009      	b.n	80072a8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800729c:	2b00      	cmp	r3, #0
 800729e:	d002      	beq.n	80072a6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2240      	movs	r2, #64	; 0x40
 80072a4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80072a6:	2300      	movs	r3, #0
  
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3714      	adds	r7, #20
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr
 80072b4:	20000000 	.word	0x20000000
 80072b8:	10624dd3 	.word	0x10624dd3

080072bc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80072c4:	4b11      	ldr	r3, [pc, #68]	; (800730c <SDMMC_GetCmdError+0x50>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a11      	ldr	r2, [pc, #68]	; (8007310 <SDMMC_GetCmdError+0x54>)
 80072ca:	fba2 2303 	umull	r2, r3, r2, r3
 80072ce:	0a5b      	lsrs	r3, r3, #9
 80072d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80072d4:	fb02 f303 	mul.w	r3, r2, r3
 80072d8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	1e5a      	subs	r2, r3, #1
 80072de:	60fa      	str	r2, [r7, #12]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d102      	bne.n	80072ea <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80072e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80072e8:	e009      	b.n	80072fe <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d0f1      	beq.n	80072da <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	22c5      	movs	r2, #197	; 0xc5
 80072fa:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3714      	adds	r7, #20
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	20000000 	.word	0x20000000
 8007310:	10624dd3 	.word	0x10624dd3

08007314 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007318:	4904      	ldr	r1, [pc, #16]	; (800732c <MX_FATFS_Init+0x18>)
 800731a:	4805      	ldr	r0, [pc, #20]	; (8007330 <MX_FATFS_Init+0x1c>)
 800731c:	f003 f814 	bl	800a348 <FATFS_LinkDriver>
 8007320:	4603      	mov	r3, r0
 8007322:	461a      	mov	r2, r3
 8007324:	4b03      	ldr	r3, [pc, #12]	; (8007334 <MX_FATFS_Init+0x20>)
 8007326:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007328:	bf00      	nop
 800732a:	bd80      	pop	{r7, pc}
 800732c:	200003c0 	.word	0x200003c0
 8007330:	08013478 	.word	0x08013478
 8007334:	200003bc 	.word	0x200003bc

08007338 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007338:	b480      	push	{r7}
 800733a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800733c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800733e:	4618      	mov	r0, r3
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b082      	sub	sp, #8
 800734c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800734e:	2300      	movs	r3, #0
 8007350:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007352:	f000 f879 	bl	8007448 <BSP_SD_IsDetected>
 8007356:	4603      	mov	r3, r0
 8007358:	2b01      	cmp	r3, #1
 800735a:	d001      	beq.n	8007360 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	e012      	b.n	8007386 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007360:	480b      	ldr	r0, [pc, #44]	; (8007390 <BSP_SD_Init+0x48>)
 8007362:	f7fd fe49 	bl	8004ff8 <HAL_SD_Init>
 8007366:	4603      	mov	r3, r0
 8007368:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800736a:	79fb      	ldrb	r3, [r7, #7]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d109      	bne.n	8007384 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8007370:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007374:	4806      	ldr	r0, [pc, #24]	; (8007390 <BSP_SD_Init+0x48>)
 8007376:	f7fe fc23 	bl	8005bc0 <HAL_SD_ConfigWideBusOperation>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d001      	beq.n	8007384 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8007384:	79fb      	ldrb	r3, [r7, #7]
}
 8007386:	4618      	mov	r0, r3
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	200002c8 	.word	0x200002c8

08007394 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b088      	sub	sp, #32
 8007398:	af02      	add	r7, sp, #8
 800739a:	60f8      	str	r0, [r7, #12]
 800739c:	60b9      	str	r1, [r7, #8]
 800739e:	607a      	str	r2, [r7, #4]
 80073a0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80073a2:	2300      	movs	r3, #0
 80073a4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	9300      	str	r3, [sp, #0]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	68f9      	ldr	r1, [r7, #12]
 80073b0:	4806      	ldr	r0, [pc, #24]	; (80073cc <BSP_SD_ReadBlocks+0x38>)
 80073b2:	f7fd fed1 	bl	8005158 <HAL_SD_ReadBlocks>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d001      	beq.n	80073c0 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80073c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3718      	adds	r7, #24
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop
 80073cc:	200002c8 	.word	0x200002c8

080073d0 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b088      	sub	sp, #32
 80073d4:	af02      	add	r7, sp, #8
 80073d6:	60f8      	str	r0, [r7, #12]
 80073d8:	60b9      	str	r1, [r7, #8]
 80073da:	607a      	str	r2, [r7, #4]
 80073dc:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80073de:	2300      	movs	r3, #0
 80073e0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	9300      	str	r3, [sp, #0]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	68f9      	ldr	r1, [r7, #12]
 80073ec:	4806      	ldr	r0, [pc, #24]	; (8007408 <BSP_SD_WriteBlocks+0x38>)
 80073ee:	f7fe f891 	bl	8005514 <HAL_SD_WriteBlocks>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d001      	beq.n	80073fc <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80073fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3718      	adds	r7, #24
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
 8007406:	bf00      	nop
 8007408:	200002c8 	.word	0x200002c8

0800740c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007410:	4805      	ldr	r0, [pc, #20]	; (8007428 <BSP_SD_GetCardState+0x1c>)
 8007412:	f7fe fc6f 	bl	8005cf4 <HAL_SD_GetCardState>
 8007416:	4603      	mov	r3, r0
 8007418:	2b04      	cmp	r3, #4
 800741a:	bf14      	ite	ne
 800741c:	2301      	movne	r3, #1
 800741e:	2300      	moveq	r3, #0
 8007420:	b2db      	uxtb	r3, r3
}
 8007422:	4618      	mov	r0, r3
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	200002c8 	.word	0x200002c8

0800742c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b082      	sub	sp, #8
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8007434:	6879      	ldr	r1, [r7, #4]
 8007436:	4803      	ldr	r0, [pc, #12]	; (8007444 <BSP_SD_GetCardInfo+0x18>)
 8007438:	f7fe fb96 	bl	8005b68 <HAL_SD_GetCardInfo>
}
 800743c:	bf00      	nop
 800743e:	3708      	adds	r7, #8
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	200002c8 	.word	0x200002c8

08007448 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800744e:	2301      	movs	r3, #1
 8007450:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8007452:	f000 f80b 	bl	800746c <BSP_PlatformIsDetected>
 8007456:	4603      	mov	r3, r0
 8007458:	2b00      	cmp	r3, #0
 800745a:	d101      	bne.n	8007460 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800745c:	2300      	movs	r3, #0
 800745e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8007460:	79fb      	ldrb	r3, [r7, #7]
 8007462:	b2db      	uxtb	r3, r3
}
 8007464:	4618      	mov	r0, r3
 8007466:	3708      	adds	r7, #8
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800746c:	b580      	push	{r7, lr}
 800746e:	b082      	sub	sp, #8
 8007470:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8007472:	2301      	movs	r3, #1
 8007474:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8007476:	2180      	movs	r1, #128	; 0x80
 8007478:	4806      	ldr	r0, [pc, #24]	; (8007494 <BSP_PlatformIsDetected+0x28>)
 800747a:	f7fc f9e9 	bl	8003850 <HAL_GPIO_ReadPin>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8007484:	2300      	movs	r3, #0
 8007486:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8007488:	79fb      	ldrb	r3, [r7, #7]
}
 800748a:	4618      	mov	r0, r3
 800748c:	3708      	adds	r7, #8
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	40020800 	.word	0x40020800

08007498 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	4603      	mov	r3, r0
 80074a0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80074a2:	4b0b      	ldr	r3, [pc, #44]	; (80074d0 <SD_CheckStatus+0x38>)
 80074a4:	2201      	movs	r2, #1
 80074a6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80074a8:	f7ff ffb0 	bl	800740c <BSP_SD_GetCardState>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d107      	bne.n	80074c2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80074b2:	4b07      	ldr	r3, [pc, #28]	; (80074d0 <SD_CheckStatus+0x38>)
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	f023 0301 	bic.w	r3, r3, #1
 80074bc:	b2da      	uxtb	r2, r3
 80074be:	4b04      	ldr	r3, [pc, #16]	; (80074d0 <SD_CheckStatus+0x38>)
 80074c0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80074c2:	4b03      	ldr	r3, [pc, #12]	; (80074d0 <SD_CheckStatus+0x38>)
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	b2db      	uxtb	r3, r3
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3708      	adds	r7, #8
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}
 80074d0:	20000009 	.word	0x20000009

080074d4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b082      	sub	sp, #8
 80074d8:	af00      	add	r7, sp, #0
 80074da:	4603      	mov	r3, r0
 80074dc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80074de:	4b0b      	ldr	r3, [pc, #44]	; (800750c <SD_initialize+0x38>)
 80074e0:	2201      	movs	r2, #1
 80074e2:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80074e4:	f7ff ff30 	bl	8007348 <BSP_SD_Init>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d107      	bne.n	80074fe <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80074ee:	79fb      	ldrb	r3, [r7, #7]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f7ff ffd1 	bl	8007498 <SD_CheckStatus>
 80074f6:	4603      	mov	r3, r0
 80074f8:	461a      	mov	r2, r3
 80074fa:	4b04      	ldr	r3, [pc, #16]	; (800750c <SD_initialize+0x38>)
 80074fc:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80074fe:	4b03      	ldr	r3, [pc, #12]	; (800750c <SD_initialize+0x38>)
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	b2db      	uxtb	r3, r3
}
 8007504:	4618      	mov	r0, r3
 8007506:	3708      	adds	r7, #8
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}
 800750c:	20000009 	.word	0x20000009

08007510 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
 8007516:	4603      	mov	r3, r0
 8007518:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800751a:	79fb      	ldrb	r3, [r7, #7]
 800751c:	4618      	mov	r0, r3
 800751e:	f7ff ffbb 	bl	8007498 <SD_CheckStatus>
 8007522:	4603      	mov	r3, r0
}
 8007524:	4618      	mov	r0, r3
 8007526:	3708      	adds	r7, #8
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af00      	add	r7, sp, #0
 8007532:	60b9      	str	r1, [r7, #8]
 8007534:	607a      	str	r2, [r7, #4]
 8007536:	603b      	str	r3, [r7, #0]
 8007538:	4603      	mov	r3, r0
 800753a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8007540:	f04f 33ff 	mov.w	r3, #4294967295
 8007544:	683a      	ldr	r2, [r7, #0]
 8007546:	6879      	ldr	r1, [r7, #4]
 8007548:	68b8      	ldr	r0, [r7, #8]
 800754a:	f7ff ff23 	bl	8007394 <BSP_SD_ReadBlocks>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d107      	bne.n	8007564 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8007554:	bf00      	nop
 8007556:	f7ff ff59 	bl	800740c <BSP_SD_GetCardState>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d1fa      	bne.n	8007556 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8007560:	2300      	movs	r3, #0
 8007562:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8007564:	7dfb      	ldrb	r3, [r7, #23]
}
 8007566:	4618      	mov	r0, r3
 8007568:	3718      	adds	r7, #24
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}

0800756e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800756e:	b580      	push	{r7, lr}
 8007570:	b086      	sub	sp, #24
 8007572:	af00      	add	r7, sp, #0
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
 8007578:	603b      	str	r3, [r7, #0]
 800757a:	4603      	mov	r3, r0
 800757c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8007582:	f04f 33ff 	mov.w	r3, #4294967295
 8007586:	683a      	ldr	r2, [r7, #0]
 8007588:	6879      	ldr	r1, [r7, #4]
 800758a:	68b8      	ldr	r0, [r7, #8]
 800758c:	f7ff ff20 	bl	80073d0 <BSP_SD_WriteBlocks>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d107      	bne.n	80075a6 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8007596:	bf00      	nop
 8007598:	f7ff ff38 	bl	800740c <BSP_SD_GetCardState>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d1fa      	bne.n	8007598 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 80075a2:	2300      	movs	r3, #0
 80075a4:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80075a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3718      	adds	r7, #24
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b08c      	sub	sp, #48	; 0x30
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	4603      	mov	r3, r0
 80075b8:	603a      	str	r2, [r7, #0]
 80075ba:	71fb      	strb	r3, [r7, #7]
 80075bc:	460b      	mov	r3, r1
 80075be:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80075c6:	4b25      	ldr	r3, [pc, #148]	; (800765c <SD_ioctl+0xac>)
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	f003 0301 	and.w	r3, r3, #1
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d001      	beq.n	80075d8 <SD_ioctl+0x28>
 80075d4:	2303      	movs	r3, #3
 80075d6:	e03c      	b.n	8007652 <SD_ioctl+0xa2>

  switch (cmd)
 80075d8:	79bb      	ldrb	r3, [r7, #6]
 80075da:	2b03      	cmp	r3, #3
 80075dc:	d834      	bhi.n	8007648 <SD_ioctl+0x98>
 80075de:	a201      	add	r2, pc, #4	; (adr r2, 80075e4 <SD_ioctl+0x34>)
 80075e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e4:	080075f5 	.word	0x080075f5
 80075e8:	080075fd 	.word	0x080075fd
 80075ec:	08007615 	.word	0x08007615
 80075f0:	0800762f 	.word	0x0800762f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80075f4:	2300      	movs	r3, #0
 80075f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80075fa:	e028      	b.n	800764e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80075fc:	f107 030c 	add.w	r3, r7, #12
 8007600:	4618      	mov	r0, r3
 8007602:	f7ff ff13 	bl	800742c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8007606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800760c:	2300      	movs	r3, #0
 800760e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007612:	e01c      	b.n	800764e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007614:	f107 030c 	add.w	r3, r7, #12
 8007618:	4618      	mov	r0, r3
 800761a:	f7ff ff07 	bl	800742c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800761e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007620:	b29a      	uxth	r2, r3
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8007626:	2300      	movs	r3, #0
 8007628:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800762c:	e00f      	b.n	800764e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800762e:	f107 030c 	add.w	r3, r7, #12
 8007632:	4618      	mov	r0, r3
 8007634:	f7ff fefa 	bl	800742c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800763a:	0a5a      	lsrs	r2, r3, #9
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007640:	2300      	movs	r3, #0
 8007642:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007646:	e002      	b.n	800764e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8007648:	2304      	movs	r3, #4
 800764a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800764e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007652:	4618      	mov	r0, r3
 8007654:	3730      	adds	r7, #48	; 0x30
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
 800765a:	bf00      	nop
 800765c:	20000009 	.word	0x20000009

08007660 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b084      	sub	sp, #16
 8007664:	af00      	add	r7, sp, #0
 8007666:	4603      	mov	r3, r0
 8007668:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800766a:	79fb      	ldrb	r3, [r7, #7]
 800766c:	4a08      	ldr	r2, [pc, #32]	; (8007690 <disk_status+0x30>)
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	4413      	add	r3, r2
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	79fa      	ldrb	r2, [r7, #7]
 8007678:	4905      	ldr	r1, [pc, #20]	; (8007690 <disk_status+0x30>)
 800767a:	440a      	add	r2, r1
 800767c:	7a12      	ldrb	r2, [r2, #8]
 800767e:	4610      	mov	r0, r2
 8007680:	4798      	blx	r3
 8007682:	4603      	mov	r3, r0
 8007684:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007686:	7bfb      	ldrb	r3, [r7, #15]
}
 8007688:	4618      	mov	r0, r3
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}
 8007690:	2000042c 	.word	0x2000042c

08007694 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	4603      	mov	r3, r0
 800769c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800769e:	2300      	movs	r3, #0
 80076a0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80076a2:	79fb      	ldrb	r3, [r7, #7]
 80076a4:	4a0d      	ldr	r2, [pc, #52]	; (80076dc <disk_initialize+0x48>)
 80076a6:	5cd3      	ldrb	r3, [r2, r3]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d111      	bne.n	80076d0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80076ac:	79fb      	ldrb	r3, [r7, #7]
 80076ae:	4a0b      	ldr	r2, [pc, #44]	; (80076dc <disk_initialize+0x48>)
 80076b0:	2101      	movs	r1, #1
 80076b2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80076b4:	79fb      	ldrb	r3, [r7, #7]
 80076b6:	4a09      	ldr	r2, [pc, #36]	; (80076dc <disk_initialize+0x48>)
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	4413      	add	r3, r2
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	79fa      	ldrb	r2, [r7, #7]
 80076c2:	4906      	ldr	r1, [pc, #24]	; (80076dc <disk_initialize+0x48>)
 80076c4:	440a      	add	r2, r1
 80076c6:	7a12      	ldrb	r2, [r2, #8]
 80076c8:	4610      	mov	r0, r2
 80076ca:	4798      	blx	r3
 80076cc:	4603      	mov	r3, r0
 80076ce:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80076d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3710      	adds	r7, #16
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}
 80076da:	bf00      	nop
 80076dc:	2000042c 	.word	0x2000042c

080076e0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80076e0:	b590      	push	{r4, r7, lr}
 80076e2:	b087      	sub	sp, #28
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60b9      	str	r1, [r7, #8]
 80076e8:	607a      	str	r2, [r7, #4]
 80076ea:	603b      	str	r3, [r7, #0]
 80076ec:	4603      	mov	r3, r0
 80076ee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80076f0:	7bfb      	ldrb	r3, [r7, #15]
 80076f2:	4a0a      	ldr	r2, [pc, #40]	; (800771c <disk_read+0x3c>)
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	4413      	add	r3, r2
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	689c      	ldr	r4, [r3, #8]
 80076fc:	7bfb      	ldrb	r3, [r7, #15]
 80076fe:	4a07      	ldr	r2, [pc, #28]	; (800771c <disk_read+0x3c>)
 8007700:	4413      	add	r3, r2
 8007702:	7a18      	ldrb	r0, [r3, #8]
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	68b9      	ldr	r1, [r7, #8]
 800770a:	47a0      	blx	r4
 800770c:	4603      	mov	r3, r0
 800770e:	75fb      	strb	r3, [r7, #23]
  return res;
 8007710:	7dfb      	ldrb	r3, [r7, #23]
}
 8007712:	4618      	mov	r0, r3
 8007714:	371c      	adds	r7, #28
 8007716:	46bd      	mov	sp, r7
 8007718:	bd90      	pop	{r4, r7, pc}
 800771a:	bf00      	nop
 800771c:	2000042c 	.word	0x2000042c

08007720 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007720:	b590      	push	{r4, r7, lr}
 8007722:	b087      	sub	sp, #28
 8007724:	af00      	add	r7, sp, #0
 8007726:	60b9      	str	r1, [r7, #8]
 8007728:	607a      	str	r2, [r7, #4]
 800772a:	603b      	str	r3, [r7, #0]
 800772c:	4603      	mov	r3, r0
 800772e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007730:	7bfb      	ldrb	r3, [r7, #15]
 8007732:	4a0a      	ldr	r2, [pc, #40]	; (800775c <disk_write+0x3c>)
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	4413      	add	r3, r2
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	68dc      	ldr	r4, [r3, #12]
 800773c:	7bfb      	ldrb	r3, [r7, #15]
 800773e:	4a07      	ldr	r2, [pc, #28]	; (800775c <disk_write+0x3c>)
 8007740:	4413      	add	r3, r2
 8007742:	7a18      	ldrb	r0, [r3, #8]
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	68b9      	ldr	r1, [r7, #8]
 800774a:	47a0      	blx	r4
 800774c:	4603      	mov	r3, r0
 800774e:	75fb      	strb	r3, [r7, #23]
  return res;
 8007750:	7dfb      	ldrb	r3, [r7, #23]
}
 8007752:	4618      	mov	r0, r3
 8007754:	371c      	adds	r7, #28
 8007756:	46bd      	mov	sp, r7
 8007758:	bd90      	pop	{r4, r7, pc}
 800775a:	bf00      	nop
 800775c:	2000042c 	.word	0x2000042c

08007760 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	4603      	mov	r3, r0
 8007768:	603a      	str	r2, [r7, #0]
 800776a:	71fb      	strb	r3, [r7, #7]
 800776c:	460b      	mov	r3, r1
 800776e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007770:	79fb      	ldrb	r3, [r7, #7]
 8007772:	4a09      	ldr	r2, [pc, #36]	; (8007798 <disk_ioctl+0x38>)
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	4413      	add	r3, r2
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	691b      	ldr	r3, [r3, #16]
 800777c:	79fa      	ldrb	r2, [r7, #7]
 800777e:	4906      	ldr	r1, [pc, #24]	; (8007798 <disk_ioctl+0x38>)
 8007780:	440a      	add	r2, r1
 8007782:	7a10      	ldrb	r0, [r2, #8]
 8007784:	79b9      	ldrb	r1, [r7, #6]
 8007786:	683a      	ldr	r2, [r7, #0]
 8007788:	4798      	blx	r3
 800778a:	4603      	mov	r3, r0
 800778c:	73fb      	strb	r3, [r7, #15]
  return res;
 800778e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007790:	4618      	mov	r0, r3
 8007792:	3710      	adds	r7, #16
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}
 8007798:	2000042c 	.word	0x2000042c

0800779c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800779c:	b480      	push	{r7}
 800779e:	b085      	sub	sp, #20
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	3301      	adds	r3, #1
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80077ac:	89fb      	ldrh	r3, [r7, #14]
 80077ae:	021b      	lsls	r3, r3, #8
 80077b0:	b21a      	sxth	r2, r3
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	b21b      	sxth	r3, r3
 80077b8:	4313      	orrs	r3, r2
 80077ba:	b21b      	sxth	r3, r3
 80077bc:	81fb      	strh	r3, [r7, #14]
	return rv;
 80077be:	89fb      	ldrh	r3, [r7, #14]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3714      	adds	r7, #20
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	3303      	adds	r3, #3
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	021b      	lsls	r3, r3, #8
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	3202      	adds	r2, #2
 80077e4:	7812      	ldrb	r2, [r2, #0]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	021b      	lsls	r3, r3, #8
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	3201      	adds	r2, #1
 80077f2:	7812      	ldrb	r2, [r2, #0]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	021b      	lsls	r3, r3, #8
 80077fc:	687a      	ldr	r2, [r7, #4]
 80077fe:	7812      	ldrb	r2, [r2, #0]
 8007800:	4313      	orrs	r3, r2
 8007802:	60fb      	str	r3, [r7, #12]
	return rv;
 8007804:	68fb      	ldr	r3, [r7, #12]
}
 8007806:	4618      	mov	r0, r3
 8007808:	3714      	adds	r7, #20
 800780a:	46bd      	mov	sp, r7
 800780c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007810:	4770      	bx	lr

08007812 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007812:	b480      	push	{r7}
 8007814:	b083      	sub	sp, #12
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
 800781a:	460b      	mov	r3, r1
 800781c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	1c5a      	adds	r2, r3, #1
 8007822:	607a      	str	r2, [r7, #4]
 8007824:	887a      	ldrh	r2, [r7, #2]
 8007826:	b2d2      	uxtb	r2, r2
 8007828:	701a      	strb	r2, [r3, #0]
 800782a:	887b      	ldrh	r3, [r7, #2]
 800782c:	0a1b      	lsrs	r3, r3, #8
 800782e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	1c5a      	adds	r2, r3, #1
 8007834:	607a      	str	r2, [r7, #4]
 8007836:	887a      	ldrh	r2, [r7, #2]
 8007838:	b2d2      	uxtb	r2, r2
 800783a:	701a      	strb	r2, [r3, #0]
}
 800783c:	bf00      	nop
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	1c5a      	adds	r2, r3, #1
 8007856:	607a      	str	r2, [r7, #4]
 8007858:	683a      	ldr	r2, [r7, #0]
 800785a:	b2d2      	uxtb	r2, r2
 800785c:	701a      	strb	r2, [r3, #0]
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	0a1b      	lsrs	r3, r3, #8
 8007862:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	1c5a      	adds	r2, r3, #1
 8007868:	607a      	str	r2, [r7, #4]
 800786a:	683a      	ldr	r2, [r7, #0]
 800786c:	b2d2      	uxtb	r2, r2
 800786e:	701a      	strb	r2, [r3, #0]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	0a1b      	lsrs	r3, r3, #8
 8007874:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	607a      	str	r2, [r7, #4]
 800787c:	683a      	ldr	r2, [r7, #0]
 800787e:	b2d2      	uxtb	r2, r2
 8007880:	701a      	strb	r2, [r3, #0]
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	0a1b      	lsrs	r3, r3, #8
 8007886:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	1c5a      	adds	r2, r3, #1
 800788c:	607a      	str	r2, [r7, #4]
 800788e:	683a      	ldr	r2, [r7, #0]
 8007890:	b2d2      	uxtb	r2, r2
 8007892:	701a      	strb	r2, [r3, #0]
}
 8007894:	bf00      	nop
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80078a0:	b480      	push	{r7}
 80078a2:	b087      	sub	sp, #28
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d00d      	beq.n	80078d6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80078ba:	693a      	ldr	r2, [r7, #16]
 80078bc:	1c53      	adds	r3, r2, #1
 80078be:	613b      	str	r3, [r7, #16]
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	1c59      	adds	r1, r3, #1
 80078c4:	6179      	str	r1, [r7, #20]
 80078c6:	7812      	ldrb	r2, [r2, #0]
 80078c8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	3b01      	subs	r3, #1
 80078ce:	607b      	str	r3, [r7, #4]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1f1      	bne.n	80078ba <mem_cpy+0x1a>
	}
}
 80078d6:	bf00      	nop
 80078d8:	371c      	adds	r7, #28
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr

080078e2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80078e2:	b480      	push	{r7}
 80078e4:	b087      	sub	sp, #28
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	60f8      	str	r0, [r7, #12]
 80078ea:	60b9      	str	r1, [r7, #8]
 80078ec:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	1c5a      	adds	r2, r3, #1
 80078f6:	617a      	str	r2, [r7, #20]
 80078f8:	68ba      	ldr	r2, [r7, #8]
 80078fa:	b2d2      	uxtb	r2, r2
 80078fc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	3b01      	subs	r3, #1
 8007902:	607b      	str	r3, [r7, #4]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1f3      	bne.n	80078f2 <mem_set+0x10>
}
 800790a:	bf00      	nop
 800790c:	bf00      	nop
 800790e:	371c      	adds	r7, #28
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007918:	b480      	push	{r7}
 800791a:	b089      	sub	sp, #36	; 0x24
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	61fb      	str	r3, [r7, #28]
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800792c:	2300      	movs	r3, #0
 800792e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	1c5a      	adds	r2, r3, #1
 8007934:	61fa      	str	r2, [r7, #28]
 8007936:	781b      	ldrb	r3, [r3, #0]
 8007938:	4619      	mov	r1, r3
 800793a:	69bb      	ldr	r3, [r7, #24]
 800793c:	1c5a      	adds	r2, r3, #1
 800793e:	61ba      	str	r2, [r7, #24]
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	1acb      	subs	r3, r1, r3
 8007944:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	3b01      	subs	r3, #1
 800794a:	607b      	str	r3, [r7, #4]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d002      	beq.n	8007958 <mem_cmp+0x40>
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d0eb      	beq.n	8007930 <mem_cmp+0x18>

	return r;
 8007958:	697b      	ldr	r3, [r7, #20]
}
 800795a:	4618      	mov	r0, r3
 800795c:	3724      	adds	r7, #36	; 0x24
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr

08007966 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007966:	b480      	push	{r7}
 8007968:	b083      	sub	sp, #12
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
 800796e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007970:	e002      	b.n	8007978 <chk_chr+0x12>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	3301      	adds	r3, #1
 8007976:	607b      	str	r3, [r7, #4]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d005      	beq.n	800798c <chk_chr+0x26>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	461a      	mov	r2, r3
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	4293      	cmp	r3, r2
 800798a:	d1f2      	bne.n	8007972 <chk_chr+0xc>
	return *str;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	781b      	ldrb	r3, [r3, #0]
}
 8007990:	4618      	mov	r0, r3
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr

0800799c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80079a6:	2300      	movs	r3, #0
 80079a8:	60bb      	str	r3, [r7, #8]
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	60fb      	str	r3, [r7, #12]
 80079ae:	e029      	b.n	8007a04 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80079b0:	4a27      	ldr	r2, [pc, #156]	; (8007a50 <chk_lock+0xb4>)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	011b      	lsls	r3, r3, #4
 80079b6:	4413      	add	r3, r2
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d01d      	beq.n	80079fa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079be:	4a24      	ldr	r2, [pc, #144]	; (8007a50 <chk_lock+0xb4>)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	011b      	lsls	r3, r3, #4
 80079c4:	4413      	add	r3, r2
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d116      	bne.n	80079fe <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80079d0:	4a1f      	ldr	r2, [pc, #124]	; (8007a50 <chk_lock+0xb4>)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	011b      	lsls	r3, r3, #4
 80079d6:	4413      	add	r3, r2
 80079d8:	3304      	adds	r3, #4
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d10c      	bne.n	80079fe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80079e4:	4a1a      	ldr	r2, [pc, #104]	; (8007a50 <chk_lock+0xb4>)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	011b      	lsls	r3, r3, #4
 80079ea:	4413      	add	r3, r2
 80079ec:	3308      	adds	r3, #8
 80079ee:	681a      	ldr	r2, [r3, #0]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d102      	bne.n	80079fe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80079f8:	e007      	b.n	8007a0a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80079fa:	2301      	movs	r3, #1
 80079fc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	3301      	adds	r3, #1
 8007a02:	60fb      	str	r3, [r7, #12]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d9d2      	bls.n	80079b0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2b02      	cmp	r3, #2
 8007a0e:	d109      	bne.n	8007a24 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d102      	bne.n	8007a1c <chk_lock+0x80>
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	d101      	bne.n	8007a20 <chk_lock+0x84>
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	e010      	b.n	8007a42 <chk_lock+0xa6>
 8007a20:	2312      	movs	r3, #18
 8007a22:	e00e      	b.n	8007a42 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d108      	bne.n	8007a3c <chk_lock+0xa0>
 8007a2a:	4a09      	ldr	r2, [pc, #36]	; (8007a50 <chk_lock+0xb4>)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	011b      	lsls	r3, r3, #4
 8007a30:	4413      	add	r3, r2
 8007a32:	330c      	adds	r3, #12
 8007a34:	881b      	ldrh	r3, [r3, #0]
 8007a36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a3a:	d101      	bne.n	8007a40 <chk_lock+0xa4>
 8007a3c:	2310      	movs	r3, #16
 8007a3e:	e000      	b.n	8007a42 <chk_lock+0xa6>
 8007a40:	2300      	movs	r3, #0
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3714      	adds	r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop
 8007a50:	200003cc 	.word	0x200003cc

08007a54 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007a54:	b480      	push	{r7}
 8007a56:	b083      	sub	sp, #12
 8007a58:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	607b      	str	r3, [r7, #4]
 8007a5e:	e002      	b.n	8007a66 <enq_lock+0x12>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	3301      	adds	r3, #1
 8007a64:	607b      	str	r3, [r7, #4]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d806      	bhi.n	8007a7a <enq_lock+0x26>
 8007a6c:	4a09      	ldr	r2, [pc, #36]	; (8007a94 <enq_lock+0x40>)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	011b      	lsls	r3, r3, #4
 8007a72:	4413      	add	r3, r2
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1f2      	bne.n	8007a60 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2b02      	cmp	r3, #2
 8007a7e:	bf14      	ite	ne
 8007a80:	2301      	movne	r3, #1
 8007a82:	2300      	moveq	r3, #0
 8007a84:	b2db      	uxtb	r3, r3
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	370c      	adds	r7, #12
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	200003cc 	.word	0x200003cc

08007a98 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	60fb      	str	r3, [r7, #12]
 8007aa6:	e01f      	b.n	8007ae8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007aa8:	4a41      	ldr	r2, [pc, #260]	; (8007bb0 <inc_lock+0x118>)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	011b      	lsls	r3, r3, #4
 8007aae:	4413      	add	r3, r2
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d113      	bne.n	8007ae2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007aba:	4a3d      	ldr	r2, [pc, #244]	; (8007bb0 <inc_lock+0x118>)
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	011b      	lsls	r3, r3, #4
 8007ac0:	4413      	add	r3, r2
 8007ac2:	3304      	adds	r3, #4
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d109      	bne.n	8007ae2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007ace:	4a38      	ldr	r2, [pc, #224]	; (8007bb0 <inc_lock+0x118>)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	011b      	lsls	r3, r3, #4
 8007ad4:	4413      	add	r3, r2
 8007ad6:	3308      	adds	r3, #8
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d006      	beq.n	8007af0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	60fb      	str	r3, [r7, #12]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d9dc      	bls.n	8007aa8 <inc_lock+0x10>
 8007aee:	e000      	b.n	8007af2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007af0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	d132      	bne.n	8007b5e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007af8:	2300      	movs	r3, #0
 8007afa:	60fb      	str	r3, [r7, #12]
 8007afc:	e002      	b.n	8007b04 <inc_lock+0x6c>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	3301      	adds	r3, #1
 8007b02:	60fb      	str	r3, [r7, #12]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d806      	bhi.n	8007b18 <inc_lock+0x80>
 8007b0a:	4a29      	ldr	r2, [pc, #164]	; (8007bb0 <inc_lock+0x118>)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	011b      	lsls	r3, r3, #4
 8007b10:	4413      	add	r3, r2
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d1f2      	bne.n	8007afe <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2b02      	cmp	r3, #2
 8007b1c:	d101      	bne.n	8007b22 <inc_lock+0x8a>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	e040      	b.n	8007ba4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	4922      	ldr	r1, [pc, #136]	; (8007bb0 <inc_lock+0x118>)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	011b      	lsls	r3, r3, #4
 8007b2c:	440b      	add	r3, r1
 8007b2e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	689a      	ldr	r2, [r3, #8]
 8007b34:	491e      	ldr	r1, [pc, #120]	; (8007bb0 <inc_lock+0x118>)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	011b      	lsls	r3, r3, #4
 8007b3a:	440b      	add	r3, r1
 8007b3c:	3304      	adds	r3, #4
 8007b3e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	695a      	ldr	r2, [r3, #20]
 8007b44:	491a      	ldr	r1, [pc, #104]	; (8007bb0 <inc_lock+0x118>)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	011b      	lsls	r3, r3, #4
 8007b4a:	440b      	add	r3, r1
 8007b4c:	3308      	adds	r3, #8
 8007b4e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007b50:	4a17      	ldr	r2, [pc, #92]	; (8007bb0 <inc_lock+0x118>)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	011b      	lsls	r3, r3, #4
 8007b56:	4413      	add	r3, r2
 8007b58:	330c      	adds	r3, #12
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d009      	beq.n	8007b78 <inc_lock+0xe0>
 8007b64:	4a12      	ldr	r2, [pc, #72]	; (8007bb0 <inc_lock+0x118>)
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	011b      	lsls	r3, r3, #4
 8007b6a:	4413      	add	r3, r2
 8007b6c:	330c      	adds	r3, #12
 8007b6e:	881b      	ldrh	r3, [r3, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d001      	beq.n	8007b78 <inc_lock+0xe0>
 8007b74:	2300      	movs	r3, #0
 8007b76:	e015      	b.n	8007ba4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d108      	bne.n	8007b90 <inc_lock+0xf8>
 8007b7e:	4a0c      	ldr	r2, [pc, #48]	; (8007bb0 <inc_lock+0x118>)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	011b      	lsls	r3, r3, #4
 8007b84:	4413      	add	r3, r2
 8007b86:	330c      	adds	r3, #12
 8007b88:	881b      	ldrh	r3, [r3, #0]
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	b29a      	uxth	r2, r3
 8007b8e:	e001      	b.n	8007b94 <inc_lock+0xfc>
 8007b90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b94:	4906      	ldr	r1, [pc, #24]	; (8007bb0 <inc_lock+0x118>)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	011b      	lsls	r3, r3, #4
 8007b9a:	440b      	add	r3, r1
 8007b9c:	330c      	adds	r3, #12
 8007b9e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	3301      	adds	r3, #1
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3714      	adds	r7, #20
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr
 8007bb0:	200003cc 	.word	0x200003cc

08007bb4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b085      	sub	sp, #20
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	3b01      	subs	r3, #1
 8007bc0:	607b      	str	r3, [r7, #4]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d825      	bhi.n	8007c14 <dec_lock+0x60>
		n = Files[i].ctr;
 8007bc8:	4a17      	ldr	r2, [pc, #92]	; (8007c28 <dec_lock+0x74>)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	011b      	lsls	r3, r3, #4
 8007bce:	4413      	add	r3, r2
 8007bd0:	330c      	adds	r3, #12
 8007bd2:	881b      	ldrh	r3, [r3, #0]
 8007bd4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007bd6:	89fb      	ldrh	r3, [r7, #14]
 8007bd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bdc:	d101      	bne.n	8007be2 <dec_lock+0x2e>
 8007bde:	2300      	movs	r3, #0
 8007be0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007be2:	89fb      	ldrh	r3, [r7, #14]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d002      	beq.n	8007bee <dec_lock+0x3a>
 8007be8:	89fb      	ldrh	r3, [r7, #14]
 8007bea:	3b01      	subs	r3, #1
 8007bec:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007bee:	4a0e      	ldr	r2, [pc, #56]	; (8007c28 <dec_lock+0x74>)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	011b      	lsls	r3, r3, #4
 8007bf4:	4413      	add	r3, r2
 8007bf6:	330c      	adds	r3, #12
 8007bf8:	89fa      	ldrh	r2, [r7, #14]
 8007bfa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007bfc:	89fb      	ldrh	r3, [r7, #14]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d105      	bne.n	8007c0e <dec_lock+0x5a>
 8007c02:	4a09      	ldr	r2, [pc, #36]	; (8007c28 <dec_lock+0x74>)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	011b      	lsls	r3, r3, #4
 8007c08:	4413      	add	r3, r2
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	737b      	strb	r3, [r7, #13]
 8007c12:	e001      	b.n	8007c18 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007c14:	2302      	movs	r3, #2
 8007c16:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007c18:	7b7b      	ldrb	r3, [r7, #13]
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3714      	adds	r7, #20
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr
 8007c26:	bf00      	nop
 8007c28:	200003cc 	.word	0x200003cc

08007c2c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007c34:	2300      	movs	r3, #0
 8007c36:	60fb      	str	r3, [r7, #12]
 8007c38:	e010      	b.n	8007c5c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007c3a:	4a0d      	ldr	r2, [pc, #52]	; (8007c70 <clear_lock+0x44>)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	011b      	lsls	r3, r3, #4
 8007c40:	4413      	add	r3, r2
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d105      	bne.n	8007c56 <clear_lock+0x2a>
 8007c4a:	4a09      	ldr	r2, [pc, #36]	; (8007c70 <clear_lock+0x44>)
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	011b      	lsls	r3, r3, #4
 8007c50:	4413      	add	r3, r2
 8007c52:	2200      	movs	r2, #0
 8007c54:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	3301      	adds	r3, #1
 8007c5a:	60fb      	str	r3, [r7, #12]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d9eb      	bls.n	8007c3a <clear_lock+0xe>
	}
}
 8007c62:	bf00      	nop
 8007c64:	bf00      	nop
 8007c66:	3714      	adds	r7, #20
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr
 8007c70:	200003cc 	.word	0x200003cc

08007c74 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b086      	sub	sp, #24
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	78db      	ldrb	r3, [r3, #3]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d034      	beq.n	8007cf2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c8c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	7858      	ldrb	r0, [r3, #1]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007c98:	2301      	movs	r3, #1
 8007c9a:	697a      	ldr	r2, [r7, #20]
 8007c9c:	f7ff fd40 	bl	8007720 <disk_write>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d002      	beq.n	8007cac <sync_window+0x38>
			res = FR_DISK_ERR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	73fb      	strb	r3, [r7, #15]
 8007caa:	e022      	b.n	8007cf2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	1ad2      	subs	r2, r2, r3
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a1b      	ldr	r3, [r3, #32]
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d217      	bcs.n	8007cf2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	789b      	ldrb	r3, [r3, #2]
 8007cc6:	613b      	str	r3, [r7, #16]
 8007cc8:	e010      	b.n	8007cec <sync_window+0x78>
					wsect += fs->fsize;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6a1b      	ldr	r3, [r3, #32]
 8007cce:	697a      	ldr	r2, [r7, #20]
 8007cd0:	4413      	add	r3, r2
 8007cd2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	7858      	ldrb	r0, [r3, #1]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007cde:	2301      	movs	r3, #1
 8007ce0:	697a      	ldr	r2, [r7, #20]
 8007ce2:	f7ff fd1d 	bl	8007720 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	613b      	str	r3, [r7, #16]
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d8eb      	bhi.n	8007cca <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3718      	adds	r7, #24
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007d06:	2300      	movs	r3, #0
 8007d08:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d0e:	683a      	ldr	r2, [r7, #0]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d01b      	beq.n	8007d4c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f7ff ffad 	bl	8007c74 <sync_window>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007d1e:	7bfb      	ldrb	r3, [r7, #15]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d113      	bne.n	8007d4c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	7858      	ldrb	r0, [r3, #1]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007d2e:	2301      	movs	r3, #1
 8007d30:	683a      	ldr	r2, [r7, #0]
 8007d32:	f7ff fcd5 	bl	80076e0 <disk_read>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d004      	beq.n	8007d46 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8007d40:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	683a      	ldr	r2, [r7, #0]
 8007d4a:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8007d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
	...

08007d58 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f7ff ff87 	bl	8007c74 <sync_window>
 8007d66:	4603      	mov	r3, r0
 8007d68:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007d6a:	7bfb      	ldrb	r3, [r7, #15]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d159      	bne.n	8007e24 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	2b03      	cmp	r3, #3
 8007d76:	d149      	bne.n	8007e0c <sync_fs+0xb4>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	791b      	ldrb	r3, [r3, #4]
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d145      	bne.n	8007e0c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	899b      	ldrh	r3, [r3, #12]
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	2100      	movs	r1, #0
 8007d8e:	f7ff fda8 	bl	80078e2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	3338      	adds	r3, #56	; 0x38
 8007d96:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007d9a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f7ff fd37 	bl	8007812 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	3338      	adds	r3, #56	; 0x38
 8007da8:	4921      	ldr	r1, [pc, #132]	; (8007e30 <sync_fs+0xd8>)
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7ff fd4c 	bl	8007848 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	3338      	adds	r3, #56	; 0x38
 8007db4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007db8:	491e      	ldr	r1, [pc, #120]	; (8007e34 <sync_fs+0xdc>)
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f7ff fd44 	bl	8007848 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	3338      	adds	r3, #56	; 0x38
 8007dc4:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	699b      	ldr	r3, [r3, #24]
 8007dcc:	4619      	mov	r1, r3
 8007dce:	4610      	mov	r0, r2
 8007dd0:	f7ff fd3a 	bl	8007848 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	3338      	adds	r3, #56	; 0x38
 8007dd8:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	695b      	ldr	r3, [r3, #20]
 8007de0:	4619      	mov	r1, r3
 8007de2:	4610      	mov	r0, r2
 8007de4:	f7ff fd30 	bl	8007848 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dec:	1c5a      	adds	r2, r3, #1
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	7858      	ldrb	r0, [r3, #1]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e00:	2301      	movs	r3, #1
 8007e02:	f7ff fc8d 	bl	8007720 <disk_write>
			fs->fsi_flag = 0;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	785b      	ldrb	r3, [r3, #1]
 8007e10:	2200      	movs	r2, #0
 8007e12:	2100      	movs	r1, #0
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7ff fca3 	bl	8007760 <disk_ioctl>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d001      	beq.n	8007e24 <sync_fs+0xcc>
 8007e20:	2301      	movs	r3, #1
 8007e22:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3710      	adds	r7, #16
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}
 8007e2e:	bf00      	nop
 8007e30:	41615252 	.word	0x41615252
 8007e34:	61417272 	.word	0x61417272

08007e38 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b083      	sub	sp, #12
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	3b02      	subs	r3, #2
 8007e46:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	69db      	ldr	r3, [r3, #28]
 8007e4c:	3b02      	subs	r3, #2
 8007e4e:	683a      	ldr	r2, [r7, #0]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d301      	bcc.n	8007e58 <clust2sect+0x20>
 8007e54:	2300      	movs	r3, #0
 8007e56:	e008      	b.n	8007e6a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	895b      	ldrh	r3, [r3, #10]
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	fb03 f202 	mul.w	r2, r3, r2
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e68:	4413      	add	r3, r2
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	370c      	adds	r7, #12
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr

08007e76 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b086      	sub	sp, #24
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
 8007e7e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d904      	bls.n	8007e96 <get_fat+0x20>
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	69db      	ldr	r3, [r3, #28]
 8007e90:	683a      	ldr	r2, [r7, #0]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d302      	bcc.n	8007e9c <get_fat+0x26>
		val = 1;	/* Internal error */
 8007e96:	2301      	movs	r3, #1
 8007e98:	617b      	str	r3, [r7, #20]
 8007e9a:	e0bb      	b.n	8008014 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8007ea0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	2b03      	cmp	r3, #3
 8007ea8:	f000 8083 	beq.w	8007fb2 <get_fat+0x13c>
 8007eac:	2b03      	cmp	r3, #3
 8007eae:	f300 80a7 	bgt.w	8008000 <get_fat+0x18a>
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d002      	beq.n	8007ebc <get_fat+0x46>
 8007eb6:	2b02      	cmp	r3, #2
 8007eb8:	d056      	beq.n	8007f68 <get_fat+0xf2>
 8007eba:	e0a1      	b.n	8008000 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	60fb      	str	r3, [r7, #12]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	085b      	lsrs	r3, r3, #1
 8007ec4:	68fa      	ldr	r2, [r7, #12]
 8007ec6:	4413      	add	r3, r2
 8007ec8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	899b      	ldrh	r3, [r3, #12]
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8007eda:	4413      	add	r3, r2
 8007edc:	4619      	mov	r1, r3
 8007ede:	6938      	ldr	r0, [r7, #16]
 8007ee0:	f7ff ff0c 	bl	8007cfc <move_window>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	f040 808d 	bne.w	8008006 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	1c5a      	adds	r2, r3, #1
 8007ef0:	60fa      	str	r2, [r7, #12]
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	8992      	ldrh	r2, [r2, #12]
 8007ef6:	fbb3 f1f2 	udiv	r1, r3, r2
 8007efa:	fb01 f202 	mul.w	r2, r1, r2
 8007efe:	1a9b      	subs	r3, r3, r2
 8007f00:	693a      	ldr	r2, [r7, #16]
 8007f02:	4413      	add	r3, r2
 8007f04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f08:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	899b      	ldrh	r3, [r3, #12]
 8007f12:	4619      	mov	r1, r3
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f1a:	4413      	add	r3, r2
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	6938      	ldr	r0, [r7, #16]
 8007f20:	f7ff feec 	bl	8007cfc <move_window>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d16f      	bne.n	800800a <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007f2a:	693b      	ldr	r3, [r7, #16]
 8007f2c:	899b      	ldrh	r3, [r3, #12]
 8007f2e:	461a      	mov	r2, r3
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f36:	fb01 f202 	mul.w	r2, r1, r2
 8007f3a:	1a9b      	subs	r3, r3, r2
 8007f3c:	693a      	ldr	r2, [r7, #16]
 8007f3e:	4413      	add	r3, r2
 8007f40:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f44:	021b      	lsls	r3, r3, #8
 8007f46:	461a      	mov	r2, r3
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	f003 0301 	and.w	r3, r3, #1
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d002      	beq.n	8007f5e <get_fat+0xe8>
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	091b      	lsrs	r3, r3, #4
 8007f5c:	e002      	b.n	8007f64 <get_fat+0xee>
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f64:	617b      	str	r3, [r7, #20]
			break;
 8007f66:	e055      	b.n	8008014 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	899b      	ldrh	r3, [r3, #12]
 8007f70:	085b      	lsrs	r3, r3, #1
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	4619      	mov	r1, r3
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f7c:	4413      	add	r3, r2
 8007f7e:	4619      	mov	r1, r3
 8007f80:	6938      	ldr	r0, [r7, #16]
 8007f82:	f7ff febb 	bl	8007cfc <move_window>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d140      	bne.n	800800e <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	005b      	lsls	r3, r3, #1
 8007f96:	693a      	ldr	r2, [r7, #16]
 8007f98:	8992      	ldrh	r2, [r2, #12]
 8007f9a:	fbb3 f0f2 	udiv	r0, r3, r2
 8007f9e:	fb00 f202 	mul.w	r2, r0, r2
 8007fa2:	1a9b      	subs	r3, r3, r2
 8007fa4:	440b      	add	r3, r1
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f7ff fbf8 	bl	800779c <ld_word>
 8007fac:	4603      	mov	r3, r0
 8007fae:	617b      	str	r3, [r7, #20]
			break;
 8007fb0:	e030      	b.n	8008014 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	899b      	ldrh	r3, [r3, #12]
 8007fba:	089b      	lsrs	r3, r3, #2
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	4619      	mov	r1, r3
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8007fc6:	4413      	add	r3, r2
 8007fc8:	4619      	mov	r1, r3
 8007fca:	6938      	ldr	r0, [r7, #16]
 8007fcc:	f7ff fe96 	bl	8007cfc <move_window>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d11d      	bne.n	8008012 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	009b      	lsls	r3, r3, #2
 8007fe0:	693a      	ldr	r2, [r7, #16]
 8007fe2:	8992      	ldrh	r2, [r2, #12]
 8007fe4:	fbb3 f0f2 	udiv	r0, r3, r2
 8007fe8:	fb00 f202 	mul.w	r2, r0, r2
 8007fec:	1a9b      	subs	r3, r3, r2
 8007fee:	440b      	add	r3, r1
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f7ff fbeb 	bl	80077cc <ld_dword>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007ffc:	617b      	str	r3, [r7, #20]
			break;
 8007ffe:	e009      	b.n	8008014 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008000:	2301      	movs	r3, #1
 8008002:	617b      	str	r3, [r7, #20]
 8008004:	e006      	b.n	8008014 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008006:	bf00      	nop
 8008008:	e004      	b.n	8008014 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800800a:	bf00      	nop
 800800c:	e002      	b.n	8008014 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800800e:	bf00      	nop
 8008010:	e000      	b.n	8008014 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008012:	bf00      	nop
		}
	}

	return val;
 8008014:	697b      	ldr	r3, [r7, #20]
}
 8008016:	4618      	mov	r0, r3
 8008018:	3718      	adds	r7, #24
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800801e:	b590      	push	{r4, r7, lr}
 8008020:	b089      	sub	sp, #36	; 0x24
 8008022:	af00      	add	r7, sp, #0
 8008024:	60f8      	str	r0, [r7, #12]
 8008026:	60b9      	str	r1, [r7, #8]
 8008028:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800802a:	2302      	movs	r3, #2
 800802c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	2b01      	cmp	r3, #1
 8008032:	f240 8102 	bls.w	800823a <put_fat+0x21c>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	69db      	ldr	r3, [r3, #28]
 800803a:	68ba      	ldr	r2, [r7, #8]
 800803c:	429a      	cmp	r2, r3
 800803e:	f080 80fc 	bcs.w	800823a <put_fat+0x21c>
		switch (fs->fs_type) {
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	2b03      	cmp	r3, #3
 8008048:	f000 80b6 	beq.w	80081b8 <put_fat+0x19a>
 800804c:	2b03      	cmp	r3, #3
 800804e:	f300 80fd 	bgt.w	800824c <put_fat+0x22e>
 8008052:	2b01      	cmp	r3, #1
 8008054:	d003      	beq.n	800805e <put_fat+0x40>
 8008056:	2b02      	cmp	r3, #2
 8008058:	f000 8083 	beq.w	8008162 <put_fat+0x144>
 800805c:	e0f6      	b.n	800824c <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	61bb      	str	r3, [r7, #24]
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	085b      	lsrs	r3, r3, #1
 8008066:	69ba      	ldr	r2, [r7, #24]
 8008068:	4413      	add	r3, r2
 800806a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	899b      	ldrh	r3, [r3, #12]
 8008074:	4619      	mov	r1, r3
 8008076:	69bb      	ldr	r3, [r7, #24]
 8008078:	fbb3 f3f1 	udiv	r3, r3, r1
 800807c:	4413      	add	r3, r2
 800807e:	4619      	mov	r1, r3
 8008080:	68f8      	ldr	r0, [r7, #12]
 8008082:	f7ff fe3b 	bl	8007cfc <move_window>
 8008086:	4603      	mov	r3, r0
 8008088:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800808a:	7ffb      	ldrb	r3, [r7, #31]
 800808c:	2b00      	cmp	r3, #0
 800808e:	f040 80d6 	bne.w	800823e <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008098:	69bb      	ldr	r3, [r7, #24]
 800809a:	1c5a      	adds	r2, r3, #1
 800809c:	61ba      	str	r2, [r7, #24]
 800809e:	68fa      	ldr	r2, [r7, #12]
 80080a0:	8992      	ldrh	r2, [r2, #12]
 80080a2:	fbb3 f0f2 	udiv	r0, r3, r2
 80080a6:	fb00 f202 	mul.w	r2, r0, r2
 80080aa:	1a9b      	subs	r3, r3, r2
 80080ac:	440b      	add	r3, r1
 80080ae:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	f003 0301 	and.w	r3, r3, #1
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00d      	beq.n	80080d6 <put_fat+0xb8>
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	b25b      	sxtb	r3, r3
 80080c0:	f003 030f 	and.w	r3, r3, #15
 80080c4:	b25a      	sxtb	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	011b      	lsls	r3, r3, #4
 80080cc:	b25b      	sxtb	r3, r3
 80080ce:	4313      	orrs	r3, r2
 80080d0:	b25b      	sxtb	r3, r3
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	e001      	b.n	80080da <put_fat+0xbc>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	697a      	ldr	r2, [r7, #20]
 80080dc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2201      	movs	r2, #1
 80080e2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	899b      	ldrh	r3, [r3, #12]
 80080ec:	4619      	mov	r1, r3
 80080ee:	69bb      	ldr	r3, [r7, #24]
 80080f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80080f4:	4413      	add	r3, r2
 80080f6:	4619      	mov	r1, r3
 80080f8:	68f8      	ldr	r0, [r7, #12]
 80080fa:	f7ff fdff 	bl	8007cfc <move_window>
 80080fe:	4603      	mov	r3, r0
 8008100:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008102:	7ffb      	ldrb	r3, [r7, #31]
 8008104:	2b00      	cmp	r3, #0
 8008106:	f040 809c 	bne.w	8008242 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	899b      	ldrh	r3, [r3, #12]
 8008114:	461a      	mov	r2, r3
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	fbb3 f0f2 	udiv	r0, r3, r2
 800811c:	fb00 f202 	mul.w	r2, r0, r2
 8008120:	1a9b      	subs	r3, r3, r2
 8008122:	440b      	add	r3, r1
 8008124:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	f003 0301 	and.w	r3, r3, #1
 800812c:	2b00      	cmp	r3, #0
 800812e:	d003      	beq.n	8008138 <put_fat+0x11a>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	091b      	lsrs	r3, r3, #4
 8008134:	b2db      	uxtb	r3, r3
 8008136:	e00e      	b.n	8008156 <put_fat+0x138>
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	781b      	ldrb	r3, [r3, #0]
 800813c:	b25b      	sxtb	r3, r3
 800813e:	f023 030f 	bic.w	r3, r3, #15
 8008142:	b25a      	sxtb	r2, r3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	0a1b      	lsrs	r3, r3, #8
 8008148:	b25b      	sxtb	r3, r3
 800814a:	f003 030f 	and.w	r3, r3, #15
 800814e:	b25b      	sxtb	r3, r3
 8008150:	4313      	orrs	r3, r2
 8008152:	b25b      	sxtb	r3, r3
 8008154:	b2db      	uxtb	r3, r3
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2201      	movs	r2, #1
 800815e:	70da      	strb	r2, [r3, #3]
			break;
 8008160:	e074      	b.n	800824c <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	899b      	ldrh	r3, [r3, #12]
 800816a:	085b      	lsrs	r3, r3, #1
 800816c:	b29b      	uxth	r3, r3
 800816e:	4619      	mov	r1, r3
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	fbb3 f3f1 	udiv	r3, r3, r1
 8008176:	4413      	add	r3, r2
 8008178:	4619      	mov	r1, r3
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	f7ff fdbe 	bl	8007cfc <move_window>
 8008180:	4603      	mov	r3, r0
 8008182:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008184:	7ffb      	ldrb	r3, [r7, #31]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d15d      	bne.n	8008246 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	005b      	lsls	r3, r3, #1
 8008194:	68fa      	ldr	r2, [r7, #12]
 8008196:	8992      	ldrh	r2, [r2, #12]
 8008198:	fbb3 f0f2 	udiv	r0, r3, r2
 800819c:	fb00 f202 	mul.w	r2, r0, r2
 80081a0:	1a9b      	subs	r3, r3, r2
 80081a2:	440b      	add	r3, r1
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	b292      	uxth	r2, r2
 80081a8:	4611      	mov	r1, r2
 80081aa:	4618      	mov	r0, r3
 80081ac:	f7ff fb31 	bl	8007812 <st_word>
			fs->wflag = 1;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2201      	movs	r2, #1
 80081b4:	70da      	strb	r2, [r3, #3]
			break;
 80081b6:	e049      	b.n	800824c <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	899b      	ldrh	r3, [r3, #12]
 80081c0:	089b      	lsrs	r3, r3, #2
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	4619      	mov	r1, r3
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80081cc:	4413      	add	r3, r2
 80081ce:	4619      	mov	r1, r3
 80081d0:	68f8      	ldr	r0, [r7, #12]
 80081d2:	f7ff fd93 	bl	8007cfc <move_window>
 80081d6:	4603      	mov	r3, r0
 80081d8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80081da:	7ffb      	ldrb	r3, [r7, #31]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d134      	bne.n	800824a <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	8992      	ldrh	r2, [r2, #12]
 80081f4:	fbb3 f0f2 	udiv	r0, r3, r2
 80081f8:	fb00 f202 	mul.w	r2, r0, r2
 80081fc:	1a9b      	subs	r3, r3, r2
 80081fe:	440b      	add	r3, r1
 8008200:	4618      	mov	r0, r3
 8008202:	f7ff fae3 	bl	80077cc <ld_dword>
 8008206:	4603      	mov	r3, r0
 8008208:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800820c:	4323      	orrs	r3, r4
 800820e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	68fa      	ldr	r2, [r7, #12]
 800821c:	8992      	ldrh	r2, [r2, #12]
 800821e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008222:	fb00 f202 	mul.w	r2, r0, r2
 8008226:	1a9b      	subs	r3, r3, r2
 8008228:	440b      	add	r3, r1
 800822a:	6879      	ldr	r1, [r7, #4]
 800822c:	4618      	mov	r0, r3
 800822e:	f7ff fb0b 	bl	8007848 <st_dword>
			fs->wflag = 1;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2201      	movs	r2, #1
 8008236:	70da      	strb	r2, [r3, #3]
			break;
 8008238:	e008      	b.n	800824c <put_fat+0x22e>
		}
	}
 800823a:	bf00      	nop
 800823c:	e006      	b.n	800824c <put_fat+0x22e>
			if (res != FR_OK) break;
 800823e:	bf00      	nop
 8008240:	e004      	b.n	800824c <put_fat+0x22e>
			if (res != FR_OK) break;
 8008242:	bf00      	nop
 8008244:	e002      	b.n	800824c <put_fat+0x22e>
			if (res != FR_OK) break;
 8008246:	bf00      	nop
 8008248:	e000      	b.n	800824c <put_fat+0x22e>
			if (res != FR_OK) break;
 800824a:	bf00      	nop
	return res;
 800824c:	7ffb      	ldrb	r3, [r7, #31]
}
 800824e:	4618      	mov	r0, r3
 8008250:	3724      	adds	r7, #36	; 0x24
 8008252:	46bd      	mov	sp, r7
 8008254:	bd90      	pop	{r4, r7, pc}

08008256 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008256:	b580      	push	{r7, lr}
 8008258:	b088      	sub	sp, #32
 800825a:	af00      	add	r7, sp, #0
 800825c:	60f8      	str	r0, [r7, #12]
 800825e:	60b9      	str	r1, [r7, #8]
 8008260:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008262:	2300      	movs	r3, #0
 8008264:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	2b01      	cmp	r3, #1
 8008270:	d904      	bls.n	800827c <remove_chain+0x26>
 8008272:	69bb      	ldr	r3, [r7, #24]
 8008274:	69db      	ldr	r3, [r3, #28]
 8008276:	68ba      	ldr	r2, [r7, #8]
 8008278:	429a      	cmp	r2, r3
 800827a:	d301      	bcc.n	8008280 <remove_chain+0x2a>
 800827c:	2302      	movs	r3, #2
 800827e:	e04b      	b.n	8008318 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d00c      	beq.n	80082a0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008286:	f04f 32ff 	mov.w	r2, #4294967295
 800828a:	6879      	ldr	r1, [r7, #4]
 800828c:	69b8      	ldr	r0, [r7, #24]
 800828e:	f7ff fec6 	bl	800801e <put_fat>
 8008292:	4603      	mov	r3, r0
 8008294:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008296:	7ffb      	ldrb	r3, [r7, #31]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d001      	beq.n	80082a0 <remove_chain+0x4a>
 800829c:	7ffb      	ldrb	r3, [r7, #31]
 800829e:	e03b      	b.n	8008318 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80082a0:	68b9      	ldr	r1, [r7, #8]
 80082a2:	68f8      	ldr	r0, [r7, #12]
 80082a4:	f7ff fde7 	bl	8007e76 <get_fat>
 80082a8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d031      	beq.n	8008314 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d101      	bne.n	80082ba <remove_chain+0x64>
 80082b6:	2302      	movs	r3, #2
 80082b8:	e02e      	b.n	8008318 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c0:	d101      	bne.n	80082c6 <remove_chain+0x70>
 80082c2:	2301      	movs	r3, #1
 80082c4:	e028      	b.n	8008318 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80082c6:	2200      	movs	r2, #0
 80082c8:	68b9      	ldr	r1, [r7, #8]
 80082ca:	69b8      	ldr	r0, [r7, #24]
 80082cc:	f7ff fea7 	bl	800801e <put_fat>
 80082d0:	4603      	mov	r3, r0
 80082d2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80082d4:	7ffb      	ldrb	r3, [r7, #31]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d001      	beq.n	80082de <remove_chain+0x88>
 80082da:	7ffb      	ldrb	r3, [r7, #31]
 80082dc:	e01c      	b.n	8008318 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	699a      	ldr	r2, [r3, #24]
 80082e2:	69bb      	ldr	r3, [r7, #24]
 80082e4:	69db      	ldr	r3, [r3, #28]
 80082e6:	3b02      	subs	r3, #2
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d20b      	bcs.n	8008304 <remove_chain+0xae>
			fs->free_clst++;
 80082ec:	69bb      	ldr	r3, [r7, #24]
 80082ee:	699b      	ldr	r3, [r3, #24]
 80082f0:	1c5a      	adds	r2, r3, #1
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80082f6:	69bb      	ldr	r3, [r7, #24]
 80082f8:	791b      	ldrb	r3, [r3, #4]
 80082fa:	f043 0301 	orr.w	r3, r3, #1
 80082fe:	b2da      	uxtb	r2, r3
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008308:	69bb      	ldr	r3, [r7, #24]
 800830a:	69db      	ldr	r3, [r3, #28]
 800830c:	68ba      	ldr	r2, [r7, #8]
 800830e:	429a      	cmp	r2, r3
 8008310:	d3c6      	bcc.n	80082a0 <remove_chain+0x4a>
 8008312:	e000      	b.n	8008316 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008314:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	3720      	adds	r7, #32
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b088      	sub	sp, #32
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d10d      	bne.n	8008352 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800833c:	69bb      	ldr	r3, [r7, #24]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d004      	beq.n	800834c <create_chain+0x2c>
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	69db      	ldr	r3, [r3, #28]
 8008346:	69ba      	ldr	r2, [r7, #24]
 8008348:	429a      	cmp	r2, r3
 800834a:	d31b      	bcc.n	8008384 <create_chain+0x64>
 800834c:	2301      	movs	r3, #1
 800834e:	61bb      	str	r3, [r7, #24]
 8008350:	e018      	b.n	8008384 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008352:	6839      	ldr	r1, [r7, #0]
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f7ff fd8e 	bl	8007e76 <get_fat>
 800835a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2b01      	cmp	r3, #1
 8008360:	d801      	bhi.n	8008366 <create_chain+0x46>
 8008362:	2301      	movs	r3, #1
 8008364:	e070      	b.n	8008448 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800836c:	d101      	bne.n	8008372 <create_chain+0x52>
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	e06a      	b.n	8008448 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	69db      	ldr	r3, [r3, #28]
 8008376:	68fa      	ldr	r2, [r7, #12]
 8008378:	429a      	cmp	r2, r3
 800837a:	d201      	bcs.n	8008380 <create_chain+0x60>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	e063      	b.n	8008448 <create_chain+0x128>
		scl = clst;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008388:	69fb      	ldr	r3, [r7, #28]
 800838a:	3301      	adds	r3, #1
 800838c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	69db      	ldr	r3, [r3, #28]
 8008392:	69fa      	ldr	r2, [r7, #28]
 8008394:	429a      	cmp	r2, r3
 8008396:	d307      	bcc.n	80083a8 <create_chain+0x88>
				ncl = 2;
 8008398:	2302      	movs	r3, #2
 800839a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800839c:	69fa      	ldr	r2, [r7, #28]
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d901      	bls.n	80083a8 <create_chain+0x88>
 80083a4:	2300      	movs	r3, #0
 80083a6:	e04f      	b.n	8008448 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80083a8:	69f9      	ldr	r1, [r7, #28]
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f7ff fd63 	bl	8007e76 <get_fat>
 80083b0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d00e      	beq.n	80083d6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d003      	beq.n	80083c6 <create_chain+0xa6>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c4:	d101      	bne.n	80083ca <create_chain+0xaa>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	e03e      	b.n	8008448 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80083ca:	69fa      	ldr	r2, [r7, #28]
 80083cc:	69bb      	ldr	r3, [r7, #24]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d1da      	bne.n	8008388 <create_chain+0x68>
 80083d2:	2300      	movs	r3, #0
 80083d4:	e038      	b.n	8008448 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80083d6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80083d8:	f04f 32ff 	mov.w	r2, #4294967295
 80083dc:	69f9      	ldr	r1, [r7, #28]
 80083de:	6938      	ldr	r0, [r7, #16]
 80083e0:	f7ff fe1d 	bl	800801e <put_fat>
 80083e4:	4603      	mov	r3, r0
 80083e6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80083e8:	7dfb      	ldrb	r3, [r7, #23]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d109      	bne.n	8008402 <create_chain+0xe2>
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d006      	beq.n	8008402 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80083f4:	69fa      	ldr	r2, [r7, #28]
 80083f6:	6839      	ldr	r1, [r7, #0]
 80083f8:	6938      	ldr	r0, [r7, #16]
 80083fa:	f7ff fe10 	bl	800801e <put_fat>
 80083fe:	4603      	mov	r3, r0
 8008400:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008402:	7dfb      	ldrb	r3, [r7, #23]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d116      	bne.n	8008436 <create_chain+0x116>
		fs->last_clst = ncl;
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	69fa      	ldr	r2, [r7, #28]
 800840c:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	699a      	ldr	r2, [r3, #24]
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	69db      	ldr	r3, [r3, #28]
 8008416:	3b02      	subs	r3, #2
 8008418:	429a      	cmp	r2, r3
 800841a:	d804      	bhi.n	8008426 <create_chain+0x106>
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	699b      	ldr	r3, [r3, #24]
 8008420:	1e5a      	subs	r2, r3, #1
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	791b      	ldrb	r3, [r3, #4]
 800842a:	f043 0301 	orr.w	r3, r3, #1
 800842e:	b2da      	uxtb	r2, r3
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	711a      	strb	r2, [r3, #4]
 8008434:	e007      	b.n	8008446 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008436:	7dfb      	ldrb	r3, [r7, #23]
 8008438:	2b01      	cmp	r3, #1
 800843a:	d102      	bne.n	8008442 <create_chain+0x122>
 800843c:	f04f 33ff 	mov.w	r3, #4294967295
 8008440:	e000      	b.n	8008444 <create_chain+0x124>
 8008442:	2301      	movs	r3, #1
 8008444:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008446:	69fb      	ldr	r3, [r7, #28]
}
 8008448:	4618      	mov	r0, r3
 800844a:	3720      	adds	r7, #32
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008450:	b480      	push	{r7}
 8008452:	b087      	sub	sp, #28
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008464:	3304      	adds	r3, #4
 8008466:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	899b      	ldrh	r3, [r3, #12]
 800846c:	461a      	mov	r2, r3
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	fbb3 f3f2 	udiv	r3, r3, r2
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	8952      	ldrh	r2, [r2, #10]
 8008478:	fbb3 f3f2 	udiv	r3, r3, r2
 800847c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	1d1a      	adds	r2, r3, #4
 8008482:	613a      	str	r2, [r7, #16]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d101      	bne.n	8008492 <clmt_clust+0x42>
 800848e:	2300      	movs	r3, #0
 8008490:	e010      	b.n	80084b4 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8008492:	697a      	ldr	r2, [r7, #20]
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	429a      	cmp	r2, r3
 8008498:	d307      	bcc.n	80084aa <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800849a:	697a      	ldr	r2, [r7, #20]
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	1ad3      	subs	r3, r2, r3
 80084a0:	617b      	str	r3, [r7, #20]
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	3304      	adds	r3, #4
 80084a6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80084a8:	e7e9      	b.n	800847e <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80084aa:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	4413      	add	r3, r2
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	371c      	adds	r7, #28
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b086      	sub	sp, #24
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80084d6:	d204      	bcs.n	80084e2 <dir_sdi+0x22>
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	f003 031f 	and.w	r3, r3, #31
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d001      	beq.n	80084e6 <dir_sdi+0x26>
		return FR_INT_ERR;
 80084e2:	2302      	movs	r3, #2
 80084e4:	e071      	b.n	80085ca <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	683a      	ldr	r2, [r7, #0]
 80084ea:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d106      	bne.n	8008506 <dir_sdi+0x46>
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	2b02      	cmp	r3, #2
 80084fe:	d902      	bls.n	8008506 <dir_sdi+0x46>
		clst = fs->dirbase;
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008504:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d10c      	bne.n	8008526 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	095b      	lsrs	r3, r3, #5
 8008510:	693a      	ldr	r2, [r7, #16]
 8008512:	8912      	ldrh	r2, [r2, #8]
 8008514:	4293      	cmp	r3, r2
 8008516:	d301      	bcc.n	800851c <dir_sdi+0x5c>
 8008518:	2302      	movs	r3, #2
 800851a:	e056      	b.n	80085ca <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	61da      	str	r2, [r3, #28]
 8008524:	e02d      	b.n	8008582 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	895b      	ldrh	r3, [r3, #10]
 800852a:	461a      	mov	r2, r3
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	899b      	ldrh	r3, [r3, #12]
 8008530:	fb02 f303 	mul.w	r3, r2, r3
 8008534:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008536:	e019      	b.n	800856c <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6979      	ldr	r1, [r7, #20]
 800853c:	4618      	mov	r0, r3
 800853e:	f7ff fc9a 	bl	8007e76 <get_fat>
 8008542:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800854a:	d101      	bne.n	8008550 <dir_sdi+0x90>
 800854c:	2301      	movs	r3, #1
 800854e:	e03c      	b.n	80085ca <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d904      	bls.n	8008560 <dir_sdi+0xa0>
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	69db      	ldr	r3, [r3, #28]
 800855a:	697a      	ldr	r2, [r7, #20]
 800855c:	429a      	cmp	r2, r3
 800855e:	d301      	bcc.n	8008564 <dir_sdi+0xa4>
 8008560:	2302      	movs	r3, #2
 8008562:	e032      	b.n	80085ca <dir_sdi+0x10a>
			ofs -= csz;
 8008564:	683a      	ldr	r2, [r7, #0]
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	1ad3      	subs	r3, r2, r3
 800856a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800856c:	683a      	ldr	r2, [r7, #0]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	429a      	cmp	r2, r3
 8008572:	d2e1      	bcs.n	8008538 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8008574:	6979      	ldr	r1, [r7, #20]
 8008576:	6938      	ldr	r0, [r7, #16]
 8008578:	f7ff fc5e 	bl	8007e38 <clust2sect>
 800857c:	4602      	mov	r2, r0
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	69db      	ldr	r3, [r3, #28]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d101      	bne.n	8008594 <dir_sdi+0xd4>
 8008590:	2302      	movs	r3, #2
 8008592:	e01a      	b.n	80085ca <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	69da      	ldr	r2, [r3, #28]
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	899b      	ldrh	r3, [r3, #12]
 800859c:	4619      	mov	r1, r3
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	fbb3 f3f1 	udiv	r3, r3, r1
 80085a4:	441a      	add	r2, r3
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	899b      	ldrh	r3, [r3, #12]
 80085b4:	461a      	mov	r2, r3
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	fbb3 f0f2 	udiv	r0, r3, r2
 80085bc:	fb00 f202 	mul.w	r2, r0, r2
 80085c0:	1a9b      	subs	r3, r3, r2
 80085c2:	18ca      	adds	r2, r1, r3
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3718      	adds	r7, #24
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}

080085d2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80085d2:	b580      	push	{r7, lr}
 80085d4:	b086      	sub	sp, #24
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
 80085da:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	695b      	ldr	r3, [r3, #20]
 80085e6:	3320      	adds	r3, #32
 80085e8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	69db      	ldr	r3, [r3, #28]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d003      	beq.n	80085fa <dir_next+0x28>
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80085f8:	d301      	bcc.n	80085fe <dir_next+0x2c>
 80085fa:	2304      	movs	r3, #4
 80085fc:	e0bb      	b.n	8008776 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	899b      	ldrh	r3, [r3, #12]
 8008602:	461a      	mov	r2, r3
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	fbb3 f1f2 	udiv	r1, r3, r2
 800860a:	fb01 f202 	mul.w	r2, r1, r2
 800860e:	1a9b      	subs	r3, r3, r2
 8008610:	2b00      	cmp	r3, #0
 8008612:	f040 809d 	bne.w	8008750 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	69db      	ldr	r3, [r3, #28]
 800861a:	1c5a      	adds	r2, r3, #1
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	699b      	ldr	r3, [r3, #24]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d10b      	bne.n	8008640 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	095b      	lsrs	r3, r3, #5
 800862c:	68fa      	ldr	r2, [r7, #12]
 800862e:	8912      	ldrh	r2, [r2, #8]
 8008630:	4293      	cmp	r3, r2
 8008632:	f0c0 808d 	bcc.w	8008750 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2200      	movs	r2, #0
 800863a:	61da      	str	r2, [r3, #28]
 800863c:	2304      	movs	r3, #4
 800863e:	e09a      	b.n	8008776 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	899b      	ldrh	r3, [r3, #12]
 8008644:	461a      	mov	r2, r3
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	fbb3 f3f2 	udiv	r3, r3, r2
 800864c:	68fa      	ldr	r2, [r7, #12]
 800864e:	8952      	ldrh	r2, [r2, #10]
 8008650:	3a01      	subs	r2, #1
 8008652:	4013      	ands	r3, r2
 8008654:	2b00      	cmp	r3, #0
 8008656:	d17b      	bne.n	8008750 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	699b      	ldr	r3, [r3, #24]
 800865e:	4619      	mov	r1, r3
 8008660:	4610      	mov	r0, r2
 8008662:	f7ff fc08 	bl	8007e76 <get_fat>
 8008666:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d801      	bhi.n	8008672 <dir_next+0xa0>
 800866e:	2302      	movs	r3, #2
 8008670:	e081      	b.n	8008776 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008678:	d101      	bne.n	800867e <dir_next+0xac>
 800867a:	2301      	movs	r3, #1
 800867c:	e07b      	b.n	8008776 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	69db      	ldr	r3, [r3, #28]
 8008682:	697a      	ldr	r2, [r7, #20]
 8008684:	429a      	cmp	r2, r3
 8008686:	d359      	bcc.n	800873c <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d104      	bne.n	8008698 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	61da      	str	r2, [r3, #28]
 8008694:	2304      	movs	r3, #4
 8008696:	e06e      	b.n	8008776 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	699b      	ldr	r3, [r3, #24]
 800869e:	4619      	mov	r1, r3
 80086a0:	4610      	mov	r0, r2
 80086a2:	f7ff fe3d 	bl	8008320 <create_chain>
 80086a6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d101      	bne.n	80086b2 <dir_next+0xe0>
 80086ae:	2307      	movs	r3, #7
 80086b0:	e061      	b.n	8008776 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d101      	bne.n	80086bc <dir_next+0xea>
 80086b8:	2302      	movs	r3, #2
 80086ba:	e05c      	b.n	8008776 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086c2:	d101      	bne.n	80086c8 <dir_next+0xf6>
 80086c4:	2301      	movs	r3, #1
 80086c6:	e056      	b.n	8008776 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80086c8:	68f8      	ldr	r0, [r7, #12]
 80086ca:	f7ff fad3 	bl	8007c74 <sync_window>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d001      	beq.n	80086d8 <dir_next+0x106>
 80086d4:	2301      	movs	r3, #1
 80086d6:	e04e      	b.n	8008776 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	899b      	ldrh	r3, [r3, #12]
 80086e2:	461a      	mov	r2, r3
 80086e4:	2100      	movs	r1, #0
 80086e6:	f7ff f8fc 	bl	80078e2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80086ea:	2300      	movs	r3, #0
 80086ec:	613b      	str	r3, [r7, #16]
 80086ee:	6979      	ldr	r1, [r7, #20]
 80086f0:	68f8      	ldr	r0, [r7, #12]
 80086f2:	f7ff fba1 	bl	8007e38 <clust2sect>
 80086f6:	4602      	mov	r2, r0
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	635a      	str	r2, [r3, #52]	; 0x34
 80086fc:	e012      	b.n	8008724 <dir_next+0x152>
						fs->wflag = 1;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2201      	movs	r2, #1
 8008702:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008704:	68f8      	ldr	r0, [r7, #12]
 8008706:	f7ff fab5 	bl	8007c74 <sync_window>
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d001      	beq.n	8008714 <dir_next+0x142>
 8008710:	2301      	movs	r3, #1
 8008712:	e030      	b.n	8008776 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	3301      	adds	r3, #1
 8008718:	613b      	str	r3, [r7, #16]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800871e:	1c5a      	adds	r2, r3, #1
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	635a      	str	r2, [r3, #52]	; 0x34
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	895b      	ldrh	r3, [r3, #10]
 8008728:	461a      	mov	r2, r3
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	4293      	cmp	r3, r2
 800872e:	d3e6      	bcc.n	80086fe <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	1ad2      	subs	r2, r2, r3
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	697a      	ldr	r2, [r7, #20]
 8008740:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008742:	6979      	ldr	r1, [r7, #20]
 8008744:	68f8      	ldr	r0, [r7, #12]
 8008746:	f7ff fb77 	bl	8007e38 <clust2sect>
 800874a:	4602      	mov	r2, r0
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	68ba      	ldr	r2, [r7, #8]
 8008754:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	899b      	ldrh	r3, [r3, #12]
 8008760:	461a      	mov	r2, r3
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	fbb3 f0f2 	udiv	r0, r3, r2
 8008768:	fb00 f202 	mul.w	r2, r0, r2
 800876c:	1a9b      	subs	r3, r3, r2
 800876e:	18ca      	adds	r2, r1, r3
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	3718      	adds	r7, #24
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}

0800877e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800877e:	b580      	push	{r7, lr}
 8008780:	b086      	sub	sp, #24
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
 8008786:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800878e:	2100      	movs	r1, #0
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f7ff fe95 	bl	80084c0 <dir_sdi>
 8008796:	4603      	mov	r3, r0
 8008798:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800879a:	7dfb      	ldrb	r3, [r7, #23]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d12b      	bne.n	80087f8 <dir_alloc+0x7a>
		n = 0;
 80087a0:	2300      	movs	r3, #0
 80087a2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	69db      	ldr	r3, [r3, #28]
 80087a8:	4619      	mov	r1, r3
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	f7ff faa6 	bl	8007cfc <move_window>
 80087b0:	4603      	mov	r3, r0
 80087b2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80087b4:	7dfb      	ldrb	r3, [r7, #23]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d11d      	bne.n	80087f6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6a1b      	ldr	r3, [r3, #32]
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	2be5      	cmp	r3, #229	; 0xe5
 80087c2:	d004      	beq.n	80087ce <dir_alloc+0x50>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6a1b      	ldr	r3, [r3, #32]
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d107      	bne.n	80087de <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	3301      	adds	r3, #1
 80087d2:	613b      	str	r3, [r7, #16]
 80087d4:	693a      	ldr	r2, [r7, #16]
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	429a      	cmp	r2, r3
 80087da:	d102      	bne.n	80087e2 <dir_alloc+0x64>
 80087dc:	e00c      	b.n	80087f8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80087de:	2300      	movs	r3, #0
 80087e0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80087e2:	2101      	movs	r1, #1
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f7ff fef4 	bl	80085d2 <dir_next>
 80087ea:	4603      	mov	r3, r0
 80087ec:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80087ee:	7dfb      	ldrb	r3, [r7, #23]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d0d7      	beq.n	80087a4 <dir_alloc+0x26>
 80087f4:	e000      	b.n	80087f8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80087f6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80087f8:	7dfb      	ldrb	r3, [r7, #23]
 80087fa:	2b04      	cmp	r3, #4
 80087fc:	d101      	bne.n	8008802 <dir_alloc+0x84>
 80087fe:	2307      	movs	r3, #7
 8008800:	75fb      	strb	r3, [r7, #23]
	return res;
 8008802:	7dfb      	ldrb	r3, [r7, #23]
}
 8008804:	4618      	mov	r0, r3
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	331a      	adds	r3, #26
 800881a:	4618      	mov	r0, r3
 800881c:	f7fe ffbe 	bl	800779c <ld_word>
 8008820:	4603      	mov	r3, r0
 8008822:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	781b      	ldrb	r3, [r3, #0]
 8008828:	2b03      	cmp	r3, #3
 800882a:	d109      	bne.n	8008840 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	3314      	adds	r3, #20
 8008830:	4618      	mov	r0, r3
 8008832:	f7fe ffb3 	bl	800779c <ld_word>
 8008836:	4603      	mov	r3, r0
 8008838:	041b      	lsls	r3, r3, #16
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	4313      	orrs	r3, r2
 800883e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008840:	68fb      	ldr	r3, [r7, #12]
}
 8008842:	4618      	mov	r0, r3
 8008844:	3710      	adds	r7, #16
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b084      	sub	sp, #16
 800884e:	af00      	add	r7, sp, #0
 8008850:	60f8      	str	r0, [r7, #12]
 8008852:	60b9      	str	r1, [r7, #8]
 8008854:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	331a      	adds	r3, #26
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	b292      	uxth	r2, r2
 800885e:	4611      	mov	r1, r2
 8008860:	4618      	mov	r0, r3
 8008862:	f7fe ffd6 	bl	8007812 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	2b03      	cmp	r3, #3
 800886c:	d109      	bne.n	8008882 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	f103 0214 	add.w	r2, r3, #20
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	0c1b      	lsrs	r3, r3, #16
 8008878:	b29b      	uxth	r3, r3
 800887a:	4619      	mov	r1, r3
 800887c:	4610      	mov	r0, r2
 800887e:	f7fe ffc8 	bl	8007812 <st_word>
	}
}
 8008882:	bf00      	nop
 8008884:	3710      	adds	r7, #16
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
	...

0800888c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800888c:	b590      	push	{r4, r7, lr}
 800888e:	b087      	sub	sp, #28
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	331a      	adds	r3, #26
 800889a:	4618      	mov	r0, r3
 800889c:	f7fe ff7e 	bl	800779c <ld_word>
 80088a0:	4603      	mov	r3, r0
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d001      	beq.n	80088aa <cmp_lfn+0x1e>
 80088a6:	2300      	movs	r3, #0
 80088a8:	e059      	b.n	800895e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	781b      	ldrb	r3, [r3, #0]
 80088ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80088b2:	1e5a      	subs	r2, r3, #1
 80088b4:	4613      	mov	r3, r2
 80088b6:	005b      	lsls	r3, r3, #1
 80088b8:	4413      	add	r3, r2
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4413      	add	r3, r2
 80088be:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80088c0:	2301      	movs	r3, #1
 80088c2:	81fb      	strh	r3, [r7, #14]
 80088c4:	2300      	movs	r3, #0
 80088c6:	613b      	str	r3, [r7, #16]
 80088c8:	e033      	b.n	8008932 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80088ca:	4a27      	ldr	r2, [pc, #156]	; (8008968 <cmp_lfn+0xdc>)
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	4413      	add	r3, r2
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	461a      	mov	r2, r3
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	4413      	add	r3, r2
 80088d8:	4618      	mov	r0, r3
 80088da:	f7fe ff5f 	bl	800779c <ld_word>
 80088de:	4603      	mov	r3, r0
 80088e0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80088e2:	89fb      	ldrh	r3, [r7, #14]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d01a      	beq.n	800891e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	2b1d      	cmp	r3, #29
 80088ec:	d812      	bhi.n	8008914 <cmp_lfn+0x88>
 80088ee:	89bb      	ldrh	r3, [r7, #12]
 80088f0:	4618      	mov	r0, r3
 80088f2:	f001 fdbb 	bl	800a46c <ff_wtoupper>
 80088f6:	4603      	mov	r3, r0
 80088f8:	461c      	mov	r4, r3
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	1c5a      	adds	r2, r3, #1
 80088fe:	617a      	str	r2, [r7, #20]
 8008900:	005b      	lsls	r3, r3, #1
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	4413      	add	r3, r2
 8008906:	881b      	ldrh	r3, [r3, #0]
 8008908:	4618      	mov	r0, r3
 800890a:	f001 fdaf 	bl	800a46c <ff_wtoupper>
 800890e:	4603      	mov	r3, r0
 8008910:	429c      	cmp	r4, r3
 8008912:	d001      	beq.n	8008918 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8008914:	2300      	movs	r3, #0
 8008916:	e022      	b.n	800895e <cmp_lfn+0xd2>
			}
			wc = uc;
 8008918:	89bb      	ldrh	r3, [r7, #12]
 800891a:	81fb      	strh	r3, [r7, #14]
 800891c:	e006      	b.n	800892c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800891e:	89bb      	ldrh	r3, [r7, #12]
 8008920:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008924:	4293      	cmp	r3, r2
 8008926:	d001      	beq.n	800892c <cmp_lfn+0xa0>
 8008928:	2300      	movs	r3, #0
 800892a:	e018      	b.n	800895e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	3301      	adds	r3, #1
 8008930:	613b      	str	r3, [r7, #16]
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	2b0c      	cmp	r3, #12
 8008936:	d9c8      	bls.n	80088ca <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008940:	2b00      	cmp	r3, #0
 8008942:	d00b      	beq.n	800895c <cmp_lfn+0xd0>
 8008944:	89fb      	ldrh	r3, [r7, #14]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d008      	beq.n	800895c <cmp_lfn+0xd0>
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	005b      	lsls	r3, r3, #1
 800894e:	687a      	ldr	r2, [r7, #4]
 8008950:	4413      	add	r3, r2
 8008952:	881b      	ldrh	r3, [r3, #0]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d001      	beq.n	800895c <cmp_lfn+0xd0>
 8008958:	2300      	movs	r3, #0
 800895a:	e000      	b.n	800895e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800895c:	2301      	movs	r3, #1
}
 800895e:	4618      	mov	r0, r3
 8008960:	371c      	adds	r7, #28
 8008962:	46bd      	mov	sp, r7
 8008964:	bd90      	pop	{r4, r7, pc}
 8008966:	bf00      	nop
 8008968:	0801350c 	.word	0x0801350c

0800896c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b088      	sub	sp, #32
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	4611      	mov	r1, r2
 8008978:	461a      	mov	r2, r3
 800897a:	460b      	mov	r3, r1
 800897c:	71fb      	strb	r3, [r7, #7]
 800897e:	4613      	mov	r3, r2
 8008980:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	330d      	adds	r3, #13
 8008986:	79ba      	ldrb	r2, [r7, #6]
 8008988:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	330b      	adds	r3, #11
 800898e:	220f      	movs	r2, #15
 8008990:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	330c      	adds	r3, #12
 8008996:	2200      	movs	r2, #0
 8008998:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	331a      	adds	r3, #26
 800899e:	2100      	movs	r1, #0
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7fe ff36 	bl	8007812 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80089a6:	79fb      	ldrb	r3, [r7, #7]
 80089a8:	1e5a      	subs	r2, r3, #1
 80089aa:	4613      	mov	r3, r2
 80089ac:	005b      	lsls	r3, r3, #1
 80089ae:	4413      	add	r3, r2
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	4413      	add	r3, r2
 80089b4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80089b6:	2300      	movs	r3, #0
 80089b8:	82fb      	strh	r3, [r7, #22]
 80089ba:	2300      	movs	r3, #0
 80089bc:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80089be:	8afb      	ldrh	r3, [r7, #22]
 80089c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d007      	beq.n	80089d8 <put_lfn+0x6c>
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	1c5a      	adds	r2, r3, #1
 80089cc:	61fa      	str	r2, [r7, #28]
 80089ce:	005b      	lsls	r3, r3, #1
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	4413      	add	r3, r2
 80089d4:	881b      	ldrh	r3, [r3, #0]
 80089d6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80089d8:	4a17      	ldr	r2, [pc, #92]	; (8008a38 <put_lfn+0xcc>)
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	4413      	add	r3, r2
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	461a      	mov	r2, r3
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	4413      	add	r3, r2
 80089e6:	8afa      	ldrh	r2, [r7, #22]
 80089e8:	4611      	mov	r1, r2
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fe ff11 	bl	8007812 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80089f0:	8afb      	ldrh	r3, [r7, #22]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d102      	bne.n	80089fc <put_lfn+0x90>
 80089f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80089fa:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80089fc:	69bb      	ldr	r3, [r7, #24]
 80089fe:	3301      	adds	r3, #1
 8008a00:	61bb      	str	r3, [r7, #24]
 8008a02:	69bb      	ldr	r3, [r7, #24]
 8008a04:	2b0c      	cmp	r3, #12
 8008a06:	d9da      	bls.n	80089be <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8008a08:	8afb      	ldrh	r3, [r7, #22]
 8008a0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d006      	beq.n	8008a20 <put_lfn+0xb4>
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	005b      	lsls	r3, r3, #1
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	4413      	add	r3, r2
 8008a1a:	881b      	ldrh	r3, [r3, #0]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d103      	bne.n	8008a28 <put_lfn+0xbc>
 8008a20:	79fb      	ldrb	r3, [r7, #7]
 8008a22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a26:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	79fa      	ldrb	r2, [r7, #7]
 8008a2c:	701a      	strb	r2, [r3, #0]
}
 8008a2e:	bf00      	nop
 8008a30:	3720      	adds	r7, #32
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
 8008a36:	bf00      	nop
 8008a38:	0801350c 	.word	0x0801350c

08008a3c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b08c      	sub	sp, #48	; 0x30
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	60f8      	str	r0, [r7, #12]
 8008a44:	60b9      	str	r1, [r7, #8]
 8008a46:	607a      	str	r2, [r7, #4]
 8008a48:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008a4a:	220b      	movs	r2, #11
 8008a4c:	68b9      	ldr	r1, [r7, #8]
 8008a4e:	68f8      	ldr	r0, [r7, #12]
 8008a50:	f7fe ff26 	bl	80078a0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	2b05      	cmp	r3, #5
 8008a58:	d92b      	bls.n	8008ab2 <gen_numname+0x76>
		sr = seq;
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008a5e:	e022      	b.n	8008aa6 <gen_numname+0x6a>
			wc = *lfn++;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	1c9a      	adds	r2, r3, #2
 8008a64:	607a      	str	r2, [r7, #4]
 8008a66:	881b      	ldrh	r3, [r3, #0]
 8008a68:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a6e:	e017      	b.n	8008aa0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	005a      	lsls	r2, r3, #1
 8008a74:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008a76:	f003 0301 	and.w	r3, r3, #1
 8008a7a:	4413      	add	r3, r2
 8008a7c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008a7e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008a80:	085b      	lsrs	r3, r3, #1
 8008a82:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008a84:	69fb      	ldr	r3, [r7, #28]
 8008a86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d005      	beq.n	8008a9a <gen_numname+0x5e>
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008a94:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008a98:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9c:	3301      	adds	r3, #1
 8008a9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa2:	2b0f      	cmp	r3, #15
 8008aa4:	d9e4      	bls.n	8008a70 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	881b      	ldrh	r3, [r3, #0]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d1d8      	bne.n	8008a60 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008aae:	69fb      	ldr	r3, [r7, #28]
 8008ab0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008ab2:	2307      	movs	r3, #7
 8008ab4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	b2db      	uxtb	r3, r3
 8008aba:	f003 030f 	and.w	r3, r3, #15
 8008abe:	b2db      	uxtb	r3, r3
 8008ac0:	3330      	adds	r3, #48	; 0x30
 8008ac2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008ac6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008aca:	2b39      	cmp	r3, #57	; 0x39
 8008acc:	d904      	bls.n	8008ad8 <gen_numname+0x9c>
 8008ace:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ad2:	3307      	adds	r3, #7
 8008ad4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ada:	1e5a      	subs	r2, r3, #1
 8008adc:	62ba      	str	r2, [r7, #40]	; 0x28
 8008ade:	3330      	adds	r3, #48	; 0x30
 8008ae0:	443b      	add	r3, r7
 8008ae2:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008ae6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	091b      	lsrs	r3, r3, #4
 8008aee:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1df      	bne.n	8008ab6 <gen_numname+0x7a>
	ns[i] = '~';
 8008af6:	f107 0214 	add.w	r2, r7, #20
 8008afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008afc:	4413      	add	r3, r2
 8008afe:	227e      	movs	r2, #126	; 0x7e
 8008b00:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008b02:	2300      	movs	r3, #0
 8008b04:	627b      	str	r3, [r7, #36]	; 0x24
 8008b06:	e002      	b.n	8008b0e <gen_numname+0xd2>
 8008b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	627b      	str	r3, [r7, #36]	; 0x24
 8008b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b12:	429a      	cmp	r2, r3
 8008b14:	d205      	bcs.n	8008b22 <gen_numname+0xe6>
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b1a:	4413      	add	r3, r2
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	2b20      	cmp	r3, #32
 8008b20:	d1f2      	bne.n	8008b08 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b24:	2b07      	cmp	r3, #7
 8008b26:	d807      	bhi.n	8008b38 <gen_numname+0xfc>
 8008b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b2a:	1c5a      	adds	r2, r3, #1
 8008b2c:	62ba      	str	r2, [r7, #40]	; 0x28
 8008b2e:	3330      	adds	r3, #48	; 0x30
 8008b30:	443b      	add	r3, r7
 8008b32:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008b36:	e000      	b.n	8008b3a <gen_numname+0xfe>
 8008b38:	2120      	movs	r1, #32
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b3c:	1c5a      	adds	r2, r3, #1
 8008b3e:	627a      	str	r2, [r7, #36]	; 0x24
 8008b40:	68fa      	ldr	r2, [r7, #12]
 8008b42:	4413      	add	r3, r2
 8008b44:	460a      	mov	r2, r1
 8008b46:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b4a:	2b07      	cmp	r3, #7
 8008b4c:	d9e9      	bls.n	8008b22 <gen_numname+0xe6>
}
 8008b4e:	bf00      	nop
 8008b50:	bf00      	nop
 8008b52:	3730      	adds	r7, #48	; 0x30
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008b60:	2300      	movs	r3, #0
 8008b62:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008b64:	230b      	movs	r3, #11
 8008b66:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008b68:	7bfb      	ldrb	r3, [r7, #15]
 8008b6a:	b2da      	uxtb	r2, r3
 8008b6c:	0852      	lsrs	r2, r2, #1
 8008b6e:	01db      	lsls	r3, r3, #7
 8008b70:	4313      	orrs	r3, r2
 8008b72:	b2da      	uxtb	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	1c59      	adds	r1, r3, #1
 8008b78:	6079      	str	r1, [r7, #4]
 8008b7a:	781b      	ldrb	r3, [r3, #0]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	3b01      	subs	r3, #1
 8008b84:	60bb      	str	r3, [r7, #8]
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1ed      	bne.n	8008b68 <sum_sfn+0x10>
	return sum;
 8008b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3714      	adds	r7, #20
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	b086      	sub	sp, #24
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008ba8:	2100      	movs	r1, #0
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f7ff fc88 	bl	80084c0 <dir_sdi>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008bb4:	7dfb      	ldrb	r3, [r7, #23]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d001      	beq.n	8008bbe <dir_find+0x24>
 8008bba:	7dfb      	ldrb	r3, [r7, #23]
 8008bbc:	e0a9      	b.n	8008d12 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008bbe:	23ff      	movs	r3, #255	; 0xff
 8008bc0:	753b      	strb	r3, [r7, #20]
 8008bc2:	7d3b      	ldrb	r3, [r7, #20]
 8008bc4:	757b      	strb	r3, [r7, #21]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bcc:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	69db      	ldr	r3, [r3, #28]
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	6938      	ldr	r0, [r7, #16]
 8008bd6:	f7ff f891 	bl	8007cfc <move_window>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008bde:	7dfb      	ldrb	r3, [r7, #23]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f040 8090 	bne.w	8008d06 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6a1b      	ldr	r3, [r3, #32]
 8008bea:	781b      	ldrb	r3, [r3, #0]
 8008bec:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008bee:	7dbb      	ldrb	r3, [r7, #22]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d102      	bne.n	8008bfa <dir_find+0x60>
 8008bf4:	2304      	movs	r3, #4
 8008bf6:	75fb      	strb	r3, [r7, #23]
 8008bf8:	e08a      	b.n	8008d10 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6a1b      	ldr	r3, [r3, #32]
 8008bfe:	330b      	adds	r3, #11
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c06:	73fb      	strb	r3, [r7, #15]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	7bfa      	ldrb	r2, [r7, #15]
 8008c0c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008c0e:	7dbb      	ldrb	r3, [r7, #22]
 8008c10:	2be5      	cmp	r3, #229	; 0xe5
 8008c12:	d007      	beq.n	8008c24 <dir_find+0x8a>
 8008c14:	7bfb      	ldrb	r3, [r7, #15]
 8008c16:	f003 0308 	and.w	r3, r3, #8
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d009      	beq.n	8008c32 <dir_find+0x98>
 8008c1e:	7bfb      	ldrb	r3, [r7, #15]
 8008c20:	2b0f      	cmp	r3, #15
 8008c22:	d006      	beq.n	8008c32 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008c24:	23ff      	movs	r3, #255	; 0xff
 8008c26:	757b      	strb	r3, [r7, #21]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c2e:	631a      	str	r2, [r3, #48]	; 0x30
 8008c30:	e05e      	b.n	8008cf0 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008c32:	7bfb      	ldrb	r3, [r7, #15]
 8008c34:	2b0f      	cmp	r3, #15
 8008c36:	d136      	bne.n	8008ca6 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d154      	bne.n	8008cf0 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008c46:	7dbb      	ldrb	r3, [r7, #22]
 8008c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d00d      	beq.n	8008c6c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6a1b      	ldr	r3, [r3, #32]
 8008c54:	7b5b      	ldrb	r3, [r3, #13]
 8008c56:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8008c58:	7dbb      	ldrb	r3, [r7, #22]
 8008c5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c5e:	75bb      	strb	r3, [r7, #22]
 8008c60:	7dbb      	ldrb	r3, [r7, #22]
 8008c62:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	695a      	ldr	r2, [r3, #20]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008c6c:	7dba      	ldrb	r2, [r7, #22]
 8008c6e:	7d7b      	ldrb	r3, [r7, #21]
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d115      	bne.n	8008ca0 <dir_find+0x106>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6a1b      	ldr	r3, [r3, #32]
 8008c78:	330d      	adds	r3, #13
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	7d3a      	ldrb	r2, [r7, #20]
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d10e      	bne.n	8008ca0 <dir_find+0x106>
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	691a      	ldr	r2, [r3, #16]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	4610      	mov	r0, r2
 8008c8e:	f7ff fdfd 	bl	800888c <cmp_lfn>
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d003      	beq.n	8008ca0 <dir_find+0x106>
 8008c98:	7d7b      	ldrb	r3, [r7, #21]
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	e000      	b.n	8008ca2 <dir_find+0x108>
 8008ca0:	23ff      	movs	r3, #255	; 0xff
 8008ca2:	757b      	strb	r3, [r7, #21]
 8008ca4:	e024      	b.n	8008cf0 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008ca6:	7d7b      	ldrb	r3, [r7, #21]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d109      	bne.n	8008cc0 <dir_find+0x126>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6a1b      	ldr	r3, [r3, #32]
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f7ff ff51 	bl	8008b58 <sum_sfn>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	461a      	mov	r2, r3
 8008cba:	7d3b      	ldrb	r3, [r7, #20]
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d024      	beq.n	8008d0a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008cc6:	f003 0301 	and.w	r3, r3, #1
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10a      	bne.n	8008ce4 <dir_find+0x14a>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6a18      	ldr	r0, [r3, #32]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	3324      	adds	r3, #36	; 0x24
 8008cd6:	220b      	movs	r2, #11
 8008cd8:	4619      	mov	r1, r3
 8008cda:	f7fe fe1d 	bl	8007918 <mem_cmp>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d014      	beq.n	8008d0e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008ce4:	23ff      	movs	r3, #255	; 0xff
 8008ce6:	757b      	strb	r3, [r7, #21]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f04f 32ff 	mov.w	r2, #4294967295
 8008cee:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008cf0:	2100      	movs	r1, #0
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f7ff fc6d 	bl	80085d2 <dir_next>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008cfc:	7dfb      	ldrb	r3, [r7, #23]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	f43f af65 	beq.w	8008bce <dir_find+0x34>
 8008d04:	e004      	b.n	8008d10 <dir_find+0x176>
		if (res != FR_OK) break;
 8008d06:	bf00      	nop
 8008d08:	e002      	b.n	8008d10 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008d0a:	bf00      	nop
 8008d0c:	e000      	b.n	8008d10 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008d0e:	bf00      	nop

	return res;
 8008d10:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3718      	adds	r7, #24
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}
	...

08008d1c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b08c      	sub	sp, #48	; 0x30
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008d30:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d001      	beq.n	8008d3c <dir_register+0x20>
 8008d38:	2306      	movs	r3, #6
 8008d3a:	e0e0      	b.n	8008efe <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	627b      	str	r3, [r7, #36]	; 0x24
 8008d40:	e002      	b.n	8008d48 <dir_register+0x2c>
 8008d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d44:	3301      	adds	r3, #1
 8008d46:	627b      	str	r3, [r7, #36]	; 0x24
 8008d48:	69fb      	ldr	r3, [r7, #28]
 8008d4a:	691a      	ldr	r2, [r3, #16]
 8008d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4e:	005b      	lsls	r3, r3, #1
 8008d50:	4413      	add	r3, r2
 8008d52:	881b      	ldrh	r3, [r3, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1f4      	bne.n	8008d42 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8008d5e:	f107 030c 	add.w	r3, r7, #12
 8008d62:	220c      	movs	r2, #12
 8008d64:	4618      	mov	r0, r3
 8008d66:	f7fe fd9b 	bl	80078a0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008d6a:	7dfb      	ldrb	r3, [r7, #23]
 8008d6c:	f003 0301 	and.w	r3, r3, #1
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d032      	beq.n	8008dda <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2240      	movs	r2, #64	; 0x40
 8008d78:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d80:	e016      	b.n	8008db0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	691a      	ldr	r2, [r3, #16]
 8008d8c:	f107 010c 	add.w	r1, r7, #12
 8008d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d92:	f7ff fe53 	bl	8008a3c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f7ff feff 	bl	8008b9a <dir_find>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008da2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d106      	bne.n	8008db8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8008daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dac:	3301      	adds	r3, #1
 8008dae:	62bb      	str	r3, [r7, #40]	; 0x28
 8008db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db2:	2b63      	cmp	r3, #99	; 0x63
 8008db4:	d9e5      	bls.n	8008d82 <dir_register+0x66>
 8008db6:	e000      	b.n	8008dba <dir_register+0x9e>
			if (res != FR_OK) break;
 8008db8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8008dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dbc:	2b64      	cmp	r3, #100	; 0x64
 8008dbe:	d101      	bne.n	8008dc4 <dir_register+0xa8>
 8008dc0:	2307      	movs	r3, #7
 8008dc2:	e09c      	b.n	8008efe <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008dc4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008dc8:	2b04      	cmp	r3, #4
 8008dca:	d002      	beq.n	8008dd2 <dir_register+0xb6>
 8008dcc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008dd0:	e095      	b.n	8008efe <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8008dd2:	7dfa      	ldrb	r2, [r7, #23]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8008dda:	7dfb      	ldrb	r3, [r7, #23]
 8008ddc:	f003 0302 	and.w	r3, r3, #2
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d007      	beq.n	8008df4 <dir_register+0xd8>
 8008de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de6:	330c      	adds	r3, #12
 8008de8:	4a47      	ldr	r2, [pc, #284]	; (8008f08 <dir_register+0x1ec>)
 8008dea:	fba2 2303 	umull	r2, r3, r2, r3
 8008dee:	089b      	lsrs	r3, r3, #2
 8008df0:	3301      	adds	r3, #1
 8008df2:	e000      	b.n	8008df6 <dir_register+0xda>
 8008df4:	2301      	movs	r3, #1
 8008df6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008df8:	6a39      	ldr	r1, [r7, #32]
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f7ff fcbf 	bl	800877e <dir_alloc>
 8008e00:	4603      	mov	r3, r0
 8008e02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008e06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d148      	bne.n	8008ea0 <dir_register+0x184>
 8008e0e:	6a3b      	ldr	r3, [r7, #32]
 8008e10:	3b01      	subs	r3, #1
 8008e12:	623b      	str	r3, [r7, #32]
 8008e14:	6a3b      	ldr	r3, [r7, #32]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d042      	beq.n	8008ea0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	695a      	ldr	r2, [r3, #20]
 8008e1e:	6a3b      	ldr	r3, [r7, #32]
 8008e20:	015b      	lsls	r3, r3, #5
 8008e22:	1ad3      	subs	r3, r2, r3
 8008e24:	4619      	mov	r1, r3
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f7ff fb4a 	bl	80084c0 <dir_sdi>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008e32:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d132      	bne.n	8008ea0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	3324      	adds	r3, #36	; 0x24
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7ff fe8a 	bl	8008b58 <sum_sfn>
 8008e44:	4603      	mov	r3, r0
 8008e46:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	69db      	ldr	r3, [r3, #28]
 8008e4c:	4619      	mov	r1, r3
 8008e4e:	69f8      	ldr	r0, [r7, #28]
 8008e50:	f7fe ff54 	bl	8007cfc <move_window>
 8008e54:	4603      	mov	r3, r0
 8008e56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8008e5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d11d      	bne.n	8008e9e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	6918      	ldr	r0, [r3, #16]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a19      	ldr	r1, [r3, #32]
 8008e6a:	6a3b      	ldr	r3, [r7, #32]
 8008e6c:	b2da      	uxtb	r2, r3
 8008e6e:	7efb      	ldrb	r3, [r7, #27]
 8008e70:	f7ff fd7c 	bl	800896c <put_lfn>
				fs->wflag = 1;
 8008e74:	69fb      	ldr	r3, [r7, #28]
 8008e76:	2201      	movs	r2, #1
 8008e78:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8008e7a:	2100      	movs	r1, #0
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f7ff fba8 	bl	80085d2 <dir_next>
 8008e82:	4603      	mov	r3, r0
 8008e84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8008e88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d107      	bne.n	8008ea0 <dir_register+0x184>
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	3b01      	subs	r3, #1
 8008e94:	623b      	str	r3, [r7, #32]
 8008e96:	6a3b      	ldr	r3, [r7, #32]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d1d5      	bne.n	8008e48 <dir_register+0x12c>
 8008e9c:	e000      	b.n	8008ea0 <dir_register+0x184>
				if (res != FR_OK) break;
 8008e9e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008ea0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d128      	bne.n	8008efa <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	69db      	ldr	r3, [r3, #28]
 8008eac:	4619      	mov	r1, r3
 8008eae:	69f8      	ldr	r0, [r7, #28]
 8008eb0:	f7fe ff24 	bl	8007cfc <move_window>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008eba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d11b      	bne.n	8008efa <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a1b      	ldr	r3, [r3, #32]
 8008ec6:	2220      	movs	r2, #32
 8008ec8:	2100      	movs	r1, #0
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7fe fd09 	bl	80078e2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a18      	ldr	r0, [r3, #32]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	3324      	adds	r3, #36	; 0x24
 8008ed8:	220b      	movs	r2, #11
 8008eda:	4619      	mov	r1, r3
 8008edc:	f7fe fce0 	bl	80078a0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a1b      	ldr	r3, [r3, #32]
 8008eea:	330c      	adds	r3, #12
 8008eec:	f002 0218 	and.w	r2, r2, #24
 8008ef0:	b2d2      	uxtb	r2, r2
 8008ef2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008ef4:	69fb      	ldr	r3, [r7, #28]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008efa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3730      	adds	r7, #48	; 0x30
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
 8008f06:	bf00      	nop
 8008f08:	4ec4ec4f 	.word	0x4ec4ec4f

08008f0c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b08a      	sub	sp, #40	; 0x28
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	613b      	str	r3, [r7, #16]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	691b      	ldr	r3, [r3, #16]
 8008f22:	60fb      	str	r3, [r7, #12]
 8008f24:	2300      	movs	r3, #0
 8008f26:	617b      	str	r3, [r7, #20]
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008f2c:	69bb      	ldr	r3, [r7, #24]
 8008f2e:	1c5a      	adds	r2, r3, #1
 8008f30:	61ba      	str	r2, [r7, #24]
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	4413      	add	r3, r2
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8008f3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f3c:	2b1f      	cmp	r3, #31
 8008f3e:	d940      	bls.n	8008fc2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008f40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f42:	2b2f      	cmp	r3, #47	; 0x2f
 8008f44:	d006      	beq.n	8008f54 <create_name+0x48>
 8008f46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f48:	2b5c      	cmp	r3, #92	; 0x5c
 8008f4a:	d110      	bne.n	8008f6e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008f4c:	e002      	b.n	8008f54 <create_name+0x48>
 8008f4e:	69bb      	ldr	r3, [r7, #24]
 8008f50:	3301      	adds	r3, #1
 8008f52:	61bb      	str	r3, [r7, #24]
 8008f54:	693a      	ldr	r2, [r7, #16]
 8008f56:	69bb      	ldr	r3, [r7, #24]
 8008f58:	4413      	add	r3, r2
 8008f5a:	781b      	ldrb	r3, [r3, #0]
 8008f5c:	2b2f      	cmp	r3, #47	; 0x2f
 8008f5e:	d0f6      	beq.n	8008f4e <create_name+0x42>
 8008f60:	693a      	ldr	r2, [r7, #16]
 8008f62:	69bb      	ldr	r3, [r7, #24]
 8008f64:	4413      	add	r3, r2
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	2b5c      	cmp	r3, #92	; 0x5c
 8008f6a:	d0f0      	beq.n	8008f4e <create_name+0x42>
			break;
 8008f6c:	e02a      	b.n	8008fc4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	2b1d      	cmp	r3, #29
 8008f72:	d901      	bls.n	8008f78 <create_name+0x6c>
 8008f74:	2306      	movs	r3, #6
 8008f76:	e17d      	b.n	8009274 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008f78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f7a:	b2db      	uxtb	r3, r3
 8008f7c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008f7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f80:	2101      	movs	r1, #1
 8008f82:	4618      	mov	r0, r3
 8008f84:	f001 fa36 	bl	800a3f4 <ff_convert>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008f8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d101      	bne.n	8008f96 <create_name+0x8a>
 8008f92:	2306      	movs	r3, #6
 8008f94:	e16e      	b.n	8009274 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8008f96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f98:	2b7f      	cmp	r3, #127	; 0x7f
 8008f9a:	d809      	bhi.n	8008fb0 <create_name+0xa4>
 8008f9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	488d      	ldr	r0, [pc, #564]	; (80091d8 <create_name+0x2cc>)
 8008fa2:	f7fe fce0 	bl	8007966 <chk_chr>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d001      	beq.n	8008fb0 <create_name+0xa4>
 8008fac:	2306      	movs	r3, #6
 8008fae:	e161      	b.n	8009274 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8008fb0:	697b      	ldr	r3, [r7, #20]
 8008fb2:	1c5a      	adds	r2, r3, #1
 8008fb4:	617a      	str	r2, [r7, #20]
 8008fb6:	005b      	lsls	r3, r3, #1
 8008fb8:	68fa      	ldr	r2, [r7, #12]
 8008fba:	4413      	add	r3, r2
 8008fbc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008fbe:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008fc0:	e7b4      	b.n	8008f2c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8008fc2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008fc4:	693a      	ldr	r2, [r7, #16]
 8008fc6:	69bb      	ldr	r3, [r7, #24]
 8008fc8:	441a      	add	r2, r3
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008fce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008fd0:	2b1f      	cmp	r3, #31
 8008fd2:	d801      	bhi.n	8008fd8 <create_name+0xcc>
 8008fd4:	2304      	movs	r3, #4
 8008fd6:	e000      	b.n	8008fda <create_name+0xce>
 8008fd8:	2300      	movs	r3, #0
 8008fda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008fde:	e011      	b.n	8009004 <create_name+0xf8>
		w = lfn[di - 1];
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008fe6:	3b01      	subs	r3, #1
 8008fe8:	005b      	lsls	r3, r3, #1
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	4413      	add	r3, r2
 8008fee:	881b      	ldrh	r3, [r3, #0]
 8008ff0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8008ff2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ff4:	2b20      	cmp	r3, #32
 8008ff6:	d002      	beq.n	8008ffe <create_name+0xf2>
 8008ff8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ffa:	2b2e      	cmp	r3, #46	; 0x2e
 8008ffc:	d106      	bne.n	800900c <create_name+0x100>
		di--;
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	3b01      	subs	r3, #1
 8009002:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d1ea      	bne.n	8008fe0 <create_name+0xd4>
 800900a:	e000      	b.n	800900e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800900c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	005b      	lsls	r3, r3, #1
 8009012:	68fa      	ldr	r2, [r7, #12]
 8009014:	4413      	add	r3, r2
 8009016:	2200      	movs	r2, #0
 8009018:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d101      	bne.n	8009024 <create_name+0x118>
 8009020:	2306      	movs	r3, #6
 8009022:	e127      	b.n	8009274 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	3324      	adds	r3, #36	; 0x24
 8009028:	220b      	movs	r2, #11
 800902a:	2120      	movs	r1, #32
 800902c:	4618      	mov	r0, r3
 800902e:	f7fe fc58 	bl	80078e2 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009032:	2300      	movs	r3, #0
 8009034:	61bb      	str	r3, [r7, #24]
 8009036:	e002      	b.n	800903e <create_name+0x132>
 8009038:	69bb      	ldr	r3, [r7, #24]
 800903a:	3301      	adds	r3, #1
 800903c:	61bb      	str	r3, [r7, #24]
 800903e:	69bb      	ldr	r3, [r7, #24]
 8009040:	005b      	lsls	r3, r3, #1
 8009042:	68fa      	ldr	r2, [r7, #12]
 8009044:	4413      	add	r3, r2
 8009046:	881b      	ldrh	r3, [r3, #0]
 8009048:	2b20      	cmp	r3, #32
 800904a:	d0f5      	beq.n	8009038 <create_name+0x12c>
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	005b      	lsls	r3, r3, #1
 8009050:	68fa      	ldr	r2, [r7, #12]
 8009052:	4413      	add	r3, r2
 8009054:	881b      	ldrh	r3, [r3, #0]
 8009056:	2b2e      	cmp	r3, #46	; 0x2e
 8009058:	d0ee      	beq.n	8009038 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d009      	beq.n	8009074 <create_name+0x168>
 8009060:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009064:	f043 0303 	orr.w	r3, r3, #3
 8009068:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800906c:	e002      	b.n	8009074 <create_name+0x168>
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	3b01      	subs	r3, #1
 8009072:	617b      	str	r3, [r7, #20]
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d009      	beq.n	800908e <create_name+0x182>
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009080:	3b01      	subs	r3, #1
 8009082:	005b      	lsls	r3, r3, #1
 8009084:	68fa      	ldr	r2, [r7, #12]
 8009086:	4413      	add	r3, r2
 8009088:	881b      	ldrh	r3, [r3, #0]
 800908a:	2b2e      	cmp	r3, #46	; 0x2e
 800908c:	d1ef      	bne.n	800906e <create_name+0x162>

	i = b = 0; ni = 8;
 800908e:	2300      	movs	r3, #0
 8009090:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009094:	2300      	movs	r3, #0
 8009096:	623b      	str	r3, [r7, #32]
 8009098:	2308      	movs	r3, #8
 800909a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800909c:	69bb      	ldr	r3, [r7, #24]
 800909e:	1c5a      	adds	r2, r3, #1
 80090a0:	61ba      	str	r2, [r7, #24]
 80090a2:	005b      	lsls	r3, r3, #1
 80090a4:	68fa      	ldr	r2, [r7, #12]
 80090a6:	4413      	add	r3, r2
 80090a8:	881b      	ldrh	r3, [r3, #0]
 80090aa:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80090ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	f000 8090 	beq.w	80091d4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80090b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090b6:	2b20      	cmp	r3, #32
 80090b8:	d006      	beq.n	80090c8 <create_name+0x1bc>
 80090ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090bc:	2b2e      	cmp	r3, #46	; 0x2e
 80090be:	d10a      	bne.n	80090d6 <create_name+0x1ca>
 80090c0:	69ba      	ldr	r2, [r7, #24]
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d006      	beq.n	80090d6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80090c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090cc:	f043 0303 	orr.w	r3, r3, #3
 80090d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80090d4:	e07d      	b.n	80091d2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80090d6:	6a3a      	ldr	r2, [r7, #32]
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	429a      	cmp	r2, r3
 80090dc:	d203      	bcs.n	80090e6 <create_name+0x1da>
 80090de:	69ba      	ldr	r2, [r7, #24]
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d123      	bne.n	800912e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80090e6:	69fb      	ldr	r3, [r7, #28]
 80090e8:	2b0b      	cmp	r3, #11
 80090ea:	d106      	bne.n	80090fa <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80090ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090f0:	f043 0303 	orr.w	r3, r3, #3
 80090f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80090f8:	e075      	b.n	80091e6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80090fa:	69ba      	ldr	r2, [r7, #24]
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	429a      	cmp	r2, r3
 8009100:	d005      	beq.n	800910e <create_name+0x202>
 8009102:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009106:	f043 0303 	orr.w	r3, r3, #3
 800910a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800910e:	69ba      	ldr	r2, [r7, #24]
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	429a      	cmp	r2, r3
 8009114:	d866      	bhi.n	80091e4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	61bb      	str	r3, [r7, #24]
 800911a:	2308      	movs	r3, #8
 800911c:	623b      	str	r3, [r7, #32]
 800911e:	230b      	movs	r3, #11
 8009120:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009122:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800912c:	e051      	b.n	80091d2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800912e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009130:	2b7f      	cmp	r3, #127	; 0x7f
 8009132:	d914      	bls.n	800915e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009134:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009136:	2100      	movs	r1, #0
 8009138:	4618      	mov	r0, r3
 800913a:	f001 f95b 	bl	800a3f4 <ff_convert>
 800913e:	4603      	mov	r3, r0
 8009140:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009142:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009144:	2b00      	cmp	r3, #0
 8009146:	d004      	beq.n	8009152 <create_name+0x246>
 8009148:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800914a:	3b80      	subs	r3, #128	; 0x80
 800914c:	4a23      	ldr	r2, [pc, #140]	; (80091dc <create_name+0x2d0>)
 800914e:	5cd3      	ldrb	r3, [r2, r3]
 8009150:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009152:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009156:	f043 0302 	orr.w	r3, r3, #2
 800915a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800915e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009160:	2b00      	cmp	r3, #0
 8009162:	d007      	beq.n	8009174 <create_name+0x268>
 8009164:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009166:	4619      	mov	r1, r3
 8009168:	481d      	ldr	r0, [pc, #116]	; (80091e0 <create_name+0x2d4>)
 800916a:	f7fe fbfc 	bl	8007966 <chk_chr>
 800916e:	4603      	mov	r3, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	d008      	beq.n	8009186 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009174:	235f      	movs	r3, #95	; 0x5f
 8009176:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009178:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800917c:	f043 0303 	orr.w	r3, r3, #3
 8009180:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009184:	e01b      	b.n	80091be <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009186:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009188:	2b40      	cmp	r3, #64	; 0x40
 800918a:	d909      	bls.n	80091a0 <create_name+0x294>
 800918c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800918e:	2b5a      	cmp	r3, #90	; 0x5a
 8009190:	d806      	bhi.n	80091a0 <create_name+0x294>
					b |= 2;
 8009192:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009196:	f043 0302 	orr.w	r3, r3, #2
 800919a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800919e:	e00e      	b.n	80091be <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80091a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091a2:	2b60      	cmp	r3, #96	; 0x60
 80091a4:	d90b      	bls.n	80091be <create_name+0x2b2>
 80091a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091a8:	2b7a      	cmp	r3, #122	; 0x7a
 80091aa:	d808      	bhi.n	80091be <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80091ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80091b0:	f043 0301 	orr.w	r3, r3, #1
 80091b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80091b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091ba:	3b20      	subs	r3, #32
 80091bc:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80091be:	6a3b      	ldr	r3, [r7, #32]
 80091c0:	1c5a      	adds	r2, r3, #1
 80091c2:	623a      	str	r2, [r7, #32]
 80091c4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80091c6:	b2d1      	uxtb	r1, r2
 80091c8:	687a      	ldr	r2, [r7, #4]
 80091ca:	4413      	add	r3, r2
 80091cc:	460a      	mov	r2, r1
 80091ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 80091d2:	e763      	b.n	800909c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80091d4:	bf00      	nop
 80091d6:	e006      	b.n	80091e6 <create_name+0x2da>
 80091d8:	080132d8 	.word	0x080132d8
 80091dc:	0801348c 	.word	0x0801348c
 80091e0:	080132e4 	.word	0x080132e4
			if (si > di) break;			/* No extension */
 80091e4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80091ec:	2be5      	cmp	r3, #229	; 0xe5
 80091ee:	d103      	bne.n	80091f8 <create_name+0x2ec>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2205      	movs	r2, #5
 80091f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 80091f8:	69fb      	ldr	r3, [r7, #28]
 80091fa:	2b08      	cmp	r3, #8
 80091fc:	d104      	bne.n	8009208 <create_name+0x2fc>
 80091fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009208:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800920c:	f003 030c 	and.w	r3, r3, #12
 8009210:	2b0c      	cmp	r3, #12
 8009212:	d005      	beq.n	8009220 <create_name+0x314>
 8009214:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009218:	f003 0303 	and.w	r3, r3, #3
 800921c:	2b03      	cmp	r3, #3
 800921e:	d105      	bne.n	800922c <create_name+0x320>
 8009220:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009224:	f043 0302 	orr.w	r3, r3, #2
 8009228:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800922c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009230:	f003 0302 	and.w	r3, r3, #2
 8009234:	2b00      	cmp	r3, #0
 8009236:	d117      	bne.n	8009268 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009238:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800923c:	f003 0303 	and.w	r3, r3, #3
 8009240:	2b01      	cmp	r3, #1
 8009242:	d105      	bne.n	8009250 <create_name+0x344>
 8009244:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009248:	f043 0310 	orr.w	r3, r3, #16
 800924c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009250:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009254:	f003 030c 	and.w	r3, r3, #12
 8009258:	2b04      	cmp	r3, #4
 800925a:	d105      	bne.n	8009268 <create_name+0x35c>
 800925c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009260:	f043 0308 	orr.w	r3, r3, #8
 8009264:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800926e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8009272:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8009274:	4618      	mov	r0, r3
 8009276:	3728      	adds	r7, #40	; 0x28
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}

0800927c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b086      	sub	sp, #24
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009290:	e002      	b.n	8009298 <follow_path+0x1c>
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	3301      	adds	r3, #1
 8009296:	603b      	str	r3, [r7, #0]
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	2b2f      	cmp	r3, #47	; 0x2f
 800929e:	d0f8      	beq.n	8009292 <follow_path+0x16>
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	781b      	ldrb	r3, [r3, #0]
 80092a4:	2b5c      	cmp	r3, #92	; 0x5c
 80092a6:	d0f4      	beq.n	8009292 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	2200      	movs	r2, #0
 80092ac:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	2b1f      	cmp	r3, #31
 80092b4:	d80a      	bhi.n	80092cc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2280      	movs	r2, #128	; 0x80
 80092ba:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80092be:	2100      	movs	r1, #0
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f7ff f8fd 	bl	80084c0 <dir_sdi>
 80092c6:	4603      	mov	r3, r0
 80092c8:	75fb      	strb	r3, [r7, #23]
 80092ca:	e048      	b.n	800935e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80092cc:	463b      	mov	r3, r7
 80092ce:	4619      	mov	r1, r3
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f7ff fe1b 	bl	8008f0c <create_name>
 80092d6:	4603      	mov	r3, r0
 80092d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80092da:	7dfb      	ldrb	r3, [r7, #23]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d139      	bne.n	8009354 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f7ff fc5a 	bl	8008b9a <dir_find>
 80092e6:	4603      	mov	r3, r0
 80092e8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80092f0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80092f2:	7dfb      	ldrb	r3, [r7, #23]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d00a      	beq.n	800930e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80092f8:	7dfb      	ldrb	r3, [r7, #23]
 80092fa:	2b04      	cmp	r3, #4
 80092fc:	d12c      	bne.n	8009358 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80092fe:	7afb      	ldrb	r3, [r7, #11]
 8009300:	f003 0304 	and.w	r3, r3, #4
 8009304:	2b00      	cmp	r3, #0
 8009306:	d127      	bne.n	8009358 <follow_path+0xdc>
 8009308:	2305      	movs	r3, #5
 800930a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800930c:	e024      	b.n	8009358 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800930e:	7afb      	ldrb	r3, [r7, #11]
 8009310:	f003 0304 	and.w	r3, r3, #4
 8009314:	2b00      	cmp	r3, #0
 8009316:	d121      	bne.n	800935c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	799b      	ldrb	r3, [r3, #6]
 800931c:	f003 0310 	and.w	r3, r3, #16
 8009320:	2b00      	cmp	r3, #0
 8009322:	d102      	bne.n	800932a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009324:	2305      	movs	r3, #5
 8009326:	75fb      	strb	r3, [r7, #23]
 8009328:	e019      	b.n	800935e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	695b      	ldr	r3, [r3, #20]
 8009334:	68fa      	ldr	r2, [r7, #12]
 8009336:	8992      	ldrh	r2, [r2, #12]
 8009338:	fbb3 f0f2 	udiv	r0, r3, r2
 800933c:	fb00 f202 	mul.w	r2, r0, r2
 8009340:	1a9b      	subs	r3, r3, r2
 8009342:	440b      	add	r3, r1
 8009344:	4619      	mov	r1, r3
 8009346:	68f8      	ldr	r0, [r7, #12]
 8009348:	f7ff fa60 	bl	800880c <ld_clust>
 800934c:	4602      	mov	r2, r0
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009352:	e7bb      	b.n	80092cc <follow_path+0x50>
			if (res != FR_OK) break;
 8009354:	bf00      	nop
 8009356:	e002      	b.n	800935e <follow_path+0xe2>
				break;
 8009358:	bf00      	nop
 800935a:	e000      	b.n	800935e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800935c:	bf00      	nop
			}
		}
	}

	return res;
 800935e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009360:	4618      	mov	r0, r3
 8009362:	3718      	adds	r7, #24
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009368:	b480      	push	{r7}
 800936a:	b087      	sub	sp, #28
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009370:	f04f 33ff 	mov.w	r3, #4294967295
 8009374:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d031      	beq.n	80093e2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	617b      	str	r3, [r7, #20]
 8009384:	e002      	b.n	800938c <get_ldnumber+0x24>
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	3301      	adds	r3, #1
 800938a:	617b      	str	r3, [r7, #20]
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	781b      	ldrb	r3, [r3, #0]
 8009390:	2b1f      	cmp	r3, #31
 8009392:	d903      	bls.n	800939c <get_ldnumber+0x34>
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	781b      	ldrb	r3, [r3, #0]
 8009398:	2b3a      	cmp	r3, #58	; 0x3a
 800939a:	d1f4      	bne.n	8009386 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	2b3a      	cmp	r3, #58	; 0x3a
 80093a2:	d11c      	bne.n	80093de <get_ldnumber+0x76>
			tp = *path;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	1c5a      	adds	r2, r3, #1
 80093ae:	60fa      	str	r2, [r7, #12]
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	3b30      	subs	r3, #48	; 0x30
 80093b4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	2b09      	cmp	r3, #9
 80093ba:	d80e      	bhi.n	80093da <get_ldnumber+0x72>
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d10a      	bne.n	80093da <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d107      	bne.n	80093da <get_ldnumber+0x72>
					vol = (int)i;
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	3301      	adds	r3, #1
 80093d2:	617b      	str	r3, [r7, #20]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	697a      	ldr	r2, [r7, #20]
 80093d8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	e002      	b.n	80093e4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80093de:	2300      	movs	r3, #0
 80093e0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80093e2:	693b      	ldr	r3, [r7, #16]
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	371c      	adds	r7, #28
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr

080093f0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b082      	sub	sp, #8
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2200      	movs	r2, #0
 80093fe:	70da      	strb	r2, [r3, #3]
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f04f 32ff 	mov.w	r2, #4294967295
 8009406:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009408:	6839      	ldr	r1, [r7, #0]
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f7fe fc76 	bl	8007cfc <move_window>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <check_fs+0x2a>
 8009416:	2304      	movs	r3, #4
 8009418:	e038      	b.n	800948c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	3338      	adds	r3, #56	; 0x38
 800941e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009422:	4618      	mov	r0, r3
 8009424:	f7fe f9ba 	bl	800779c <ld_word>
 8009428:	4603      	mov	r3, r0
 800942a:	461a      	mov	r2, r3
 800942c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009430:	429a      	cmp	r2, r3
 8009432:	d001      	beq.n	8009438 <check_fs+0x48>
 8009434:	2303      	movs	r3, #3
 8009436:	e029      	b.n	800948c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800943e:	2be9      	cmp	r3, #233	; 0xe9
 8009440:	d009      	beq.n	8009456 <check_fs+0x66>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009448:	2beb      	cmp	r3, #235	; 0xeb
 800944a:	d11e      	bne.n	800948a <check_fs+0x9a>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009452:	2b90      	cmp	r3, #144	; 0x90
 8009454:	d119      	bne.n	800948a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	3338      	adds	r3, #56	; 0x38
 800945a:	3336      	adds	r3, #54	; 0x36
 800945c:	4618      	mov	r0, r3
 800945e:	f7fe f9b5 	bl	80077cc <ld_dword>
 8009462:	4603      	mov	r3, r0
 8009464:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009468:	4a0a      	ldr	r2, [pc, #40]	; (8009494 <check_fs+0xa4>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d101      	bne.n	8009472 <check_fs+0x82>
 800946e:	2300      	movs	r3, #0
 8009470:	e00c      	b.n	800948c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	3338      	adds	r3, #56	; 0x38
 8009476:	3352      	adds	r3, #82	; 0x52
 8009478:	4618      	mov	r0, r3
 800947a:	f7fe f9a7 	bl	80077cc <ld_dword>
 800947e:	4603      	mov	r3, r0
 8009480:	4a05      	ldr	r2, [pc, #20]	; (8009498 <check_fs+0xa8>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d101      	bne.n	800948a <check_fs+0x9a>
 8009486:	2300      	movs	r3, #0
 8009488:	e000      	b.n	800948c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800948a:	2302      	movs	r3, #2
}
 800948c:	4618      	mov	r0, r3
 800948e:	3708      	adds	r7, #8
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	00544146 	.word	0x00544146
 8009498:	33544146 	.word	0x33544146

0800949c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b096      	sub	sp, #88	; 0x58
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	60f8      	str	r0, [r7, #12]
 80094a4:	60b9      	str	r1, [r7, #8]
 80094a6:	4613      	mov	r3, r2
 80094a8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	2200      	movs	r2, #0
 80094ae:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80094b0:	68f8      	ldr	r0, [r7, #12]
 80094b2:	f7ff ff59 	bl	8009368 <get_ldnumber>
 80094b6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80094b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	da01      	bge.n	80094c2 <find_volume+0x26>
 80094be:	230b      	movs	r3, #11
 80094c0:	e265      	b.n	800998e <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80094c2:	4a9f      	ldr	r2, [pc, #636]	; (8009740 <find_volume+0x2a4>)
 80094c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094ca:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80094cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d101      	bne.n	80094d6 <find_volume+0x3a>
 80094d2:	230c      	movs	r3, #12
 80094d4:	e25b      	b.n	800998e <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80094da:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80094dc:	79fb      	ldrb	r3, [r7, #7]
 80094de:	f023 0301 	bic.w	r3, r3, #1
 80094e2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80094e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e6:	781b      	ldrb	r3, [r3, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d01a      	beq.n	8009522 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80094ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ee:	785b      	ldrb	r3, [r3, #1]
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fe f8b5 	bl	8007660 <disk_status>
 80094f6:	4603      	mov	r3, r0
 80094f8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80094fc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009500:	f003 0301 	and.w	r3, r3, #1
 8009504:	2b00      	cmp	r3, #0
 8009506:	d10c      	bne.n	8009522 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009508:	79fb      	ldrb	r3, [r7, #7]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d007      	beq.n	800951e <find_volume+0x82>
 800950e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009512:	f003 0304 	and.w	r3, r3, #4
 8009516:	2b00      	cmp	r3, #0
 8009518:	d001      	beq.n	800951e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800951a:	230a      	movs	r3, #10
 800951c:	e237      	b.n	800998e <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800951e:	2300      	movs	r3, #0
 8009520:	e235      	b.n	800998e <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009524:	2200      	movs	r2, #0
 8009526:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800952a:	b2da      	uxtb	r2, r3
 800952c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009532:	785b      	ldrb	r3, [r3, #1]
 8009534:	4618      	mov	r0, r3
 8009536:	f7fe f8ad 	bl	8007694 <disk_initialize>
 800953a:	4603      	mov	r3, r0
 800953c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009540:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009544:	f003 0301 	and.w	r3, r3, #1
 8009548:	2b00      	cmp	r3, #0
 800954a:	d001      	beq.n	8009550 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800954c:	2303      	movs	r3, #3
 800954e:	e21e      	b.n	800998e <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009550:	79fb      	ldrb	r3, [r7, #7]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d007      	beq.n	8009566 <find_volume+0xca>
 8009556:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800955a:	f003 0304 	and.w	r3, r3, #4
 800955e:	2b00      	cmp	r3, #0
 8009560:	d001      	beq.n	8009566 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009562:	230a      	movs	r3, #10
 8009564:	e213      	b.n	800998e <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8009566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009568:	7858      	ldrb	r0, [r3, #1]
 800956a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800956c:	330c      	adds	r3, #12
 800956e:	461a      	mov	r2, r3
 8009570:	2102      	movs	r1, #2
 8009572:	f7fe f8f5 	bl	8007760 <disk_ioctl>
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	d001      	beq.n	8009580 <find_volume+0xe4>
 800957c:	2301      	movs	r3, #1
 800957e:	e206      	b.n	800998e <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8009580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009582:	899b      	ldrh	r3, [r3, #12]
 8009584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009588:	d80d      	bhi.n	80095a6 <find_volume+0x10a>
 800958a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800958c:	899b      	ldrh	r3, [r3, #12]
 800958e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009592:	d308      	bcc.n	80095a6 <find_volume+0x10a>
 8009594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009596:	899b      	ldrh	r3, [r3, #12]
 8009598:	461a      	mov	r2, r3
 800959a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800959c:	899b      	ldrh	r3, [r3, #12]
 800959e:	3b01      	subs	r3, #1
 80095a0:	4013      	ands	r3, r2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d001      	beq.n	80095aa <find_volume+0x10e>
 80095a6:	2301      	movs	r3, #1
 80095a8:	e1f1      	b.n	800998e <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80095aa:	2300      	movs	r3, #0
 80095ac:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80095ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80095b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80095b2:	f7ff ff1d 	bl	80093f0 <check_fs>
 80095b6:	4603      	mov	r3, r0
 80095b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80095bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80095c0:	2b02      	cmp	r3, #2
 80095c2:	d149      	bne.n	8009658 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80095c4:	2300      	movs	r3, #0
 80095c6:	643b      	str	r3, [r7, #64]	; 0x40
 80095c8:	e01e      	b.n	8009608 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80095ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095cc:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80095d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095d2:	011b      	lsls	r3, r3, #4
 80095d4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80095d8:	4413      	add	r3, r2
 80095da:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80095dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095de:	3304      	adds	r3, #4
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d006      	beq.n	80095f4 <find_volume+0x158>
 80095e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e8:	3308      	adds	r3, #8
 80095ea:	4618      	mov	r0, r3
 80095ec:	f7fe f8ee 	bl	80077cc <ld_dword>
 80095f0:	4602      	mov	r2, r0
 80095f2:	e000      	b.n	80095f6 <find_volume+0x15a>
 80095f4:	2200      	movs	r2, #0
 80095f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095f8:	009b      	lsls	r3, r3, #2
 80095fa:	3358      	adds	r3, #88	; 0x58
 80095fc:	443b      	add	r3, r7
 80095fe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009602:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009604:	3301      	adds	r3, #1
 8009606:	643b      	str	r3, [r7, #64]	; 0x40
 8009608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800960a:	2b03      	cmp	r3, #3
 800960c:	d9dd      	bls.n	80095ca <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800960e:	2300      	movs	r3, #0
 8009610:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009612:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009614:	2b00      	cmp	r3, #0
 8009616:	d002      	beq.n	800961e <find_volume+0x182>
 8009618:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800961a:	3b01      	subs	r3, #1
 800961c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800961e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	3358      	adds	r3, #88	; 0x58
 8009624:	443b      	add	r3, r7
 8009626:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800962a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800962c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800962e:	2b00      	cmp	r3, #0
 8009630:	d005      	beq.n	800963e <find_volume+0x1a2>
 8009632:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009634:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009636:	f7ff fedb 	bl	80093f0 <check_fs>
 800963a:	4603      	mov	r3, r0
 800963c:	e000      	b.n	8009640 <find_volume+0x1a4>
 800963e:	2303      	movs	r3, #3
 8009640:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009644:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009648:	2b01      	cmp	r3, #1
 800964a:	d905      	bls.n	8009658 <find_volume+0x1bc>
 800964c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800964e:	3301      	adds	r3, #1
 8009650:	643b      	str	r3, [r7, #64]	; 0x40
 8009652:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009654:	2b03      	cmp	r3, #3
 8009656:	d9e2      	bls.n	800961e <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009658:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800965c:	2b04      	cmp	r3, #4
 800965e:	d101      	bne.n	8009664 <find_volume+0x1c8>
 8009660:	2301      	movs	r3, #1
 8009662:	e194      	b.n	800998e <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009664:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009668:	2b01      	cmp	r3, #1
 800966a:	d901      	bls.n	8009670 <find_volume+0x1d4>
 800966c:	230d      	movs	r3, #13
 800966e:	e18e      	b.n	800998e <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009672:	3338      	adds	r3, #56	; 0x38
 8009674:	330b      	adds	r3, #11
 8009676:	4618      	mov	r0, r3
 8009678:	f7fe f890 	bl	800779c <ld_word>
 800967c:	4603      	mov	r3, r0
 800967e:	461a      	mov	r2, r3
 8009680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009682:	899b      	ldrh	r3, [r3, #12]
 8009684:	429a      	cmp	r2, r3
 8009686:	d001      	beq.n	800968c <find_volume+0x1f0>
 8009688:	230d      	movs	r3, #13
 800968a:	e180      	b.n	800998e <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800968c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800968e:	3338      	adds	r3, #56	; 0x38
 8009690:	3316      	adds	r3, #22
 8009692:	4618      	mov	r0, r3
 8009694:	f7fe f882 	bl	800779c <ld_word>
 8009698:	4603      	mov	r3, r0
 800969a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800969c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d106      	bne.n	80096b0 <find_volume+0x214>
 80096a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096a4:	3338      	adds	r3, #56	; 0x38
 80096a6:	3324      	adds	r3, #36	; 0x24
 80096a8:	4618      	mov	r0, r3
 80096aa:	f7fe f88f 	bl	80077cc <ld_dword>
 80096ae:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80096b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80096b4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80096b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b8:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80096bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096be:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80096c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c2:	789b      	ldrb	r3, [r3, #2]
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d005      	beq.n	80096d4 <find_volume+0x238>
 80096c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ca:	789b      	ldrb	r3, [r3, #2]
 80096cc:	2b02      	cmp	r3, #2
 80096ce:	d001      	beq.n	80096d4 <find_volume+0x238>
 80096d0:	230d      	movs	r3, #13
 80096d2:	e15c      	b.n	800998e <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80096d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d6:	789b      	ldrb	r3, [r3, #2]
 80096d8:	461a      	mov	r2, r3
 80096da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096dc:	fb02 f303 	mul.w	r3, r2, r3
 80096e0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80096e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80096e8:	b29a      	uxth	r2, r3
 80096ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ec:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80096ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f0:	895b      	ldrh	r3, [r3, #10]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d008      	beq.n	8009708 <find_volume+0x26c>
 80096f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f8:	895b      	ldrh	r3, [r3, #10]
 80096fa:	461a      	mov	r2, r3
 80096fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096fe:	895b      	ldrh	r3, [r3, #10]
 8009700:	3b01      	subs	r3, #1
 8009702:	4013      	ands	r3, r2
 8009704:	2b00      	cmp	r3, #0
 8009706:	d001      	beq.n	800970c <find_volume+0x270>
 8009708:	230d      	movs	r3, #13
 800970a:	e140      	b.n	800998e <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800970c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800970e:	3338      	adds	r3, #56	; 0x38
 8009710:	3311      	adds	r3, #17
 8009712:	4618      	mov	r0, r3
 8009714:	f7fe f842 	bl	800779c <ld_word>
 8009718:	4603      	mov	r3, r0
 800971a:	461a      	mov	r2, r3
 800971c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800971e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009722:	891b      	ldrh	r3, [r3, #8]
 8009724:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009726:	8992      	ldrh	r2, [r2, #12]
 8009728:	0952      	lsrs	r2, r2, #5
 800972a:	b292      	uxth	r2, r2
 800972c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009730:	fb01 f202 	mul.w	r2, r1, r2
 8009734:	1a9b      	subs	r3, r3, r2
 8009736:	b29b      	uxth	r3, r3
 8009738:	2b00      	cmp	r3, #0
 800973a:	d003      	beq.n	8009744 <find_volume+0x2a8>
 800973c:	230d      	movs	r3, #13
 800973e:	e126      	b.n	800998e <find_volume+0x4f2>
 8009740:	200003c4 	.word	0x200003c4

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009746:	3338      	adds	r3, #56	; 0x38
 8009748:	3313      	adds	r3, #19
 800974a:	4618      	mov	r0, r3
 800974c:	f7fe f826 	bl	800779c <ld_word>
 8009750:	4603      	mov	r3, r0
 8009752:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009756:	2b00      	cmp	r3, #0
 8009758:	d106      	bne.n	8009768 <find_volume+0x2cc>
 800975a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800975c:	3338      	adds	r3, #56	; 0x38
 800975e:	3320      	adds	r3, #32
 8009760:	4618      	mov	r0, r3
 8009762:	f7fe f833 	bl	80077cc <ld_dword>
 8009766:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800976a:	3338      	adds	r3, #56	; 0x38
 800976c:	330e      	adds	r3, #14
 800976e:	4618      	mov	r0, r3
 8009770:	f7fe f814 	bl	800779c <ld_word>
 8009774:	4603      	mov	r3, r0
 8009776:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009778:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800977a:	2b00      	cmp	r3, #0
 800977c:	d101      	bne.n	8009782 <find_volume+0x2e6>
 800977e:	230d      	movs	r3, #13
 8009780:	e105      	b.n	800998e <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009782:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009784:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009786:	4413      	add	r3, r2
 8009788:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800978a:	8911      	ldrh	r1, [r2, #8]
 800978c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800978e:	8992      	ldrh	r2, [r2, #12]
 8009790:	0952      	lsrs	r2, r2, #5
 8009792:	b292      	uxth	r2, r2
 8009794:	fbb1 f2f2 	udiv	r2, r1, r2
 8009798:	b292      	uxth	r2, r2
 800979a:	4413      	add	r3, r2
 800979c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800979e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d201      	bcs.n	80097aa <find_volume+0x30e>
 80097a6:	230d      	movs	r3, #13
 80097a8:	e0f1      	b.n	800998e <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80097aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ae:	1ad3      	subs	r3, r2, r3
 80097b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80097b2:	8952      	ldrh	r2, [r2, #10]
 80097b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80097b8:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80097ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d101      	bne.n	80097c4 <find_volume+0x328>
 80097c0:	230d      	movs	r3, #13
 80097c2:	e0e4      	b.n	800998e <find_volume+0x4f2>
		fmt = FS_FAT32;
 80097c4:	2303      	movs	r3, #3
 80097c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80097ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097cc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d802      	bhi.n	80097da <find_volume+0x33e>
 80097d4:	2302      	movs	r3, #2
 80097d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80097da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097dc:	f640 72f5 	movw	r2, #4085	; 0xff5
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d802      	bhi.n	80097ea <find_volume+0x34e>
 80097e4:	2301      	movs	r3, #1
 80097e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80097ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ec:	1c9a      	adds	r2, r3, #2
 80097ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097f0:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80097f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097f4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80097f6:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80097f8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80097fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097fc:	441a      	add	r2, r3
 80097fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009800:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8009802:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009806:	441a      	add	r2, r3
 8009808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800980a:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800980c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009810:	2b03      	cmp	r3, #3
 8009812:	d11e      	bne.n	8009852 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009816:	3338      	adds	r3, #56	; 0x38
 8009818:	332a      	adds	r3, #42	; 0x2a
 800981a:	4618      	mov	r0, r3
 800981c:	f7fd ffbe 	bl	800779c <ld_word>
 8009820:	4603      	mov	r3, r0
 8009822:	2b00      	cmp	r3, #0
 8009824:	d001      	beq.n	800982a <find_volume+0x38e>
 8009826:	230d      	movs	r3, #13
 8009828:	e0b1      	b.n	800998e <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800982a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800982c:	891b      	ldrh	r3, [r3, #8]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d001      	beq.n	8009836 <find_volume+0x39a>
 8009832:	230d      	movs	r3, #13
 8009834:	e0ab      	b.n	800998e <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009838:	3338      	adds	r3, #56	; 0x38
 800983a:	332c      	adds	r3, #44	; 0x2c
 800983c:	4618      	mov	r0, r3
 800983e:	f7fd ffc5 	bl	80077cc <ld_dword>
 8009842:	4602      	mov	r2, r0
 8009844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009846:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800984a:	69db      	ldr	r3, [r3, #28]
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	647b      	str	r3, [r7, #68]	; 0x44
 8009850:	e01f      	b.n	8009892 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009854:	891b      	ldrh	r3, [r3, #8]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d101      	bne.n	800985e <find_volume+0x3c2>
 800985a:	230d      	movs	r3, #13
 800985c:	e097      	b.n	800998e <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800985e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009860:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009864:	441a      	add	r2, r3
 8009866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009868:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800986a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800986e:	2b02      	cmp	r3, #2
 8009870:	d103      	bne.n	800987a <find_volume+0x3de>
 8009872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009874:	69db      	ldr	r3, [r3, #28]
 8009876:	005b      	lsls	r3, r3, #1
 8009878:	e00a      	b.n	8009890 <find_volume+0x3f4>
 800987a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800987c:	69da      	ldr	r2, [r3, #28]
 800987e:	4613      	mov	r3, r2
 8009880:	005b      	lsls	r3, r3, #1
 8009882:	4413      	add	r3, r2
 8009884:	085a      	lsrs	r2, r3, #1
 8009886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009888:	69db      	ldr	r3, [r3, #28]
 800988a:	f003 0301 	and.w	r3, r3, #1
 800988e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009890:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009894:	6a1a      	ldr	r2, [r3, #32]
 8009896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009898:	899b      	ldrh	r3, [r3, #12]
 800989a:	4619      	mov	r1, r3
 800989c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800989e:	440b      	add	r3, r1
 80098a0:	3b01      	subs	r3, #1
 80098a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80098a4:	8989      	ldrh	r1, [r1, #12]
 80098a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d201      	bcs.n	80098b2 <find_volume+0x416>
 80098ae:	230d      	movs	r3, #13
 80098b0:	e06d      	b.n	800998e <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80098b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098b4:	f04f 32ff 	mov.w	r2, #4294967295
 80098b8:	619a      	str	r2, [r3, #24]
 80098ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098bc:	699a      	ldr	r2, [r3, #24]
 80098be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098c0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80098c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098c4:	2280      	movs	r2, #128	; 0x80
 80098c6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80098c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80098cc:	2b03      	cmp	r3, #3
 80098ce:	d149      	bne.n	8009964 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80098d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098d2:	3338      	adds	r3, #56	; 0x38
 80098d4:	3330      	adds	r3, #48	; 0x30
 80098d6:	4618      	mov	r0, r3
 80098d8:	f7fd ff60 	bl	800779c <ld_word>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d140      	bne.n	8009964 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80098e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80098e4:	3301      	adds	r3, #1
 80098e6:	4619      	mov	r1, r3
 80098e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80098ea:	f7fe fa07 	bl	8007cfc <move_window>
 80098ee:	4603      	mov	r3, r0
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d137      	bne.n	8009964 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80098f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098f6:	2200      	movs	r2, #0
 80098f8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80098fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098fc:	3338      	adds	r3, #56	; 0x38
 80098fe:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009902:	4618      	mov	r0, r3
 8009904:	f7fd ff4a 	bl	800779c <ld_word>
 8009908:	4603      	mov	r3, r0
 800990a:	461a      	mov	r2, r3
 800990c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009910:	429a      	cmp	r2, r3
 8009912:	d127      	bne.n	8009964 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009916:	3338      	adds	r3, #56	; 0x38
 8009918:	4618      	mov	r0, r3
 800991a:	f7fd ff57 	bl	80077cc <ld_dword>
 800991e:	4603      	mov	r3, r0
 8009920:	4a1d      	ldr	r2, [pc, #116]	; (8009998 <find_volume+0x4fc>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d11e      	bne.n	8009964 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009928:	3338      	adds	r3, #56	; 0x38
 800992a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800992e:	4618      	mov	r0, r3
 8009930:	f7fd ff4c 	bl	80077cc <ld_dword>
 8009934:	4603      	mov	r3, r0
 8009936:	4a19      	ldr	r2, [pc, #100]	; (800999c <find_volume+0x500>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d113      	bne.n	8009964 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800993c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800993e:	3338      	adds	r3, #56	; 0x38
 8009940:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009944:	4618      	mov	r0, r3
 8009946:	f7fd ff41 	bl	80077cc <ld_dword>
 800994a:	4602      	mov	r2, r0
 800994c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800994e:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009952:	3338      	adds	r3, #56	; 0x38
 8009954:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009958:	4618      	mov	r0, r3
 800995a:	f7fd ff37 	bl	80077cc <ld_dword>
 800995e:	4602      	mov	r2, r0
 8009960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009962:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009966:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800996a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800996c:	4b0c      	ldr	r3, [pc, #48]	; (80099a0 <find_volume+0x504>)
 800996e:	881b      	ldrh	r3, [r3, #0]
 8009970:	3301      	adds	r3, #1
 8009972:	b29a      	uxth	r2, r3
 8009974:	4b0a      	ldr	r3, [pc, #40]	; (80099a0 <find_volume+0x504>)
 8009976:	801a      	strh	r2, [r3, #0]
 8009978:	4b09      	ldr	r3, [pc, #36]	; (80099a0 <find_volume+0x504>)
 800997a:	881a      	ldrh	r2, [r3, #0]
 800997c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800997e:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8009980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009982:	4a08      	ldr	r2, [pc, #32]	; (80099a4 <find_volume+0x508>)
 8009984:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009986:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009988:	f7fe f950 	bl	8007c2c <clear_lock>
#endif
	return FR_OK;
 800998c:	2300      	movs	r3, #0
}
 800998e:	4618      	mov	r0, r3
 8009990:	3758      	adds	r7, #88	; 0x58
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	41615252 	.word	0x41615252
 800999c:	61417272 	.word	0x61417272
 80099a0:	200003c8 	.word	0x200003c8
 80099a4:	200003ec 	.word	0x200003ec

080099a8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80099b2:	2309      	movs	r3, #9
 80099b4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d01c      	beq.n	80099f6 <validate+0x4e>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d018      	beq.n	80099f6 <validate+0x4e>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d013      	beq.n	80099f6 <validate+0x4e>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	889a      	ldrh	r2, [r3, #4]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	88db      	ldrh	r3, [r3, #6]
 80099d8:	429a      	cmp	r2, r3
 80099da:	d10c      	bne.n	80099f6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	785b      	ldrb	r3, [r3, #1]
 80099e2:	4618      	mov	r0, r3
 80099e4:	f7fd fe3c 	bl	8007660 <disk_status>
 80099e8:	4603      	mov	r3, r0
 80099ea:	f003 0301 	and.w	r3, r3, #1
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d101      	bne.n	80099f6 <validate+0x4e>
			res = FR_OK;
 80099f2:	2300      	movs	r3, #0
 80099f4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80099f6:	7bfb      	ldrb	r3, [r7, #15]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d102      	bne.n	8009a02 <validate+0x5a>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	e000      	b.n	8009a04 <validate+0x5c>
 8009a02:	2300      	movs	r3, #0
 8009a04:	683a      	ldr	r2, [r7, #0]
 8009a06:	6013      	str	r3, [r2, #0]
	return res;
 8009a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3710      	adds	r7, #16
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
	...

08009a14 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b088      	sub	sp, #32
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	4613      	mov	r3, r2
 8009a20:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009a26:	f107 0310 	add.w	r3, r7, #16
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f7ff fc9c 	bl	8009368 <get_ldnumber>
 8009a30:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009a32:	69fb      	ldr	r3, [r7, #28]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	da01      	bge.n	8009a3c <f_mount+0x28>
 8009a38:	230b      	movs	r3, #11
 8009a3a:	e02b      	b.n	8009a94 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009a3c:	4a17      	ldr	r2, [pc, #92]	; (8009a9c <f_mount+0x88>)
 8009a3e:	69fb      	ldr	r3, [r7, #28]
 8009a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a44:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d005      	beq.n	8009a58 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009a4c:	69b8      	ldr	r0, [r7, #24]
 8009a4e:	f7fe f8ed 	bl	8007c2c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009a52:	69bb      	ldr	r3, [r7, #24]
 8009a54:	2200      	movs	r2, #0
 8009a56:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d002      	beq.n	8009a64 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	2200      	movs	r2, #0
 8009a62:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009a64:	68fa      	ldr	r2, [r7, #12]
 8009a66:	490d      	ldr	r1, [pc, #52]	; (8009a9c <f_mount+0x88>)
 8009a68:	69fb      	ldr	r3, [r7, #28]
 8009a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d002      	beq.n	8009a7a <f_mount+0x66>
 8009a74:	79fb      	ldrb	r3, [r7, #7]
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	d001      	beq.n	8009a7e <f_mount+0x6a>
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	e00a      	b.n	8009a94 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009a7e:	f107 010c 	add.w	r1, r7, #12
 8009a82:	f107 0308 	add.w	r3, r7, #8
 8009a86:	2200      	movs	r2, #0
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f7ff fd07 	bl	800949c <find_volume>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3720      	adds	r7, #32
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}
 8009a9c:	200003c4 	.word	0x200003c4

08009aa0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b09a      	sub	sp, #104	; 0x68
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d101      	bne.n	8009ab8 <f_open+0x18>
 8009ab4:	2309      	movs	r3, #9
 8009ab6:	e1bb      	b.n	8009e30 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009ab8:	79fb      	ldrb	r3, [r7, #7]
 8009aba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009abe:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009ac0:	79fa      	ldrb	r2, [r7, #7]
 8009ac2:	f107 0114 	add.w	r1, r7, #20
 8009ac6:	f107 0308 	add.w	r3, r7, #8
 8009aca:	4618      	mov	r0, r3
 8009acc:	f7ff fce6 	bl	800949c <find_volume>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8009ad6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	f040 819f 	bne.w	8009e1e <f_open+0x37e>
		dj.obj.fs = fs;
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009ae4:	68ba      	ldr	r2, [r7, #8]
 8009ae6:	f107 0318 	add.w	r3, r7, #24
 8009aea:	4611      	mov	r1, r2
 8009aec:	4618      	mov	r0, r3
 8009aee:	f7ff fbc5 	bl	800927c <follow_path>
 8009af2:	4603      	mov	r3, r0
 8009af4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009af8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d11a      	bne.n	8009b36 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009b00:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009b04:	b25b      	sxtb	r3, r3
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	da03      	bge.n	8009b12 <f_open+0x72>
				res = FR_INVALID_NAME;
 8009b0a:	2306      	movs	r3, #6
 8009b0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009b10:	e011      	b.n	8009b36 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009b12:	79fb      	ldrb	r3, [r7, #7]
 8009b14:	f023 0301 	bic.w	r3, r3, #1
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	bf14      	ite	ne
 8009b1c:	2301      	movne	r3, #1
 8009b1e:	2300      	moveq	r3, #0
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	461a      	mov	r2, r3
 8009b24:	f107 0318 	add.w	r3, r7, #24
 8009b28:	4611      	mov	r1, r2
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f7fd ff36 	bl	800799c <chk_lock>
 8009b30:	4603      	mov	r3, r0
 8009b32:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009b36:	79fb      	ldrb	r3, [r7, #7]
 8009b38:	f003 031c 	and.w	r3, r3, #28
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d07f      	beq.n	8009c40 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009b40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d017      	beq.n	8009b78 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009b48:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009b4c:	2b04      	cmp	r3, #4
 8009b4e:	d10e      	bne.n	8009b6e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009b50:	f7fd ff80 	bl	8007a54 <enq_lock>
 8009b54:	4603      	mov	r3, r0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d006      	beq.n	8009b68 <f_open+0xc8>
 8009b5a:	f107 0318 	add.w	r3, r7, #24
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f7ff f8dc 	bl	8008d1c <dir_register>
 8009b64:	4603      	mov	r3, r0
 8009b66:	e000      	b.n	8009b6a <f_open+0xca>
 8009b68:	2312      	movs	r3, #18
 8009b6a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009b6e:	79fb      	ldrb	r3, [r7, #7]
 8009b70:	f043 0308 	orr.w	r3, r3, #8
 8009b74:	71fb      	strb	r3, [r7, #7]
 8009b76:	e010      	b.n	8009b9a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009b78:	7fbb      	ldrb	r3, [r7, #30]
 8009b7a:	f003 0311 	and.w	r3, r3, #17
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d003      	beq.n	8009b8a <f_open+0xea>
					res = FR_DENIED;
 8009b82:	2307      	movs	r3, #7
 8009b84:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009b88:	e007      	b.n	8009b9a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009b8a:	79fb      	ldrb	r3, [r7, #7]
 8009b8c:	f003 0304 	and.w	r3, r3, #4
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d002      	beq.n	8009b9a <f_open+0xfa>
 8009b94:	2308      	movs	r3, #8
 8009b96:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009b9a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d168      	bne.n	8009c74 <f_open+0x1d4>
 8009ba2:	79fb      	ldrb	r3, [r7, #7]
 8009ba4:	f003 0308 	and.w	r3, r3, #8
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d063      	beq.n	8009c74 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009bac:	f7fd fbc4 	bl	8007338 <get_fattime>
 8009bb0:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bb4:	330e      	adds	r3, #14
 8009bb6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f7fd fe45 	bl	8007848 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc0:	3316      	adds	r3, #22
 8009bc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f7fd fe3f 	bl	8007848 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bcc:	330b      	adds	r3, #11
 8009bce:	2220      	movs	r2, #32
 8009bd0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009bd6:	4611      	mov	r1, r2
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f7fe fe17 	bl	800880c <ld_clust>
 8009bde:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009be4:	2200      	movs	r2, #0
 8009be6:	4618      	mov	r0, r3
 8009be8:	f7fe fe2f 	bl	800884a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bee:	331c      	adds	r3, #28
 8009bf0:	2100      	movs	r1, #0
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f7fd fe28 	bl	8007848 <st_dword>
					fs->wflag = 1;
 8009bf8:	697b      	ldr	r3, [r7, #20]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009bfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d037      	beq.n	8009c74 <f_open+0x1d4>
						dw = fs->winsect;
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c08:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8009c0a:	f107 0318 	add.w	r3, r7, #24
 8009c0e:	2200      	movs	r2, #0
 8009c10:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009c12:	4618      	mov	r0, r3
 8009c14:	f7fe fb1f 	bl	8008256 <remove_chain>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8009c1e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d126      	bne.n	8009c74 <f_open+0x1d4>
							res = move_window(fs, dw);
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7fe f866 	bl	8007cfc <move_window>
 8009c30:	4603      	mov	r3, r0
 8009c32:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c3a:	3a01      	subs	r2, #1
 8009c3c:	615a      	str	r2, [r3, #20]
 8009c3e:	e019      	b.n	8009c74 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009c40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d115      	bne.n	8009c74 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009c48:	7fbb      	ldrb	r3, [r7, #30]
 8009c4a:	f003 0310 	and.w	r3, r3, #16
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d003      	beq.n	8009c5a <f_open+0x1ba>
					res = FR_NO_FILE;
 8009c52:	2304      	movs	r3, #4
 8009c54:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009c58:	e00c      	b.n	8009c74 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009c5a:	79fb      	ldrb	r3, [r7, #7]
 8009c5c:	f003 0302 	and.w	r3, r3, #2
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d007      	beq.n	8009c74 <f_open+0x1d4>
 8009c64:	7fbb      	ldrb	r3, [r7, #30]
 8009c66:	f003 0301 	and.w	r3, r3, #1
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d002      	beq.n	8009c74 <f_open+0x1d4>
						res = FR_DENIED;
 8009c6e:	2307      	movs	r3, #7
 8009c70:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8009c74:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d128      	bne.n	8009cce <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009c7c:	79fb      	ldrb	r3, [r7, #7]
 8009c7e:	f003 0308 	and.w	r3, r3, #8
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d003      	beq.n	8009c8e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009c86:	79fb      	ldrb	r3, [r7, #7]
 8009c88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c8c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009c96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009c9c:	79fb      	ldrb	r3, [r7, #7]
 8009c9e:	f023 0301 	bic.w	r3, r3, #1
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	bf14      	ite	ne
 8009ca6:	2301      	movne	r3, #1
 8009ca8:	2300      	moveq	r3, #0
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	461a      	mov	r2, r3
 8009cae:	f107 0318 	add.w	r3, r7, #24
 8009cb2:	4611      	mov	r1, r2
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f7fd feef 	bl	8007a98 <inc_lock>
 8009cba:	4602      	mov	r2, r0
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	691b      	ldr	r3, [r3, #16]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d102      	bne.n	8009cce <f_open+0x22e>
 8009cc8:	2302      	movs	r3, #2
 8009cca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009cce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f040 80a3 	bne.w	8009e1e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009cdc:	4611      	mov	r1, r2
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f7fe fd94 	bl	800880c <ld_clust>
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cec:	331c      	adds	r3, #28
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7fd fd6c 	bl	80077cc <ld_dword>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009d00:	697a      	ldr	r2, [r7, #20]
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	88da      	ldrh	r2, [r3, #6]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	79fa      	ldrb	r2, [r7, #7]
 8009d12:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2200      	movs	r2, #0
 8009d18:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2200      	movs	r2, #0
 8009d24:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	3330      	adds	r3, #48	; 0x30
 8009d2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009d2e:	2100      	movs	r1, #0
 8009d30:	4618      	mov	r0, r3
 8009d32:	f7fd fdd6 	bl	80078e2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009d36:	79fb      	ldrb	r3, [r7, #7]
 8009d38:	f003 0320 	and.w	r3, r3, #32
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d06e      	beq.n	8009e1e <f_open+0x37e>
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	68db      	ldr	r3, [r3, #12]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d06a      	beq.n	8009e1e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	68da      	ldr	r2, [r3, #12]
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	895b      	ldrh	r3, [r3, #10]
 8009d54:	461a      	mov	r2, r3
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	899b      	ldrh	r3, [r3, #12]
 8009d5a:	fb02 f303 	mul.w	r3, r2, r3
 8009d5e:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	689b      	ldr	r3, [r3, #8]
 8009d64:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	68db      	ldr	r3, [r3, #12]
 8009d6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d6c:	e016      	b.n	8009d9c <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7fe f87f 	bl	8007e76 <get_fat>
 8009d78:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009d7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d7c:	2b01      	cmp	r3, #1
 8009d7e:	d802      	bhi.n	8009d86 <f_open+0x2e6>
 8009d80:	2302      	movs	r3, #2
 8009d82:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009d86:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d8c:	d102      	bne.n	8009d94 <f_open+0x2f4>
 8009d8e:	2301      	movs	r3, #1
 8009d90:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009d94:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009d96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d98:	1ad3      	subs	r3, r2, r3
 8009d9a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d9c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d103      	bne.n	8009dac <f_open+0x30c>
 8009da4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009da6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d8e0      	bhi.n	8009d6e <f_open+0x2ce>
				}
				fp->clust = clst;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009db0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009db2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d131      	bne.n	8009e1e <f_open+0x37e>
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	899b      	ldrh	r3, [r3, #12]
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dc2:	fbb3 f1f2 	udiv	r1, r3, r2
 8009dc6:	fb01 f202 	mul.w	r2, r1, r2
 8009dca:	1a9b      	subs	r3, r3, r2
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d026      	beq.n	8009e1e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009dd0:	697b      	ldr	r3, [r7, #20]
 8009dd2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f7fe f82f 	bl	8007e38 <clust2sect>
 8009dda:	64f8      	str	r0, [r7, #76]	; 0x4c
 8009ddc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d103      	bne.n	8009dea <f_open+0x34a>
						res = FR_INT_ERR;
 8009de2:	2302      	movs	r3, #2
 8009de4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009de8:	e019      	b.n	8009e1e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	899b      	ldrh	r3, [r3, #12]
 8009dee:	461a      	mov	r2, r3
 8009df0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009df2:	fbb3 f2f2 	udiv	r2, r3, r2
 8009df6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009df8:	441a      	add	r2, r3
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	7858      	ldrb	r0, [r3, #1]
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	6a1a      	ldr	r2, [r3, #32]
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	f7fd fc67 	bl	80076e0 <disk_read>
 8009e12:	4603      	mov	r3, r0
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d002      	beq.n	8009e1e <f_open+0x37e>
 8009e18:	2301      	movs	r3, #1
 8009e1a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009e1e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d002      	beq.n	8009e2c <f_open+0x38c>
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009e2c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3768      	adds	r7, #104	; 0x68
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b08c      	sub	sp, #48	; 0x30
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	60f8      	str	r0, [r7, #12]
 8009e40:	60b9      	str	r1, [r7, #8]
 8009e42:	607a      	str	r2, [r7, #4]
 8009e44:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f107 0210 	add.w	r2, r7, #16
 8009e56:	4611      	mov	r1, r2
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f7ff fda5 	bl	80099a8 <validate>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009e64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d107      	bne.n	8009e7c <f_write+0x44>
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	7d5b      	ldrb	r3, [r3, #21]
 8009e70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009e74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d002      	beq.n	8009e82 <f_write+0x4a>
 8009e7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e80:	e16a      	b.n	800a158 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	7d1b      	ldrb	r3, [r3, #20]
 8009e86:	f003 0302 	and.w	r3, r3, #2
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d101      	bne.n	8009e92 <f_write+0x5a>
 8009e8e:	2307      	movs	r3, #7
 8009e90:	e162      	b.n	800a158 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	699a      	ldr	r2, [r3, #24]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	441a      	add	r2, r3
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	699b      	ldr	r3, [r3, #24]
 8009e9e:	429a      	cmp	r2, r3
 8009ea0:	f080 814c 	bcs.w	800a13c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	699b      	ldr	r3, [r3, #24]
 8009ea8:	43db      	mvns	r3, r3
 8009eaa:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009eac:	e146      	b.n	800a13c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	699b      	ldr	r3, [r3, #24]
 8009eb2:	693a      	ldr	r2, [r7, #16]
 8009eb4:	8992      	ldrh	r2, [r2, #12]
 8009eb6:	fbb3 f1f2 	udiv	r1, r3, r2
 8009eba:	fb01 f202 	mul.w	r2, r1, r2
 8009ebe:	1a9b      	subs	r3, r3, r2
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	f040 80f1 	bne.w	800a0a8 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	699b      	ldr	r3, [r3, #24]
 8009eca:	693a      	ldr	r2, [r7, #16]
 8009ecc:	8992      	ldrh	r2, [r2, #12]
 8009ece:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ed2:	693a      	ldr	r2, [r7, #16]
 8009ed4:	8952      	ldrh	r2, [r2, #10]
 8009ed6:	3a01      	subs	r2, #1
 8009ed8:	4013      	ands	r3, r2
 8009eda:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009edc:	69bb      	ldr	r3, [r7, #24]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d143      	bne.n	8009f6a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	699b      	ldr	r3, [r3, #24]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d10c      	bne.n	8009f04 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	689b      	ldr	r3, [r3, #8]
 8009eee:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d11a      	bne.n	8009f2c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2100      	movs	r1, #0
 8009efa:	4618      	mov	r0, r3
 8009efc:	f7fe fa10 	bl	8008320 <create_chain>
 8009f00:	62b8      	str	r0, [r7, #40]	; 0x28
 8009f02:	e013      	b.n	8009f2c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d007      	beq.n	8009f1c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	699b      	ldr	r3, [r3, #24]
 8009f10:	4619      	mov	r1, r3
 8009f12:	68f8      	ldr	r0, [r7, #12]
 8009f14:	f7fe fa9c 	bl	8008450 <clmt_clust>
 8009f18:	62b8      	str	r0, [r7, #40]	; 0x28
 8009f1a:	e007      	b.n	8009f2c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009f1c:	68fa      	ldr	r2, [r7, #12]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	69db      	ldr	r3, [r3, #28]
 8009f22:	4619      	mov	r1, r3
 8009f24:	4610      	mov	r0, r2
 8009f26:	f7fe f9fb 	bl	8008320 <create_chain>
 8009f2a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	f000 8109 	beq.w	800a146 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	d104      	bne.n	8009f44 <f_write+0x10c>
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2202      	movs	r2, #2
 8009f3e:	755a      	strb	r2, [r3, #21]
 8009f40:	2302      	movs	r3, #2
 8009f42:	e109      	b.n	800a158 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f4a:	d104      	bne.n	8009f56 <f_write+0x11e>
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	755a      	strb	r2, [r3, #21]
 8009f52:	2301      	movs	r3, #1
 8009f54:	e100      	b.n	800a158 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f5a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d102      	bne.n	8009f6a <f_write+0x132>
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f68:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	7d1b      	ldrb	r3, [r3, #20]
 8009f6e:	b25b      	sxtb	r3, r3
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	da18      	bge.n	8009fa6 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	7858      	ldrb	r0, [r3, #1]
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	6a1a      	ldr	r2, [r3, #32]
 8009f82:	2301      	movs	r3, #1
 8009f84:	f7fd fbcc 	bl	8007720 <disk_write>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d004      	beq.n	8009f98 <f_write+0x160>
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2201      	movs	r2, #1
 8009f92:	755a      	strb	r2, [r3, #21]
 8009f94:	2301      	movs	r3, #1
 8009f96:	e0df      	b.n	800a158 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	7d1b      	ldrb	r3, [r3, #20]
 8009f9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fa0:	b2da      	uxtb	r2, r3
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009fa6:	693a      	ldr	r2, [r7, #16]
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	69db      	ldr	r3, [r3, #28]
 8009fac:	4619      	mov	r1, r3
 8009fae:	4610      	mov	r0, r2
 8009fb0:	f7fd ff42 	bl	8007e38 <clust2sect>
 8009fb4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009fb6:	697b      	ldr	r3, [r7, #20]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d104      	bne.n	8009fc6 <f_write+0x18e>
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2202      	movs	r2, #2
 8009fc0:	755a      	strb	r2, [r3, #21]
 8009fc2:	2302      	movs	r3, #2
 8009fc4:	e0c8      	b.n	800a158 <f_write+0x320>
			sect += csect;
 8009fc6:	697a      	ldr	r2, [r7, #20]
 8009fc8:	69bb      	ldr	r3, [r7, #24]
 8009fca:	4413      	add	r3, r2
 8009fcc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	899b      	ldrh	r3, [r3, #12]
 8009fd2:	461a      	mov	r2, r3
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8009fda:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009fdc:	6a3b      	ldr	r3, [r7, #32]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d043      	beq.n	800a06a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009fe2:	69ba      	ldr	r2, [r7, #24]
 8009fe4:	6a3b      	ldr	r3, [r7, #32]
 8009fe6:	4413      	add	r3, r2
 8009fe8:	693a      	ldr	r2, [r7, #16]
 8009fea:	8952      	ldrh	r2, [r2, #10]
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d905      	bls.n	8009ffc <f_write+0x1c4>
					cc = fs->csize - csect;
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	895b      	ldrh	r3, [r3, #10]
 8009ff4:	461a      	mov	r2, r3
 8009ff6:	69bb      	ldr	r3, [r7, #24]
 8009ff8:	1ad3      	subs	r3, r2, r3
 8009ffa:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009ffc:	693b      	ldr	r3, [r7, #16]
 8009ffe:	7858      	ldrb	r0, [r3, #1]
 800a000:	6a3b      	ldr	r3, [r7, #32]
 800a002:	697a      	ldr	r2, [r7, #20]
 800a004:	69f9      	ldr	r1, [r7, #28]
 800a006:	f7fd fb8b 	bl	8007720 <disk_write>
 800a00a:	4603      	mov	r3, r0
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d004      	beq.n	800a01a <f_write+0x1e2>
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2201      	movs	r2, #1
 800a014:	755a      	strb	r2, [r3, #21]
 800a016:	2301      	movs	r3, #1
 800a018:	e09e      	b.n	800a158 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6a1a      	ldr	r2, [r3, #32]
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	1ad3      	subs	r3, r2, r3
 800a022:	6a3a      	ldr	r2, [r7, #32]
 800a024:	429a      	cmp	r2, r3
 800a026:	d918      	bls.n	800a05a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6a1a      	ldr	r2, [r3, #32]
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	1ad3      	subs	r3, r2, r3
 800a036:	693a      	ldr	r2, [r7, #16]
 800a038:	8992      	ldrh	r2, [r2, #12]
 800a03a:	fb02 f303 	mul.w	r3, r2, r3
 800a03e:	69fa      	ldr	r2, [r7, #28]
 800a040:	18d1      	adds	r1, r2, r3
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	899b      	ldrh	r3, [r3, #12]
 800a046:	461a      	mov	r2, r3
 800a048:	f7fd fc2a 	bl	80078a0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	7d1b      	ldrb	r3, [r3, #20]
 800a050:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a054:	b2da      	uxtb	r2, r3
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	899b      	ldrh	r3, [r3, #12]
 800a05e:	461a      	mov	r2, r3
 800a060:	6a3b      	ldr	r3, [r7, #32]
 800a062:	fb02 f303 	mul.w	r3, r2, r3
 800a066:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a068:	e04b      	b.n	800a102 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6a1b      	ldr	r3, [r3, #32]
 800a06e:	697a      	ldr	r2, [r7, #20]
 800a070:	429a      	cmp	r2, r3
 800a072:	d016      	beq.n	800a0a2 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	699a      	ldr	r2, [r3, #24]
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d210      	bcs.n	800a0a2 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	7858      	ldrb	r0, [r3, #1]
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a08a:	2301      	movs	r3, #1
 800a08c:	697a      	ldr	r2, [r7, #20]
 800a08e:	f7fd fb27 	bl	80076e0 <disk_read>
 800a092:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a094:	2b00      	cmp	r3, #0
 800a096:	d004      	beq.n	800a0a2 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	2201      	movs	r2, #1
 800a09c:	755a      	strb	r2, [r3, #21]
 800a09e:	2301      	movs	r3, #1
 800a0a0:	e05a      	b.n	800a158 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	697a      	ldr	r2, [r7, #20]
 800a0a6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a0a8:	693b      	ldr	r3, [r7, #16]
 800a0aa:	899b      	ldrh	r3, [r3, #12]
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	699b      	ldr	r3, [r3, #24]
 800a0b2:	693a      	ldr	r2, [r7, #16]
 800a0b4:	8992      	ldrh	r2, [r2, #12]
 800a0b6:	fbb3 f1f2 	udiv	r1, r3, r2
 800a0ba:	fb01 f202 	mul.w	r2, r1, r2
 800a0be:	1a9b      	subs	r3, r3, r2
 800a0c0:	1ac3      	subs	r3, r0, r3
 800a0c2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a0c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d901      	bls.n	800a0d0 <f_write+0x298>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	699b      	ldr	r3, [r3, #24]
 800a0da:	693a      	ldr	r2, [r7, #16]
 800a0dc:	8992      	ldrh	r2, [r2, #12]
 800a0de:	fbb3 f0f2 	udiv	r0, r3, r2
 800a0e2:	fb00 f202 	mul.w	r2, r0, r2
 800a0e6:	1a9b      	subs	r3, r3, r2
 800a0e8:	440b      	add	r3, r1
 800a0ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0ec:	69f9      	ldr	r1, [r7, #28]
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f7fd fbd6 	bl	80078a0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	7d1b      	ldrb	r3, [r3, #20]
 800a0f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a0fc:	b2da      	uxtb	r2, r3
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a102:	69fa      	ldr	r2, [r7, #28]
 800a104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a106:	4413      	add	r3, r2
 800a108:	61fb      	str	r3, [r7, #28]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	699a      	ldr	r2, [r3, #24]
 800a10e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a110:	441a      	add	r2, r3
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	619a      	str	r2, [r3, #24]
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	68da      	ldr	r2, [r3, #12]
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	699b      	ldr	r3, [r3, #24]
 800a11e:	429a      	cmp	r2, r3
 800a120:	bf38      	it	cc
 800a122:	461a      	movcc	r2, r3
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	60da      	str	r2, [r3, #12]
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	681a      	ldr	r2, [r3, #0]
 800a12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a12e:	441a      	add	r2, r3
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	601a      	str	r2, [r3, #0]
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a138:	1ad3      	subs	r3, r2, r3
 800a13a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	f47f aeb5 	bne.w	8009eae <f_write+0x76>
 800a144:	e000      	b.n	800a148 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a146:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	7d1b      	ldrb	r3, [r3, #20]
 800a14c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a150:	b2da      	uxtb	r2, r3
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a156:	2300      	movs	r3, #0
}
 800a158:	4618      	mov	r0, r3
 800a15a:	3730      	adds	r7, #48	; 0x30
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}

0800a160 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b086      	sub	sp, #24
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f107 0208 	add.w	r2, r7, #8
 800a16e:	4611      	mov	r1, r2
 800a170:	4618      	mov	r0, r3
 800a172:	f7ff fc19 	bl	80099a8 <validate>
 800a176:	4603      	mov	r3, r0
 800a178:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a17a:	7dfb      	ldrb	r3, [r7, #23]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d168      	bne.n	800a252 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	7d1b      	ldrb	r3, [r3, #20]
 800a184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d062      	beq.n	800a252 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	7d1b      	ldrb	r3, [r3, #20]
 800a190:	b25b      	sxtb	r3, r3
 800a192:	2b00      	cmp	r3, #0
 800a194:	da15      	bge.n	800a1c2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	7858      	ldrb	r0, [r3, #1]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6a1a      	ldr	r2, [r3, #32]
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	f7fd fabb 	bl	8007720 <disk_write>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d001      	beq.n	800a1b4 <f_sync+0x54>
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	e04f      	b.n	800a254 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	7d1b      	ldrb	r3, [r3, #20]
 800a1b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1bc:	b2da      	uxtb	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a1c2:	f7fd f8b9 	bl	8007338 <get_fattime>
 800a1c6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a1c8:	68ba      	ldr	r2, [r7, #8]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ce:	4619      	mov	r1, r3
 800a1d0:	4610      	mov	r0, r2
 800a1d2:	f7fd fd93 	bl	8007cfc <move_window>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a1da:	7dfb      	ldrb	r3, [r7, #23]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d138      	bne.n	800a252 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1e4:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	330b      	adds	r3, #11
 800a1ea:	781a      	ldrb	r2, [r3, #0]
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	330b      	adds	r3, #11
 800a1f0:	f042 0220 	orr.w	r2, r2, #32
 800a1f4:	b2d2      	uxtb	r2, r2
 800a1f6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6818      	ldr	r0, [r3, #0]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	689b      	ldr	r3, [r3, #8]
 800a200:	461a      	mov	r2, r3
 800a202:	68f9      	ldr	r1, [r7, #12]
 800a204:	f7fe fb21 	bl	800884a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	f103 021c 	add.w	r2, r3, #28
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	68db      	ldr	r3, [r3, #12]
 800a212:	4619      	mov	r1, r3
 800a214:	4610      	mov	r0, r2
 800a216:	f7fd fb17 	bl	8007848 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	3316      	adds	r3, #22
 800a21e:	6939      	ldr	r1, [r7, #16]
 800a220:	4618      	mov	r0, r3
 800a222:	f7fd fb11 	bl	8007848 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	3312      	adds	r3, #18
 800a22a:	2100      	movs	r1, #0
 800a22c:	4618      	mov	r0, r3
 800a22e:	f7fd faf0 	bl	8007812 <st_word>
					fs->wflag = 1;
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	2201      	movs	r2, #1
 800a236:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	4618      	mov	r0, r3
 800a23c:	f7fd fd8c 	bl	8007d58 <sync_fs>
 800a240:	4603      	mov	r3, r0
 800a242:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	7d1b      	ldrb	r3, [r3, #20]
 800a248:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a24c:	b2da      	uxtb	r2, r3
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a252:	7dfb      	ldrb	r3, [r7, #23]
}
 800a254:	4618      	mov	r0, r3
 800a256:	3718      	adds	r7, #24
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b084      	sub	sp, #16
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f7ff ff7b 	bl	800a160 <f_sync>
 800a26a:	4603      	mov	r3, r0
 800a26c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a26e:	7bfb      	ldrb	r3, [r7, #15]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d118      	bne.n	800a2a6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f107 0208 	add.w	r2, r7, #8
 800a27a:	4611      	mov	r1, r2
 800a27c:	4618      	mov	r0, r3
 800a27e:	f7ff fb93 	bl	80099a8 <validate>
 800a282:	4603      	mov	r3, r0
 800a284:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a286:	7bfb      	ldrb	r3, [r7, #15]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d10c      	bne.n	800a2a6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	691b      	ldr	r3, [r3, #16]
 800a290:	4618      	mov	r0, r3
 800a292:	f7fd fc8f 	bl	8007bb4 <dec_lock>
 800a296:	4603      	mov	r3, r0
 800a298:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a29a:	7bfb      	ldrb	r3, [r7, #15]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d102      	bne.n	800a2a6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a2a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3710      	adds	r7, #16
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd80      	pop	{r7, pc}

0800a2b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b087      	sub	sp, #28
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	60b9      	str	r1, [r7, #8]
 800a2ba:	4613      	mov	r3, r2
 800a2bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a2c6:	4b1f      	ldr	r3, [pc, #124]	; (800a344 <FATFS_LinkDriverEx+0x94>)
 800a2c8:	7a5b      	ldrb	r3, [r3, #9]
 800a2ca:	b2db      	uxtb	r3, r3
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d131      	bne.n	800a334 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a2d0:	4b1c      	ldr	r3, [pc, #112]	; (800a344 <FATFS_LinkDriverEx+0x94>)
 800a2d2:	7a5b      	ldrb	r3, [r3, #9]
 800a2d4:	b2db      	uxtb	r3, r3
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	4b1a      	ldr	r3, [pc, #104]	; (800a344 <FATFS_LinkDriverEx+0x94>)
 800a2da:	2100      	movs	r1, #0
 800a2dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a2de:	4b19      	ldr	r3, [pc, #100]	; (800a344 <FATFS_LinkDriverEx+0x94>)
 800a2e0:	7a5b      	ldrb	r3, [r3, #9]
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	4a17      	ldr	r2, [pc, #92]	; (800a344 <FATFS_LinkDriverEx+0x94>)
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	4413      	add	r3, r2
 800a2ea:	68fa      	ldr	r2, [r7, #12]
 800a2ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a2ee:	4b15      	ldr	r3, [pc, #84]	; (800a344 <FATFS_LinkDriverEx+0x94>)
 800a2f0:	7a5b      	ldrb	r3, [r3, #9]
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	4b13      	ldr	r3, [pc, #76]	; (800a344 <FATFS_LinkDriverEx+0x94>)
 800a2f8:	4413      	add	r3, r2
 800a2fa:	79fa      	ldrb	r2, [r7, #7]
 800a2fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a2fe:	4b11      	ldr	r3, [pc, #68]	; (800a344 <FATFS_LinkDriverEx+0x94>)
 800a300:	7a5b      	ldrb	r3, [r3, #9]
 800a302:	b2db      	uxtb	r3, r3
 800a304:	1c5a      	adds	r2, r3, #1
 800a306:	b2d1      	uxtb	r1, r2
 800a308:	4a0e      	ldr	r2, [pc, #56]	; (800a344 <FATFS_LinkDriverEx+0x94>)
 800a30a:	7251      	strb	r1, [r2, #9]
 800a30c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a30e:	7dbb      	ldrb	r3, [r7, #22]
 800a310:	3330      	adds	r3, #48	; 0x30
 800a312:	b2da      	uxtb	r2, r3
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	3301      	adds	r3, #1
 800a31c:	223a      	movs	r2, #58	; 0x3a
 800a31e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	3302      	adds	r3, #2
 800a324:	222f      	movs	r2, #47	; 0x2f
 800a326:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	3303      	adds	r3, #3
 800a32c:	2200      	movs	r2, #0
 800a32e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a330:	2300      	movs	r3, #0
 800a332:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a334:	7dfb      	ldrb	r3, [r7, #23]
}
 800a336:	4618      	mov	r0, r3
 800a338:	371c      	adds	r7, #28
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop
 800a344:	2000042c 	.word	0x2000042c

0800a348 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b082      	sub	sp, #8
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a352:	2200      	movs	r2, #0
 800a354:	6839      	ldr	r1, [r7, #0]
 800a356:	6878      	ldr	r0, [r7, #4]
 800a358:	f7ff ffaa 	bl	800a2b0 <FATFS_LinkDriverEx>
 800a35c:	4603      	mov	r3, r0
}
 800a35e:	4618      	mov	r0, r3
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
	...

0800a368 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 800a368:	b480      	push	{r7}
 800a36a:	b085      	sub	sp, #20
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
 800a370:	460b      	mov	r3, r1
 800a372:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 800a374:	2300      	movs	r3, #0
 800a376:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 800a378:	2301      	movs	r3, #1
 800a37a:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 800a37c:	4b15      	ldr	r3, [pc, #84]	; (800a3d4 <FATFS_UnLinkDriverEx+0x6c>)
 800a37e:	7a5b      	ldrb	r3, [r3, #9]
 800a380:	b2db      	uxtb	r3, r3
 800a382:	2b00      	cmp	r3, #0
 800a384:	d01e      	beq.n	800a3c4 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	3b30      	subs	r3, #48	; 0x30
 800a38c:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 800a38e:	7bbb      	ldrb	r3, [r7, #14]
 800a390:	4a10      	ldr	r2, [pc, #64]	; (800a3d4 <FATFS_UnLinkDriverEx+0x6c>)
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	4413      	add	r3, r2
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d013      	beq.n	800a3c4 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 800a39c:	7bbb      	ldrb	r3, [r7, #14]
 800a39e:	4a0d      	ldr	r2, [pc, #52]	; (800a3d4 <FATFS_UnLinkDriverEx+0x6c>)
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	4413      	add	r3, r2
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 800a3a8:	7bbb      	ldrb	r3, [r7, #14]
 800a3aa:	4a0a      	ldr	r2, [pc, #40]	; (800a3d4 <FATFS_UnLinkDriverEx+0x6c>)
 800a3ac:	4413      	add	r3, r2
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 800a3b2:	4b08      	ldr	r3, [pc, #32]	; (800a3d4 <FATFS_UnLinkDriverEx+0x6c>)
 800a3b4:	7a5b      	ldrb	r3, [r3, #9]
 800a3b6:	b2db      	uxtb	r3, r3
 800a3b8:	3b01      	subs	r3, #1
 800a3ba:	b2da      	uxtb	r2, r3
 800a3bc:	4b05      	ldr	r3, [pc, #20]	; (800a3d4 <FATFS_UnLinkDriverEx+0x6c>)
 800a3be:	725a      	strb	r2, [r3, #9]
      ret = 0;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a3c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	3714      	adds	r7, #20
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr
 800a3d2:	bf00      	nop
 800a3d4:	2000042c 	.word	0x2000042c

0800a3d8 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b082      	sub	sp, #8
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 800a3e0:	2100      	movs	r1, #0
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f7ff ffc0 	bl	800a368 <FATFS_UnLinkDriverEx>
 800a3e8:	4603      	mov	r3, r0
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
	...

0800a3f4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b085      	sub	sp, #20
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	6039      	str	r1, [r7, #0]
 800a3fe:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a400:	88fb      	ldrh	r3, [r7, #6]
 800a402:	2b7f      	cmp	r3, #127	; 0x7f
 800a404:	d802      	bhi.n	800a40c <ff_convert+0x18>
		c = chr;
 800a406:	88fb      	ldrh	r3, [r7, #6]
 800a408:	81fb      	strh	r3, [r7, #14]
 800a40a:	e025      	b.n	800a458 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d00b      	beq.n	800a42a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a412:	88fb      	ldrh	r3, [r7, #6]
 800a414:	2bff      	cmp	r3, #255	; 0xff
 800a416:	d805      	bhi.n	800a424 <ff_convert+0x30>
 800a418:	88fb      	ldrh	r3, [r7, #6]
 800a41a:	3b80      	subs	r3, #128	; 0x80
 800a41c:	4a12      	ldr	r2, [pc, #72]	; (800a468 <ff_convert+0x74>)
 800a41e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a422:	e000      	b.n	800a426 <ff_convert+0x32>
 800a424:	2300      	movs	r3, #0
 800a426:	81fb      	strh	r3, [r7, #14]
 800a428:	e016      	b.n	800a458 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a42a:	2300      	movs	r3, #0
 800a42c:	81fb      	strh	r3, [r7, #14]
 800a42e:	e009      	b.n	800a444 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a430:	89fb      	ldrh	r3, [r7, #14]
 800a432:	4a0d      	ldr	r2, [pc, #52]	; (800a468 <ff_convert+0x74>)
 800a434:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a438:	88fa      	ldrh	r2, [r7, #6]
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d006      	beq.n	800a44c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a43e:	89fb      	ldrh	r3, [r7, #14]
 800a440:	3301      	adds	r3, #1
 800a442:	81fb      	strh	r3, [r7, #14]
 800a444:	89fb      	ldrh	r3, [r7, #14]
 800a446:	2b7f      	cmp	r3, #127	; 0x7f
 800a448:	d9f2      	bls.n	800a430 <ff_convert+0x3c>
 800a44a:	e000      	b.n	800a44e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a44c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a44e:	89fb      	ldrh	r3, [r7, #14]
 800a450:	3380      	adds	r3, #128	; 0x80
 800a452:	b29b      	uxth	r3, r3
 800a454:	b2db      	uxtb	r3, r3
 800a456:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a458:	89fb      	ldrh	r3, [r7, #14]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3714      	adds	r7, #20
 800a45e:	46bd      	mov	sp, r7
 800a460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a464:	4770      	bx	lr
 800a466:	bf00      	nop
 800a468:	0801351c 	.word	0x0801351c

0800a46c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b087      	sub	sp, #28
 800a470:	af00      	add	r7, sp, #0
 800a472:	4603      	mov	r3, r0
 800a474:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a476:	88fb      	ldrh	r3, [r7, #6]
 800a478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a47c:	d201      	bcs.n	800a482 <ff_wtoupper+0x16>
 800a47e:	4b3e      	ldr	r3, [pc, #248]	; (800a578 <ff_wtoupper+0x10c>)
 800a480:	e000      	b.n	800a484 <ff_wtoupper+0x18>
 800a482:	4b3e      	ldr	r3, [pc, #248]	; (800a57c <ff_wtoupper+0x110>)
 800a484:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	1c9a      	adds	r2, r3, #2
 800a48a:	617a      	str	r2, [r7, #20]
 800a48c:	881b      	ldrh	r3, [r3, #0]
 800a48e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a490:	8a7b      	ldrh	r3, [r7, #18]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d068      	beq.n	800a568 <ff_wtoupper+0xfc>
 800a496:	88fa      	ldrh	r2, [r7, #6]
 800a498:	8a7b      	ldrh	r3, [r7, #18]
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d364      	bcc.n	800a568 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	1c9a      	adds	r2, r3, #2
 800a4a2:	617a      	str	r2, [r7, #20]
 800a4a4:	881b      	ldrh	r3, [r3, #0]
 800a4a6:	823b      	strh	r3, [r7, #16]
 800a4a8:	8a3b      	ldrh	r3, [r7, #16]
 800a4aa:	0a1b      	lsrs	r3, r3, #8
 800a4ac:	81fb      	strh	r3, [r7, #14]
 800a4ae:	8a3b      	ldrh	r3, [r7, #16]
 800a4b0:	b2db      	uxtb	r3, r3
 800a4b2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a4b4:	88fa      	ldrh	r2, [r7, #6]
 800a4b6:	8a79      	ldrh	r1, [r7, #18]
 800a4b8:	8a3b      	ldrh	r3, [r7, #16]
 800a4ba:	440b      	add	r3, r1
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	da49      	bge.n	800a554 <ff_wtoupper+0xe8>
			switch (cmd) {
 800a4c0:	89fb      	ldrh	r3, [r7, #14]
 800a4c2:	2b08      	cmp	r3, #8
 800a4c4:	d84f      	bhi.n	800a566 <ff_wtoupper+0xfa>
 800a4c6:	a201      	add	r2, pc, #4	; (adr r2, 800a4cc <ff_wtoupper+0x60>)
 800a4c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4cc:	0800a4f1 	.word	0x0800a4f1
 800a4d0:	0800a503 	.word	0x0800a503
 800a4d4:	0800a519 	.word	0x0800a519
 800a4d8:	0800a521 	.word	0x0800a521
 800a4dc:	0800a529 	.word	0x0800a529
 800a4e0:	0800a531 	.word	0x0800a531
 800a4e4:	0800a539 	.word	0x0800a539
 800a4e8:	0800a541 	.word	0x0800a541
 800a4ec:	0800a549 	.word	0x0800a549
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a4f0:	88fa      	ldrh	r2, [r7, #6]
 800a4f2:	8a7b      	ldrh	r3, [r7, #18]
 800a4f4:	1ad3      	subs	r3, r2, r3
 800a4f6:	005b      	lsls	r3, r3, #1
 800a4f8:	697a      	ldr	r2, [r7, #20]
 800a4fa:	4413      	add	r3, r2
 800a4fc:	881b      	ldrh	r3, [r3, #0]
 800a4fe:	80fb      	strh	r3, [r7, #6]
 800a500:	e027      	b.n	800a552 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a502:	88fa      	ldrh	r2, [r7, #6]
 800a504:	8a7b      	ldrh	r3, [r7, #18]
 800a506:	1ad3      	subs	r3, r2, r3
 800a508:	b29b      	uxth	r3, r3
 800a50a:	f003 0301 	and.w	r3, r3, #1
 800a50e:	b29b      	uxth	r3, r3
 800a510:	88fa      	ldrh	r2, [r7, #6]
 800a512:	1ad3      	subs	r3, r2, r3
 800a514:	80fb      	strh	r3, [r7, #6]
 800a516:	e01c      	b.n	800a552 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a518:	88fb      	ldrh	r3, [r7, #6]
 800a51a:	3b10      	subs	r3, #16
 800a51c:	80fb      	strh	r3, [r7, #6]
 800a51e:	e018      	b.n	800a552 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a520:	88fb      	ldrh	r3, [r7, #6]
 800a522:	3b20      	subs	r3, #32
 800a524:	80fb      	strh	r3, [r7, #6]
 800a526:	e014      	b.n	800a552 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a528:	88fb      	ldrh	r3, [r7, #6]
 800a52a:	3b30      	subs	r3, #48	; 0x30
 800a52c:	80fb      	strh	r3, [r7, #6]
 800a52e:	e010      	b.n	800a552 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a530:	88fb      	ldrh	r3, [r7, #6]
 800a532:	3b1a      	subs	r3, #26
 800a534:	80fb      	strh	r3, [r7, #6]
 800a536:	e00c      	b.n	800a552 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a538:	88fb      	ldrh	r3, [r7, #6]
 800a53a:	3308      	adds	r3, #8
 800a53c:	80fb      	strh	r3, [r7, #6]
 800a53e:	e008      	b.n	800a552 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a540:	88fb      	ldrh	r3, [r7, #6]
 800a542:	3b50      	subs	r3, #80	; 0x50
 800a544:	80fb      	strh	r3, [r7, #6]
 800a546:	e004      	b.n	800a552 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a548:	88fb      	ldrh	r3, [r7, #6]
 800a54a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800a54e:	80fb      	strh	r3, [r7, #6]
 800a550:	bf00      	nop
			}
			break;
 800a552:	e008      	b.n	800a566 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a554:	89fb      	ldrh	r3, [r7, #14]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d195      	bne.n	800a486 <ff_wtoupper+0x1a>
 800a55a:	8a3b      	ldrh	r3, [r7, #16]
 800a55c:	005b      	lsls	r3, r3, #1
 800a55e:	697a      	ldr	r2, [r7, #20]
 800a560:	4413      	add	r3, r2
 800a562:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a564:	e78f      	b.n	800a486 <ff_wtoupper+0x1a>
			break;
 800a566:	bf00      	nop
	}

	return chr;
 800a568:	88fb      	ldrh	r3, [r7, #6]
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	371c      	adds	r7, #28
 800a56e:	46bd      	mov	sp, r7
 800a570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a574:	4770      	bx	lr
 800a576:	bf00      	nop
 800a578:	0801361c 	.word	0x0801361c
 800a57c:	08013810 	.word	0x08013810

0800a580 <DelayMs>:

#include "sx126x\radio.h"
#include "board_gpio.h"

void DelayMs(uint32_t ms)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b082      	sub	sp, #8
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
	 HAL_Delay( ms );
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f7f7 fef7 	bl	800237c <HAL_Delay>
}
 800a58e:	bf00      	nop
 800a590:	3708      	adds	r7, #8
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}

0800a596 <GpioWrite>:

void GpioWrite(GPIO_TypeDef* GPIOx, uint16_t pin, GPIO_PinState STATUS)
{
 800a596:	b580      	push	{r7, lr}
 800a598:	b082      	sub	sp, #8
 800a59a:	af00      	add	r7, sp, #0
 800a59c:	6078      	str	r0, [r7, #4]
 800a59e:	460b      	mov	r3, r1
 800a5a0:	807b      	strh	r3, [r7, #2]
 800a5a2:	4613      	mov	r3, r2
 800a5a4:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(GPIOx, pin, STATUS);
 800a5a6:	787a      	ldrb	r2, [r7, #1]
 800a5a8:	887b      	ldrh	r3, [r7, #2]
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f7f9 f967 	bl	8003880 <HAL_GPIO_WritePin>
}
 800a5b2:	bf00      	nop
 800a5b4:	3708      	adds	r7, #8
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}

0800a5ba <GpioRead>:

GPIO_PinState GpioRead(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a5ba:	b580      	push	{r7, lr}
 800a5bc:	b082      	sub	sp, #8
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	6078      	str	r0, [r7, #4]
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	807b      	strh	r3, [r7, #2]
	return HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 800a5c6:	887b      	ldrh	r3, [r7, #2]
 800a5c8:	4619      	mov	r1, r3
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f7f9 f940 	bl	8003850 <HAL_GPIO_ReadPin>
 800a5d0:	4603      	mov	r3, r0
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3708      	adds	r7, #8
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
	...

0800a5dc <Sx126x_SpiInOut>:
 */

#include "board_spi.h"

uint8_t Sx126x_SpiInOut(uint8_t data)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b084      	sub	sp, #16
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	71fb      	strb	r3, [r7, #7]
	uint8_t i, rdata = 0x00;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < 8; i++)
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	73fb      	strb	r3, [r7, #15]
 800a5ee:	e02c      	b.n	800a64a <Sx126x_SpiInOut+0x6e>
	{
		if (data & 0x80) Sx126x_MOSI(SET);
 800a5f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	da05      	bge.n	800a604 <Sx126x_SpiInOut+0x28>
 800a5f8:	2201      	movs	r2, #1
 800a5fa:	2101      	movs	r1, #1
 800a5fc:	4819      	ldr	r0, [pc, #100]	; (800a664 <Sx126x_SpiInOut+0x88>)
 800a5fe:	f7f9 f93f 	bl	8003880 <HAL_GPIO_WritePin>
 800a602:	e004      	b.n	800a60e <Sx126x_SpiInOut+0x32>
		else Sx126x_MOSI(RESET);
 800a604:	2200      	movs	r2, #0
 800a606:	2101      	movs	r1, #1
 800a608:	4816      	ldr	r0, [pc, #88]	; (800a664 <Sx126x_SpiInOut+0x88>)
 800a60a:	f7f9 f939 	bl	8003880 <HAL_GPIO_WritePin>

		data <<= 1;
 800a60e:	79fb      	ldrb	r3, [r7, #7]
 800a610:	005b      	lsls	r3, r3, #1
 800a612:	71fb      	strb	r3, [r7, #7]
		rdata <<= 1;
 800a614:	7bbb      	ldrb	r3, [r7, #14]
 800a616:	005b      	lsls	r3, r3, #1
 800a618:	73bb      	strb	r3, [r7, #14]

		Sx126x_SCK(SET);
 800a61a:	2201      	movs	r2, #1
 800a61c:	2104      	movs	r1, #4
 800a61e:	4811      	ldr	r0, [pc, #68]	; (800a664 <Sx126x_SpiInOut+0x88>)
 800a620:	f7f9 f92e 	bl	8003880 <HAL_GPIO_WritePin>
		if (Sx126x_MISO()) rdata |= 0x01;
 800a624:	2102      	movs	r1, #2
 800a626:	480f      	ldr	r0, [pc, #60]	; (800a664 <Sx126x_SpiInOut+0x88>)
 800a628:	f7f9 f912 	bl	8003850 <HAL_GPIO_ReadPin>
 800a62c:	4603      	mov	r3, r0
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d003      	beq.n	800a63a <Sx126x_SpiInOut+0x5e>
 800a632:	7bbb      	ldrb	r3, [r7, #14]
 800a634:	f043 0301 	orr.w	r3, r3, #1
 800a638:	73bb      	strb	r3, [r7, #14]
		Sx126x_SCK(RESET);
 800a63a:	2200      	movs	r2, #0
 800a63c:	2104      	movs	r1, #4
 800a63e:	4809      	ldr	r0, [pc, #36]	; (800a664 <Sx126x_SpiInOut+0x88>)
 800a640:	f7f9 f91e 	bl	8003880 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 800a644:	7bfb      	ldrb	r3, [r7, #15]
 800a646:	3301      	adds	r3, #1
 800a648:	73fb      	strb	r3, [r7, #15]
 800a64a:	7bfb      	ldrb	r3, [r7, #15]
 800a64c:	2b07      	cmp	r3, #7
 800a64e:	d9cf      	bls.n	800a5f0 <Sx126x_SpiInOut+0x14>
	}
	Sx126x_MOSI(SET);
 800a650:	2201      	movs	r2, #1
 800a652:	2101      	movs	r1, #1
 800a654:	4803      	ldr	r0, [pc, #12]	; (800a664 <Sx126x_SpiInOut+0x88>)
 800a656:	f7f9 f913 	bl	8003880 <HAL_GPIO_WritePin>
	return (rdata);
 800a65a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	3710      	adds	r7, #16
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}
 800a664:	40020400 	.word	0x40020400

0800a668 <SX126xIoTcxoInit>:
    GpioInit( &DbgPinRx, RADIO_DBG_PIN_RX, PIN_OUTPUT, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
#endif
}

void SX126xIoTcxoInit( void )
{
 800a668:	b480      	push	{r7}
 800a66a:	af00      	add	r7, sp, #0
    // No TCXO component available on this board design.
}
 800a66c:	bf00      	nop
 800a66e:	46bd      	mov	sp, r7
 800a670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a674:	4770      	bx	lr

0800a676 <SX126xGetBoardTcxoWakeupTime>:

uint32_t SX126xGetBoardTcxoWakeupTime( void )
{
 800a676:	b480      	push	{r7}
 800a678:	af00      	add	r7, sp, #0
    return BOARD_TCXO_WAKEUP_TIME;
 800a67a:	2300      	movs	r3, #0
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr

0800a686 <SX126xIoRfSwitchInit>:

void SX126xIoRfSwitchInit( void )
{
 800a686:	b580      	push	{r7, lr}
 800a688:	af00      	add	r7, sp, #0
    SX126xSetDio2AsRfSwitchCtrl( true );
 800a68a:	2001      	movs	r0, #1
 800a68c:	f001 fcd1 	bl	800c032 <SX126xSetDio2AsRfSwitchCtrl>
}
 800a690:	bf00      	nop
 800a692:	bd80      	pop	{r7, pc}

0800a694 <SX126xGetOperatingMode>:

RadioOperatingModes_t SX126xGetOperatingMode( void )
{
 800a694:	b480      	push	{r7}
 800a696:	af00      	add	r7, sp, #0
    return OperatingMode;
 800a698:	4b03      	ldr	r3, [pc, #12]	; (800a6a8 <SX126xGetOperatingMode+0x14>)
 800a69a:	781b      	ldrb	r3, [r3, #0]
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a4:	4770      	bx	lr
 800a6a6:	bf00      	nop
 800a6a8:	20000438 	.word	0x20000438

0800a6ac <SX126xSetOperatingMode>:

void SX126xSetOperatingMode( RadioOperatingModes_t mode )
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	71fb      	strb	r3, [r7, #7]
    OperatingMode = mode;
 800a6b6:	4a04      	ldr	r2, [pc, #16]	; (800a6c8 <SX126xSetOperatingMode+0x1c>)
 800a6b8:	79fb      	ldrb	r3, [r7, #7]
 800a6ba:	7013      	strb	r3, [r2, #0]
            SX126xDbgPinTxWrite( 0 );
            SX126xDbgPinRxWrite( 0 );
            break;
    }
#endif
}
 800a6bc:	bf00      	nop
 800a6be:	370c      	adds	r7, #12
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr
 800a6c8:	20000438 	.word	0x20000438

0800a6cc <SX126xReset>:

void SX126xReset( void )
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	af00      	add	r7, sp, #0
    GpioInit( &SX126x.Reset, RADIO_RESET, PIN_OUTPUT, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
    DelayMs( 20 );
    GpioInit( &SX126x.Reset, RADIO_RESET, PIN_ANALOGIC, PIN_PUSH_PULL, PIN_NO_PULL, 0 ); // internal pull-up
    DelayMs( 10 );
    */
	GpioWrite(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, RESET);
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	2104      	movs	r1, #4
 800a6d4:	4807      	ldr	r0, [pc, #28]	; (800a6f4 <SX126xReset+0x28>)
 800a6d6:	f7ff ff5e 	bl	800a596 <GpioWrite>
	DelayMs(20);
 800a6da:	2014      	movs	r0, #20
 800a6dc:	f7ff ff50 	bl	800a580 <DelayMs>
	GpioWrite(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, SET);
 800a6e0:	2201      	movs	r2, #1
 800a6e2:	2104      	movs	r1, #4
 800a6e4:	4803      	ldr	r0, [pc, #12]	; (800a6f4 <SX126xReset+0x28>)
 800a6e6:	f7ff ff56 	bl	800a596 <GpioWrite>
	DelayMs(10);
 800a6ea:	200a      	movs	r0, #10
 800a6ec:	f7ff ff48 	bl	800a580 <DelayMs>
}
 800a6f0:	bf00      	nop
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	40021000 	.word	0x40021000

0800a6f8 <SX126xWaitOnBusy>:

void SX126xWaitOnBusy( void )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	af00      	add	r7, sp, #0
	while(RADIO_BUSY());
 800a6fc:	bf00      	nop
 800a6fe:	2110      	movs	r1, #16
 800a700:	4804      	ldr	r0, [pc, #16]	; (800a714 <SX126xWaitOnBusy+0x1c>)
 800a702:	f7f9 f8a5 	bl	8003850 <HAL_GPIO_ReadPin>
 800a706:	4603      	mov	r3, r0
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d1f8      	bne.n	800a6fe <SX126xWaitOnBusy+0x6>
  //  while( GpioRead( &SX126x.BUSY ) == 1 );
}
 800a70c:	bf00      	nop
 800a70e:	bf00      	nop
 800a710:	bd80      	pop	{r7, pc}
 800a712:	bf00      	nop
 800a714:	40021000 	.word	0x40021000

0800a718 <SX126xWakeup>:

void SX126xWakeup( void )
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	af00      	add	r7, sp, #0
    Sx126x_SpiInOut( &SX126x.Spi, 0x00 );

    GpioWrite( &SX126x.Spi.Nss, 1 );
    */

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a71c:	2200      	movs	r2, #0
 800a71e:	2120      	movs	r1, #32
 800a720:	480a      	ldr	r0, [pc, #40]	; (800a74c <SX126xWakeup+0x34>)
 800a722:	f7ff ff38 	bl	800a596 <GpioWrite>
    Sx126x_SpiInOut( RADIO_GET_STATUS );
 800a726:	20c0      	movs	r0, #192	; 0xc0
 800a728:	f7ff ff58 	bl	800a5dc <Sx126x_SpiInOut>
    Sx126x_SpiInOut( 0x00 );
 800a72c:	2000      	movs	r0, #0
 800a72e:	f7ff ff55 	bl	800a5dc <Sx126x_SpiInOut>
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a732:	2201      	movs	r2, #1
 800a734:	2120      	movs	r1, #32
 800a736:	4805      	ldr	r0, [pc, #20]	; (800a74c <SX126xWakeup+0x34>)
 800a738:	f7ff ff2d 	bl	800a596 <GpioWrite>


    // Wait for chip to be ready.
    SX126xWaitOnBusy( );
 800a73c:	f7ff ffdc 	bl	800a6f8 <SX126xWaitOnBusy>

    // Update operating mode context variable
    SX126xSetOperatingMode( MODE_STDBY_RC );
 800a740:	2001      	movs	r0, #1
 800a742:	f7ff ffb3 	bl	800a6ac <SX126xSetOperatingMode>

    // CRITICAL_SECTION_END( );
}
 800a746:	bf00      	nop
 800a748:	bd80      	pop	{r7, pc}
 800a74a:	bf00      	nop
 800a74c:	40020800 	.word	0x40020800

0800a750 <SX126xWriteCommand>:

void SX126xWriteCommand( RadioCommands_t command, uint8_t *buffer, uint16_t size )
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	4603      	mov	r3, r0
 800a758:	6039      	str	r1, [r7, #0]
 800a75a:	71fb      	strb	r3, [r7, #7]
 800a75c:	4613      	mov	r3, r2
 800a75e:	80bb      	strh	r3, [r7, #4]
	SX126xWaitOnBusy( );
 800a760:	f7ff ffca 	bl	800a6f8 <SX126xWaitOnBusy>

    // GpioWrite( &SX126x.Spi.Nss, 0 );
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a764:	2200      	movs	r2, #0
 800a766:	2120      	movs	r1, #32
 800a768:	4810      	ldr	r0, [pc, #64]	; (800a7ac <SX126xWriteCommand+0x5c>)
 800a76a:	f7ff ff14 	bl	800a596 <GpioWrite>

    // Sx126x_SpiInOut( &SX126x.Spi, ( uint8_t )command );
    Sx126x_SpiInOut(( uint8_t )command);
 800a76e:	79fb      	ldrb	r3, [r7, #7]
 800a770:	4618      	mov	r0, r3
 800a772:	f7ff ff33 	bl	800a5dc <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &hspi1, ( uint8_t )command  );

    for( uint16_t i = 0; i < size; i++ )
 800a776:	2300      	movs	r3, #0
 800a778:	81fb      	strh	r3, [r7, #14]
 800a77a:	e009      	b.n	800a790 <SX126xWriteCommand+0x40>
    {
    	Sx126x_SpiInOut( buffer[i]  );
 800a77c:	89fb      	ldrh	r3, [r7, #14]
 800a77e:	683a      	ldr	r2, [r7, #0]
 800a780:	4413      	add	r3, r2
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	4618      	mov	r0, r3
 800a786:	f7ff ff29 	bl	800a5dc <Sx126x_SpiInOut>
    for( uint16_t i = 0; i < size; i++ )
 800a78a:	89fb      	ldrh	r3, [r7, #14]
 800a78c:	3301      	adds	r3, #1
 800a78e:	81fb      	strh	r3, [r7, #14]
 800a790:	89fa      	ldrh	r2, [r7, #14]
 800a792:	88bb      	ldrh	r3, [r7, #4]
 800a794:	429a      	cmp	r2, r3
 800a796:	d3f1      	bcc.n	800a77c <SX126xWriteCommand+0x2c>
        // Sx126x_SpiInOut( &SX126x.Spi, buffer[i] );
    }

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a798:	2201      	movs	r2, #1
 800a79a:	2120      	movs	r1, #32
 800a79c:	4803      	ldr	r0, [pc, #12]	; (800a7ac <SX126xWriteCommand+0x5c>)
 800a79e:	f7ff fefa 	bl	800a596 <GpioWrite>
   //  GpioWrite( &SX126x.Spi.Nss, 1 );

}
 800a7a2:	bf00      	nop
 800a7a4:	3710      	adds	r7, #16
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}
 800a7aa:	bf00      	nop
 800a7ac:	40020800 	.word	0x40020800

0800a7b0 <SX126xReadCommand>:

uint8_t SX126xReadCommand( RadioCommands_t command, uint8_t *buffer, uint16_t size )
{
 800a7b0:	b590      	push	{r4, r7, lr}
 800a7b2:	b085      	sub	sp, #20
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	6039      	str	r1, [r7, #0]
 800a7ba:	71fb      	strb	r3, [r7, #7]
 800a7bc:	4613      	mov	r3, r2
 800a7be:	80bb      	strh	r3, [r7, #4]
    uint8_t status = 0;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	737b      	strb	r3, [r7, #13]

    SX126xWaitOnBusy( );
 800a7c4:	f7ff ff98 	bl	800a6f8 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	2120      	movs	r1, #32
 800a7cc:	4813      	ldr	r0, [pc, #76]	; (800a81c <SX126xReadCommand+0x6c>)
 800a7ce:	f7ff fee2 	bl	800a596 <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( ( uint8_t )command  );
 800a7d2:	79fb      	ldrb	r3, [r7, #7]
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f7ff ff01 	bl	800a5dc <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, ( uint8_t )command );
    status = Sx126x_SpiInOut( 0x00  );
 800a7da:	2000      	movs	r0, #0
 800a7dc:	f7ff fefe 	bl	800a5dc <Sx126x_SpiInOut>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	737b      	strb	r3, [r7, #13]
    // status = Sx126x_SpiInOut( &SX126x.Spi, 0x00 );
    for( uint16_t i = 0; i < size; i++ )
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	81fb      	strh	r3, [r7, #14]
 800a7e8:	e00a      	b.n	800a800 <SX126xReadCommand+0x50>
    {
    	buffer[i] = Sx126x_SpiInOut( 0x00 );
 800a7ea:	89fb      	ldrh	r3, [r7, #14]
 800a7ec:	683a      	ldr	r2, [r7, #0]
 800a7ee:	18d4      	adds	r4, r2, r3
 800a7f0:	2000      	movs	r0, #0
 800a7f2:	f7ff fef3 	bl	800a5dc <Sx126x_SpiInOut>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	7023      	strb	r3, [r4, #0]
    for( uint16_t i = 0; i < size; i++ )
 800a7fa:	89fb      	ldrh	r3, [r7, #14]
 800a7fc:	3301      	adds	r3, #1
 800a7fe:	81fb      	strh	r3, [r7, #14]
 800a800:	89fa      	ldrh	r2, [r7, #14]
 800a802:	88bb      	ldrh	r3, [r7, #4]
 800a804:	429a      	cmp	r2, r3
 800a806:	d3f0      	bcc.n	800a7ea <SX126xReadCommand+0x3a>
       // buffer[i] = Sx126x_SpiInOut( &SX126x.Spi, 0 );
    }

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a808:	2201      	movs	r2, #1
 800a80a:	2120      	movs	r1, #32
 800a80c:	4803      	ldr	r0, [pc, #12]	; (800a81c <SX126xReadCommand+0x6c>)
 800a80e:	f7ff fec2 	bl	800a596 <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 1 );

    return status;
 800a812:	7b7b      	ldrb	r3, [r7, #13]
}
 800a814:	4618      	mov	r0, r3
 800a816:	3714      	adds	r7, #20
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd90      	pop	{r4, r7, pc}
 800a81c:	40020800 	.word	0x40020800

0800a820 <SX126xWriteRegisters>:

void SX126xWriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b084      	sub	sp, #16
 800a824:	af00      	add	r7, sp, #0
 800a826:	4603      	mov	r3, r0
 800a828:	6039      	str	r1, [r7, #0]
 800a82a:	80fb      	strh	r3, [r7, #6]
 800a82c:	4613      	mov	r3, r2
 800a82e:	80bb      	strh	r3, [r7, #4]
	SX126xWaitOnBusy( );
 800a830:	f7ff ff62 	bl	800a6f8 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a834:	2200      	movs	r2, #0
 800a836:	2120      	movs	r1, #32
 800a838:	4816      	ldr	r0, [pc, #88]	; (800a894 <SX126xWriteRegisters+0x74>)
 800a83a:	f7ff feac 	bl	800a596 <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 0 );
    
    Sx126x_SpiInOut( RADIO_WRITE_REGISTER );
 800a83e:	200d      	movs	r0, #13
 800a840:	f7ff fecc 	bl	800a5dc <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, RADIO_WRITE_REGISTER );
    Sx126x_SpiInOut( ( address & 0xFF00 ) >> 8 );
 800a844:	88fb      	ldrh	r3, [r7, #6]
 800a846:	0a1b      	lsrs	r3, r3, #8
 800a848:	b29b      	uxth	r3, r3
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	4618      	mov	r0, r3
 800a84e:	f7ff fec5 	bl	800a5dc <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, ( address & 0xFF00 ) >> 8 );
    Sx126x_SpiInOut( address & 0x00FF );
 800a852:	88fb      	ldrh	r3, [r7, #6]
 800a854:	b2db      	uxtb	r3, r3
 800a856:	4618      	mov	r0, r3
 800a858:	f7ff fec0 	bl	800a5dc <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, address & 0x00FF );
    
    for( uint16_t i = 0; i < size; i++ )
 800a85c:	2300      	movs	r3, #0
 800a85e:	81fb      	strh	r3, [r7, #14]
 800a860:	e009      	b.n	800a876 <SX126xWriteRegisters+0x56>
    {
    	Sx126x_SpiInOut( buffer[i] );
 800a862:	89fb      	ldrh	r3, [r7, #14]
 800a864:	683a      	ldr	r2, [r7, #0]
 800a866:	4413      	add	r3, r2
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	4618      	mov	r0, r3
 800a86c:	f7ff feb6 	bl	800a5dc <Sx126x_SpiInOut>
    for( uint16_t i = 0; i < size; i++ )
 800a870:	89fb      	ldrh	r3, [r7, #14]
 800a872:	3301      	adds	r3, #1
 800a874:	81fb      	strh	r3, [r7, #14]
 800a876:	89fa      	ldrh	r2, [r7, #14]
 800a878:	88bb      	ldrh	r3, [r7, #4]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d3f1      	bcc.n	800a862 <SX126xWriteRegisters+0x42>
       // Sx126x_SpiInOut( &SX126x.Spi, buffer[i] );
    }

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a87e:	2201      	movs	r2, #1
 800a880:	2120      	movs	r1, #32
 800a882:	4804      	ldr	r0, [pc, #16]	; (800a894 <SX126xWriteRegisters+0x74>)
 800a884:	f7ff fe87 	bl	800a596 <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 1 );

    SX126xWaitOnBusy( );
 800a888:	f7ff ff36 	bl	800a6f8 <SX126xWaitOnBusy>
}
 800a88c:	bf00      	nop
 800a88e:	3710      	adds	r7, #16
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}
 800a894:	40020800 	.word	0x40020800

0800a898 <SX126xWriteRegister>:

void SX126xWriteRegister( uint16_t address, uint8_t value )
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b082      	sub	sp, #8
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	4603      	mov	r3, r0
 800a8a0:	460a      	mov	r2, r1
 800a8a2:	80fb      	strh	r3, [r7, #6]
 800a8a4:	4613      	mov	r3, r2
 800a8a6:	717b      	strb	r3, [r7, #5]
    SX126xWriteRegisters( address, &value, 1 );
 800a8a8:	1d79      	adds	r1, r7, #5
 800a8aa:	88fb      	ldrh	r3, [r7, #6]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7ff ffb6 	bl	800a820 <SX126xWriteRegisters>
}
 800a8b4:	bf00      	nop
 800a8b6:	3708      	adds	r7, #8
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <SX126xReadRegisters>:

void SX126xReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a8bc:	b590      	push	{r4, r7, lr}
 800a8be:	b085      	sub	sp, #20
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	6039      	str	r1, [r7, #0]
 800a8c6:	80fb      	strh	r3, [r7, #6]
 800a8c8:	4613      	mov	r3, r2
 800a8ca:	80bb      	strh	r3, [r7, #4]
	SX126xWaitOnBusy( );
 800a8cc:	f7ff ff14 	bl	800a6f8 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	2120      	movs	r1, #32
 800a8d4:	4817      	ldr	r0, [pc, #92]	; (800a934 <SX126xReadRegisters+0x78>)
 800a8d6:	f7ff fe5e 	bl	800a596 <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( RADIO_READ_REGISTER );
 800a8da:	201d      	movs	r0, #29
 800a8dc:	f7ff fe7e 	bl	800a5dc <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, RADIO_READ_REGISTER );
    Sx126x_SpiInOut(  ( address & 0xFF00 ) >> 8 );
 800a8e0:	88fb      	ldrh	r3, [r7, #6]
 800a8e2:	0a1b      	lsrs	r3, r3, #8
 800a8e4:	b29b      	uxth	r3, r3
 800a8e6:	b2db      	uxtb	r3, r3
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	f7ff fe77 	bl	800a5dc <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, ( address & 0xFF00 ) >> 8 );
    Sx126x_SpiInOut( address & 0x00FF );
 800a8ee:	88fb      	ldrh	r3, [r7, #6]
 800a8f0:	b2db      	uxtb	r3, r3
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f7ff fe72 	bl	800a5dc <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, address & 0x00FF );
    Sx126x_SpiInOut( 0x00 );
 800a8f8:	2000      	movs	r0, #0
 800a8fa:	f7ff fe6f 	bl	800a5dc <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, 0 );
    for( uint16_t i = 0; i < size; i++ )
 800a8fe:	2300      	movs	r3, #0
 800a900:	81fb      	strh	r3, [r7, #14]
 800a902:	e00a      	b.n	800a91a <SX126xReadRegisters+0x5e>
    {
    	buffer[i] = Sx126x_SpiInOut( 0x00 );
 800a904:	89fb      	ldrh	r3, [r7, #14]
 800a906:	683a      	ldr	r2, [r7, #0]
 800a908:	18d4      	adds	r4, r2, r3
 800a90a:	2000      	movs	r0, #0
 800a90c:	f7ff fe66 	bl	800a5dc <Sx126x_SpiInOut>
 800a910:	4603      	mov	r3, r0
 800a912:	7023      	strb	r3, [r4, #0]
    for( uint16_t i = 0; i < size; i++ )
 800a914:	89fb      	ldrh	r3, [r7, #14]
 800a916:	3301      	adds	r3, #1
 800a918:	81fb      	strh	r3, [r7, #14]
 800a91a:	89fa      	ldrh	r2, [r7, #14]
 800a91c:	88bb      	ldrh	r3, [r7, #4]
 800a91e:	429a      	cmp	r2, r3
 800a920:	d3f0      	bcc.n	800a904 <SX126xReadRegisters+0x48>
        //buffer[i] = Sx126x_SpiInOut( &SX126x.Spi, 0 );
    }
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a922:	2201      	movs	r2, #1
 800a924:	2120      	movs	r1, #32
 800a926:	4803      	ldr	r0, [pc, #12]	; (800a934 <SX126xReadRegisters+0x78>)
 800a928:	f7ff fe35 	bl	800a596 <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 1 );
}
 800a92c:	bf00      	nop
 800a92e:	3714      	adds	r7, #20
 800a930:	46bd      	mov	sp, r7
 800a932:	bd90      	pop	{r4, r7, pc}
 800a934:	40020800 	.word	0x40020800

0800a938 <SX126xReadRegister>:

uint8_t SX126xReadRegister( uint16_t address )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	4603      	mov	r3, r0
 800a940:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    SX126xReadRegisters( address, &data, 1 );
 800a942:	f107 010f 	add.w	r1, r7, #15
 800a946:	88fb      	ldrh	r3, [r7, #6]
 800a948:	2201      	movs	r2, #1
 800a94a:	4618      	mov	r0, r3
 800a94c:	f7ff ffb6 	bl	800a8bc <SX126xReadRegisters>
    return data;
 800a950:	7bfb      	ldrb	r3, [r7, #15]
}
 800a952:	4618      	mov	r0, r3
 800a954:	3710      	adds	r7, #16
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}
	...

0800a95c <SX126xWriteBuffer>:

void SX126xWriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b084      	sub	sp, #16
 800a960:	af00      	add	r7, sp, #0
 800a962:	4603      	mov	r3, r0
 800a964:	6039      	str	r1, [r7, #0]
 800a966:	71fb      	strb	r3, [r7, #7]
 800a968:	4613      	mov	r3, r2
 800a96a:	71bb      	strb	r3, [r7, #6]
	SX126xWaitOnBusy( );
 800a96c:	f7ff fec4 	bl	800a6f8 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a970:	2200      	movs	r2, #0
 800a972:	2120      	movs	r1, #32
 800a974:	4812      	ldr	r0, [pc, #72]	; (800a9c0 <SX126xWriteBuffer+0x64>)
 800a976:	f7ff fe0e 	bl	800a596 <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( RADIO_WRITE_BUFFER );
 800a97a:	200e      	movs	r0, #14
 800a97c:	f7ff fe2e 	bl	800a5dc <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, RADIO_WRITE_BUFFER );
    Sx126x_SpiInOut( offset );
 800a980:	79fb      	ldrb	r3, [r7, #7]
 800a982:	4618      	mov	r0, r3
 800a984:	f7ff fe2a 	bl	800a5dc <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, offset );
    for( uint16_t i = 0; i < size; i++ )
 800a988:	2300      	movs	r3, #0
 800a98a:	81fb      	strh	r3, [r7, #14]
 800a98c:	e009      	b.n	800a9a2 <SX126xWriteBuffer+0x46>
    {
    	Sx126x_SpiInOut( buffer[i] );
 800a98e:	89fb      	ldrh	r3, [r7, #14]
 800a990:	683a      	ldr	r2, [r7, #0]
 800a992:	4413      	add	r3, r2
 800a994:	781b      	ldrb	r3, [r3, #0]
 800a996:	4618      	mov	r0, r3
 800a998:	f7ff fe20 	bl	800a5dc <Sx126x_SpiInOut>
    for( uint16_t i = 0; i < size; i++ )
 800a99c:	89fb      	ldrh	r3, [r7, #14]
 800a99e:	3301      	adds	r3, #1
 800a9a0:	81fb      	strh	r3, [r7, #14]
 800a9a2:	79bb      	ldrb	r3, [r7, #6]
 800a9a4:	b29b      	uxth	r3, r3
 800a9a6:	89fa      	ldrh	r2, [r7, #14]
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d3f0      	bcc.n	800a98e <SX126xWriteBuffer+0x32>
        // Sx126x_SpiInOut( &SX126x.Spi, buffer[i] );
    }
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	2120      	movs	r1, #32
 800a9b0:	4803      	ldr	r0, [pc, #12]	; (800a9c0 <SX126xWriteBuffer+0x64>)
 800a9b2:	f7ff fdf0 	bl	800a596 <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 1 );
}
 800a9b6:	bf00      	nop
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}
 800a9be:	bf00      	nop
 800a9c0:	40020800 	.word	0x40020800

0800a9c4 <SX126xReadBuffer>:

void SX126xReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a9c4:	b590      	push	{r4, r7, lr}
 800a9c6:	b085      	sub	sp, #20
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	6039      	str	r1, [r7, #0]
 800a9ce:	71fb      	strb	r3, [r7, #7]
 800a9d0:	4613      	mov	r3, r2
 800a9d2:	71bb      	strb	r3, [r7, #6]
	SX126xWaitOnBusy( );
 800a9d4:	f7ff fe90 	bl	800a6f8 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a9d8:	2200      	movs	r2, #0
 800a9da:	2120      	movs	r1, #32
 800a9dc:	4814      	ldr	r0, [pc, #80]	; (800aa30 <SX126xReadBuffer+0x6c>)
 800a9de:	f7ff fdda 	bl	800a596 <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( RADIO_READ_BUFFER );
 800a9e2:	201e      	movs	r0, #30
 800a9e4:	f7ff fdfa 	bl	800a5dc <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, RADIO_READ_BUFFER );
    Sx126x_SpiInOut( offset );
 800a9e8:	79fb      	ldrb	r3, [r7, #7]
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f7ff fdf6 	bl	800a5dc <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, offset );
    Sx126x_SpiInOut( 0x00 );
 800a9f0:	2000      	movs	r0, #0
 800a9f2:	f7ff fdf3 	bl	800a5dc <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, 0 );
    for( uint16_t i = 0; i < size; i++ )
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	81fb      	strh	r3, [r7, #14]
 800a9fa:	e00a      	b.n	800aa12 <SX126xReadBuffer+0x4e>
    {
    	buffer[i] = Sx126x_SpiInOut( 0x00 );
 800a9fc:	89fb      	ldrh	r3, [r7, #14]
 800a9fe:	683a      	ldr	r2, [r7, #0]
 800aa00:	18d4      	adds	r4, r2, r3
 800aa02:	2000      	movs	r0, #0
 800aa04:	f7ff fdea 	bl	800a5dc <Sx126x_SpiInOut>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	7023      	strb	r3, [r4, #0]
    for( uint16_t i = 0; i < size; i++ )
 800aa0c:	89fb      	ldrh	r3, [r7, #14]
 800aa0e:	3301      	adds	r3, #1
 800aa10:	81fb      	strh	r3, [r7, #14]
 800aa12:	79bb      	ldrb	r3, [r7, #6]
 800aa14:	b29b      	uxth	r3, r3
 800aa16:	89fa      	ldrh	r2, [r7, #14]
 800aa18:	429a      	cmp	r2, r3
 800aa1a:	d3ef      	bcc.n	800a9fc <SX126xReadBuffer+0x38>
        // buffer[i] = Sx126x_SpiInOut( &SX126x.Spi, 0 );
    }
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	2120      	movs	r1, #32
 800aa20:	4803      	ldr	r0, [pc, #12]	; (800aa30 <SX126xReadBuffer+0x6c>)
 800aa22:	f7ff fdb8 	bl	800a596 <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 1 );
}
 800aa26:	bf00      	nop
 800aa28:	3714      	adds	r7, #20
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd90      	pop	{r4, r7, pc}
 800aa2e:	bf00      	nop
 800aa30:	40020800 	.word	0x40020800

0800aa34 <SX126xSetRfTxPower>:

void SX126xSetRfTxPower( int8_t power )
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b082      	sub	sp, #8
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	71fb      	strb	r3, [r7, #7]
    SX126xSetTxParams( power, RADIO_RAMP_40_US );
 800aa3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa42:	2102      	movs	r1, #2
 800aa44:	4618      	mov	r0, r3
 800aa46:	f001 fb55 	bl	800c0f4 <SX126xSetTxParams>
}
 800aa4a:	bf00      	nop
 800aa4c:	3708      	adds	r7, #8
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}
	...

0800aa54 <SX126xGetDeviceId>:

uint8_t SX126xGetDeviceId( void )
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	af00      	add	r7, sp, #0
    if( GpioRead(RADIO_DEVICE_SEL_GPIO_Port, RADIO_DEVICE_SEL_Pin) == 1 )
 800aa58:	2108      	movs	r1, #8
 800aa5a:	4805      	ldr	r0, [pc, #20]	; (800aa70 <SX126xGetDeviceId+0x1c>)
 800aa5c:	f7ff fdad 	bl	800a5ba <GpioRead>
 800aa60:	4603      	mov	r3, r0
 800aa62:	2b01      	cmp	r3, #1
 800aa64:	d101      	bne.n	800aa6a <SX126xGetDeviceId+0x16>
    {
        return SX1261;
 800aa66:	2301      	movs	r3, #1
 800aa68:	e000      	b.n	800aa6c <SX126xGetDeviceId+0x18>
    }
    else
    {
        return SX1262;
 800aa6a:	2302      	movs	r3, #2
    }
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	bd80      	pop	{r7, pc}
 800aa70:	40021000 	.word	0x40021000

0800aa74 <SX126xAntSwOn>:

void SX126xAntSwOn( void )
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	af00      	add	r7, sp, #0
	GpioWrite(RADIO_ANT_SW_GPIO_Port, RADIO_ANT_SW_Pin, SET);
 800aa78:	2201      	movs	r2, #1
 800aa7a:	2120      	movs	r1, #32
 800aa7c:	4802      	ldr	r0, [pc, #8]	; (800aa88 <SX126xAntSwOn+0x14>)
 800aa7e:	f7ff fd8a 	bl	800a596 <GpioWrite>
    // GpioInit( &AntPow, RADIO_ANT_SWITCH_POWER, PIN_OUTPUT, PIN_PUSH_PULL, PIN_PULL_UP, 1 );
}
 800aa82:	bf00      	nop
 800aa84:	bd80      	pop	{r7, pc}
 800aa86:	bf00      	nop
 800aa88:	40021000 	.word	0x40021000

0800aa8c <SX126xAntSwOff>:

void SX126xAntSwOff( void )
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	af00      	add	r7, sp, #0
	GpioWrite(RADIO_ANT_SW_GPIO_Port, RADIO_ANT_SW_Pin, RESET);
 800aa90:	2200      	movs	r2, #0
 800aa92:	2120      	movs	r1, #32
 800aa94:	4802      	ldr	r0, [pc, #8]	; (800aaa0 <SX126xAntSwOff+0x14>)
 800aa96:	f7ff fd7e 	bl	800a596 <GpioWrite>
    // GpioInit( &AntPow, RADIO_ANT_SWITCH_POWER, PIN_ANALOGIC, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
}
 800aa9a:	bf00      	nop
 800aa9c:	bd80      	pop	{r7, pc}
 800aa9e:	bf00      	nop
 800aaa0:	40021000 	.word	0x40021000

0800aaa4 <RadioGetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b085      	sub	sp, #20
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d101      	bne.n	800aab6 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800aab2:	231f      	movs	r3, #31
 800aab4:	e01f      	b.n	800aaf6 <RadioGetFskBandwidthRegValue+0x52>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 800aab6:	2300      	movs	r3, #0
 800aab8:	73fb      	strb	r3, [r7, #15]
 800aaba:	e018      	b.n	800aaee <RadioGetFskBandwidthRegValue+0x4a>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
 800aabe:	4a11      	ldr	r2, [pc, #68]	; (800ab04 <RadioGetFskBandwidthRegValue+0x60>)
 800aac0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d30e      	bcc.n	800aae8 <RadioGetFskBandwidthRegValue+0x44>
 800aaca:	7bfb      	ldrb	r3, [r7, #15]
 800aacc:	3301      	adds	r3, #1
 800aace:	4a0d      	ldr	r2, [pc, #52]	; (800ab04 <RadioGetFskBandwidthRegValue+0x60>)
 800aad0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d206      	bcs.n	800aae8 <RadioGetFskBandwidthRegValue+0x44>
        {
            return FskBandwidths[i+1].RegValue;
 800aada:	7bfb      	ldrb	r3, [r7, #15]
 800aadc:	3301      	adds	r3, #1
 800aade:	4a09      	ldr	r2, [pc, #36]	; (800ab04 <RadioGetFskBandwidthRegValue+0x60>)
 800aae0:	00db      	lsls	r3, r3, #3
 800aae2:	4413      	add	r3, r2
 800aae4:	791b      	ldrb	r3, [r3, #4]
 800aae6:	e006      	b.n	800aaf6 <RadioGetFskBandwidthRegValue+0x52>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 800aae8:	7bfb      	ldrb	r3, [r7, #15]
 800aaea:	3301      	adds	r3, #1
 800aaec:	73fb      	strb	r3, [r7, #15]
 800aaee:	7bfb      	ldrb	r3, [r7, #15]
 800aaf0:	2b14      	cmp	r3, #20
 800aaf2:	d9e3      	bls.n	800aabc <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800aaf4:	e7fe      	b.n	800aaf4 <RadioGetFskBandwidthRegValue+0x50>
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3714      	adds	r7, #20
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr
 800ab02:	bf00      	nop
 800ab04:	08013938 	.word	0x08013938

0800ab08 <RadioInit>:

void RadioInit( RadioEvents_t *events )
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b082      	sub	sp, #8
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 800ab10:	4a14      	ldr	r2, [pc, #80]	; (800ab64 <RadioInit+0x5c>)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6013      	str	r3, [r2, #0]

    SX126xInit( );
 800ab16:	f000 ff61 	bl	800b9dc <SX126xInit>
    SX126xSetStandby( STDBY_RC );
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	f001 f8ba 	bl	800bc94 <SX126xSetStandby>
    SX126xSetRegulatorMode( USE_DCDC );
 800ab20:	2001      	movs	r0, #1
 800ab22:	f001 f9c0 	bl	800bea6 <SX126xSetRegulatorMode>

    SX126xSetBufferBaseAddress( 0x00, 0x00 );
 800ab26:	2100      	movs	r1, #0
 800ab28:	2000      	movs	r0, #0
 800ab2a:	f001 fc41 	bl	800c3b0 <SX126xSetBufferBaseAddress>
    SX126xSetTxParams( 0, RADIO_RAMP_200_US );
 800ab2e:	2104      	movs	r1, #4
 800ab30:	2000      	movs	r0, #0
 800ab32:	f001 fadf 	bl	800c0f4 <SX126xSetTxParams>
    SX126xSetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800ab36:	2300      	movs	r3, #0
 800ab38:	2200      	movs	r2, #0
 800ab3a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800ab3e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800ab42:	f001 fa27 	bl	800bf94 <SX126xSetDioIrqParams>

    // Add registers to the retention list (4 is the maximum possible number)
    RadioAddRegisterToRetentionList( REG_RX_GAIN );
 800ab46:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800ab4a:	f000 fd10 	bl	800b56e <RadioAddRegisterToRetentionList>
    RadioAddRegisterToRetentionList( REG_TX_MODULATION );
 800ab4e:	f640 0089 	movw	r0, #2185	; 0x889
 800ab52:	f000 fd0c 	bl	800b56e <RadioAddRegisterToRetentionList>

    // Initialize driver timeout timers
   // TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
   // TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );

    IrqFired = false;
 800ab56:	4b04      	ldr	r3, [pc, #16]	; (800ab68 <RadioInit+0x60>)
 800ab58:	2200      	movs	r2, #0
 800ab5a:	701a      	strb	r2, [r3, #0]
}
 800ab5c:	bf00      	nop
 800ab5e:	3708      	adds	r7, #8
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	20000560 	.word	0x20000560
 800ab68:	2000055b 	.word	0x2000055b

0800ab6c <RadioGetStatus>:

RadioState_t RadioGetStatus( void )
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	af00      	add	r7, sp, #0
    switch( SX126xGetOperatingMode( ) )
 800ab70:	f7ff fd90 	bl	800a694 <SX126xGetOperatingMode>
 800ab74:	4603      	mov	r3, r0
 800ab76:	2b07      	cmp	r3, #7
 800ab78:	d00a      	beq.n	800ab90 <RadioGetStatus+0x24>
 800ab7a:	2b07      	cmp	r3, #7
 800ab7c:	dc0a      	bgt.n	800ab94 <RadioGetStatus+0x28>
 800ab7e:	2b04      	cmp	r3, #4
 800ab80:	d002      	beq.n	800ab88 <RadioGetStatus+0x1c>
 800ab82:	2b05      	cmp	r3, #5
 800ab84:	d002      	beq.n	800ab8c <RadioGetStatus+0x20>
 800ab86:	e005      	b.n	800ab94 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 800ab88:	2302      	movs	r3, #2
 800ab8a:	e004      	b.n	800ab96 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	e002      	b.n	800ab96 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 800ab90:	2303      	movs	r3, #3
 800ab92:	e000      	b.n	800ab96 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 800ab94:	2300      	movs	r3, #0
    }
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	bd80      	pop	{r7, pc}
	...

0800ab9c <RadioSetModem>:

void RadioSetModem( RadioModems_t modem )
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	4603      	mov	r3, r0
 800aba4:	71fb      	strb	r3, [r7, #7]
    switch( modem )
 800aba6:	79fb      	ldrb	r3, [r7, #7]
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d006      	beq.n	800abba <RadioSetModem+0x1e>
    {
    default:
    case MODEM_FSK:
        SX126xSetPacketType( PACKET_TYPE_GFSK );
 800abac:	2000      	movs	r0, #0
 800abae:	f001 fa81 	bl	800c0b4 <SX126xSetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        RadioPublicNetwork.Current = false;
 800abb2:	4b0d      	ldr	r3, [pc, #52]	; (800abe8 <RadioSetModem+0x4c>)
 800abb4:	2200      	movs	r2, #0
 800abb6:	705a      	strb	r2, [r3, #1]
        break;
 800abb8:	e012      	b.n	800abe0 <RadioSetModem+0x44>
    case MODEM_LORA:
        SX126xSetPacketType( PACKET_TYPE_LORA );
 800abba:	2001      	movs	r0, #1
 800abbc:	f001 fa7a 	bl	800c0b4 <SX126xSetPacketType>
        // Public/Private network register is reset when switching modems
        if( RadioPublicNetwork.Current != RadioPublicNetwork.Previous )
 800abc0:	4b09      	ldr	r3, [pc, #36]	; (800abe8 <RadioSetModem+0x4c>)
 800abc2:	785a      	ldrb	r2, [r3, #1]
 800abc4:	4b08      	ldr	r3, [pc, #32]	; (800abe8 <RadioSetModem+0x4c>)
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	429a      	cmp	r2, r3
 800abca:	d008      	beq.n	800abde <RadioSetModem+0x42>
        {
            RadioPublicNetwork.Current = RadioPublicNetwork.Previous;
 800abcc:	4b06      	ldr	r3, [pc, #24]	; (800abe8 <RadioSetModem+0x4c>)
 800abce:	781a      	ldrb	r2, [r3, #0]
 800abd0:	4b05      	ldr	r3, [pc, #20]	; (800abe8 <RadioSetModem+0x4c>)
 800abd2:	705a      	strb	r2, [r3, #1]
            RadioSetPublicNetwork( RadioPublicNetwork.Current );
 800abd4:	4b04      	ldr	r3, [pc, #16]	; (800abe8 <RadioSetModem+0x4c>)
 800abd6:	785b      	ldrb	r3, [r3, #1]
 800abd8:	4618      	mov	r0, r3
 800abda:	f000 fdbf 	bl	800b75c <RadioSetPublicNetwork>
        }
        break;
 800abde:	bf00      	nop
    }
}
 800abe0:	bf00      	nop
 800abe2:	3708      	adds	r7, #8
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}
 800abe8:	2000055c 	.word	0x2000055c

0800abec <RadioSetChannel>:

void RadioSetChannel( uint32_t freq )
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
    SX126xSetRfFrequency( freq );
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f001 fa2b 	bl	800c050 <SX126xSetRfFrequency>
}
 800abfa:	bf00      	nop
 800abfc:	3708      	adds	r7, #8
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <RadioIsChannelFree>:

bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800ac02:	b580      	push	{r7, lr}
 800ac04:	b090      	sub	sp, #64	; 0x40
 800ac06:	af0a      	add	r7, sp, #40	; 0x28
 800ac08:	60f8      	str	r0, [r7, #12]
 800ac0a:	60b9      	str	r1, [r7, #8]
 800ac0c:	603b      	str	r3, [r7, #0]
 800ac0e:	4613      	mov	r3, r2
 800ac10:	80fb      	strh	r3, [r7, #6]
    bool     status           = true;
 800ac12:	2301      	movs	r3, #1
 800ac14:	75fb      	strb	r3, [r7, #23]
//   int16_t  rssi             = 0;
//    uint32_t carrierSenseTime = 0;

    RadioSetModem( MODEM_FSK );
 800ac16:	2000      	movs	r0, #0
 800ac18:	f7ff ffc0 	bl	800ab9c <RadioSetModem>

    RadioSetChannel( freq );
 800ac1c:	68f8      	ldr	r0, [r7, #12]
 800ac1e:	f7ff ffe5 	bl	800abec <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800ac22:	2301      	movs	r3, #1
 800ac24:	9309      	str	r3, [sp, #36]	; 0x24
 800ac26:	2300      	movs	r3, #0
 800ac28:	9308      	str	r3, [sp, #32]
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	9307      	str	r3, [sp, #28]
 800ac2e:	2300      	movs	r3, #0
 800ac30:	9306      	str	r3, [sp, #24]
 800ac32:	2300      	movs	r3, #0
 800ac34:	9305      	str	r3, [sp, #20]
 800ac36:	2300      	movs	r3, #0
 800ac38:	9304      	str	r3, [sp, #16]
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	9303      	str	r3, [sp, #12]
 800ac3e:	2300      	movs	r3, #0
 800ac40:	9302      	str	r3, [sp, #8]
 800ac42:	2303      	movs	r3, #3
 800ac44:	9301      	str	r3, [sp, #4]
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	9300      	str	r3, [sp, #0]
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	f44f 7216 	mov.w	r2, #600	; 0x258
 800ac50:	68b9      	ldr	r1, [r7, #8]
 800ac52:	2000      	movs	r0, #0
 800ac54:	f000 f824 	bl	800aca0 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 800ac58:	2000      	movs	r0, #0
 800ac5a:	f000 fc33 	bl	800b4c4 <RadioRx>

    DelayMs( 1 );
 800ac5e:	2001      	movs	r0, #1
 800ac60:	f7ff fc8e 	bl	800a580 <DelayMs>
            break;
        }
    }

 */
    RadioSleep( );
 800ac64:	f000 fc14 	bl	800b490 <RadioSleep>
    return status;
 800ac68:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3718      	adds	r7, #24
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}

0800ac72 <RadioRandom>:

uint32_t RadioRandom( void )
{
 800ac72:	b580      	push	{r7, lr}
 800ac74:	b082      	sub	sp, #8
 800ac76:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    RadioSetModem( MODEM_LORA );
 800ac7c:	2001      	movs	r0, #1
 800ac7e:	f7ff ff8d 	bl	800ab9c <RadioSetModem>

    // Disable LoRa modem interrupts
    SX126xSetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800ac82:	2300      	movs	r3, #0
 800ac84:	2200      	movs	r2, #0
 800ac86:	2100      	movs	r1, #0
 800ac88:	2000      	movs	r0, #0
 800ac8a:	f001 f983 	bl	800bf94 <SX126xSetDioIrqParams>

    rnd = SX126xGetRandom( );
 800ac8e:	f000 ff84 	bl	800bb9a <SX126xGetRandom>
 800ac92:	6078      	str	r0, [r7, #4]

    return rnd;
 800ac94:	687b      	ldr	r3, [r7, #4]
}
 800ac96:	4618      	mov	r0, r3
 800ac98:	3708      	adds	r7, #8
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	bd80      	pop	{r7, pc}
	...

0800aca0 <RadioSetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b086      	sub	sp, #24
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	60b9      	str	r1, [r7, #8]
 800aca8:	607a      	str	r2, [r7, #4]
 800acaa:	461a      	mov	r2, r3
 800acac:	4603      	mov	r3, r0
 800acae:	73fb      	strb	r3, [r7, #15]
 800acb0:	4613      	mov	r3, r2
 800acb2:	73bb      	strb	r3, [r7, #14]

    RxContinuous = rxContinuous;
 800acb4:	4a93      	ldr	r2, [pc, #588]	; (800af04 <RadioSetRxConfig+0x264>)
 800acb6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800acba:	7013      	strb	r3, [r2, #0]
    if( rxContinuous == true )
 800acbc:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d001      	beq.n	800acc8 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 800acc4:	2300      	movs	r3, #0
 800acc6:	853b      	strh	r3, [r7, #40]	; 0x28
    }
    if( fixLen == true )
 800acc8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800accc:	2b00      	cmp	r3, #0
 800acce:	d004      	beq.n	800acda <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 800acd0:	4a8d      	ldr	r2, [pc, #564]	; (800af08 <RadioSetRxConfig+0x268>)
 800acd2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800acd6:	7013      	strb	r3, [r2, #0]
 800acd8:	e002      	b.n	800ace0 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800acda:	4b8b      	ldr	r3, [pc, #556]	; (800af08 <RadioSetRxConfig+0x268>)
 800acdc:	22ff      	movs	r2, #255	; 0xff
 800acde:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800ace0:	7bfb      	ldrb	r3, [r7, #15]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d002      	beq.n	800acec <RadioSetRxConfig+0x4c>
 800ace6:	2b01      	cmp	r3, #1
 800ace8:	d071      	beq.n	800adce <RadioSetRxConfig+0x12e>
            // Timeout Max, Timeout handled directly in SetRx function
            RxTimeout = 0xFFFF;

            break;
    }
}
 800acea:	e106      	b.n	800aefa <RadioSetRxConfig+0x25a>
            SX126xSetStopRxTimerOnPreambleDetect( false );
 800acec:	2000      	movs	r0, #0
 800acee:	f001 f88c 	bl	800be0a <SX126xSetStopRxTimerOnPreambleDetect>
            SX126x.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800acf2:	4b86      	ldr	r3, [pc, #536]	; (800af0c <RadioSetRxConfig+0x26c>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.Gfsk.BitRate = datarate;
 800acfa:	4a84      	ldr	r2, [pc, #528]	; (800af0c <RadioSetRxConfig+0x26c>)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	62d3      	str	r3, [r2, #44]	; 0x2c
            SX126x.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800ad00:	4b82      	ldr	r3, [pc, #520]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad02:	220b      	movs	r2, #11
 800ad04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            SX126x.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth << 1 ); // SX126x badwidth is double sided
 800ad08:	68bb      	ldr	r3, [r7, #8]
 800ad0a:	005b      	lsls	r3, r3, #1
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	f7ff fec9 	bl	800aaa4 <RadioGetFskBandwidthRegValue>
 800ad12:	4603      	mov	r3, r0
 800ad14:	461a      	mov	r2, r3
 800ad16:	4b7d      	ldr	r3, [pc, #500]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            SX126x.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800ad1c:	4b7b      	ldr	r3, [pc, #492]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad1e:	2200      	movs	r2, #0
 800ad20:	701a      	strb	r2, [r3, #0]
            SX126x.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800ad22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad24:	00db      	lsls	r3, r3, #3
 800ad26:	b29a      	uxth	r2, r3
 800ad28:	4b78      	ldr	r3, [pc, #480]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad2a:	805a      	strh	r2, [r3, #2]
            SX126x.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800ad2c:	4b77      	ldr	r3, [pc, #476]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad2e:	2204      	movs	r2, #4
 800ad30:	711a      	strb	r2, [r3, #4]
            SX126x.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800ad32:	4b76      	ldr	r3, [pc, #472]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad34:	2218      	movs	r2, #24
 800ad36:	715a      	strb	r2, [r3, #5]
            SX126x.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800ad38:	4b74      	ldr	r3, [pc, #464]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	719a      	strb	r2, [r3, #6]
            SX126x.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800ad3e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ad42:	f083 0301 	eor.w	r3, r3, #1
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	461a      	mov	r2, r3
 800ad4a:	4b70      	ldr	r3, [pc, #448]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad4c:	71da      	strb	r2, [r3, #7]
            SX126x.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800ad4e:	4b6e      	ldr	r3, [pc, #440]	; (800af08 <RadioSetRxConfig+0x268>)
 800ad50:	781a      	ldrb	r2, [r3, #0]
 800ad52:	4b6e      	ldr	r3, [pc, #440]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad54:	721a      	strb	r2, [r3, #8]
            if( crcOn == true )
 800ad56:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d003      	beq.n	800ad66 <RadioSetRxConfig+0xc6>
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800ad5e:	4b6b      	ldr	r3, [pc, #428]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad60:	22f2      	movs	r2, #242	; 0xf2
 800ad62:	725a      	strb	r2, [r3, #9]
 800ad64:	e002      	b.n	800ad6c <RadioSetRxConfig+0xcc>
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800ad66:	4b69      	ldr	r3, [pc, #420]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad68:	2201      	movs	r2, #1
 800ad6a:	725a      	strb	r2, [r3, #9]
            SX126x.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800ad6c:	4b67      	ldr	r3, [pc, #412]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad6e:	2201      	movs	r2, #1
 800ad70:	729a      	strb	r2, [r3, #10]
            RadioStandby( );
 800ad72:	f000 fba0 	bl	800b4b6 <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800ad76:	4b65      	ldr	r3, [pc, #404]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	bf14      	ite	ne
 800ad80:	2301      	movne	r3, #1
 800ad82:	2300      	moveq	r3, #0
 800ad84:	b2db      	uxtb	r3, r3
 800ad86:	4618      	mov	r0, r3
 800ad88:	f7ff ff08 	bl	800ab9c <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 800ad8c:	4860      	ldr	r0, [pc, #384]	; (800af10 <RadioSetRxConfig+0x270>)
 800ad8e:	f001 fa0f 	bl	800c1b0 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 800ad92:	485e      	ldr	r0, [pc, #376]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ad94:	f001 fa7e 	bl	800c294 <SX126xSetPacketParams>
            SX126xSetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800ad98:	4a5e      	ldr	r2, [pc, #376]	; (800af14 <RadioSetRxConfig+0x274>)
 800ad9a:	f107 0310 	add.w	r3, r7, #16
 800ad9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ada2:	e883 0003 	stmia.w	r3, {r0, r1}
 800ada6:	f107 0310 	add.w	r3, r7, #16
 800adaa:	4618      	mov	r0, r3
 800adac:	f000 fe73 	bl	800ba96 <SX126xSetSyncWord>
            SX126xSetWhiteningSeed( 0x01FF );
 800adb0:	f240 10ff 	movw	r0, #511	; 0x1ff
 800adb4:	f000 febe 	bl	800bb34 <SX126xSetWhiteningSeed>
            RxTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 800adb8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800adba:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800adbe:	fb03 f202 	mul.w	r2, r3, r2
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	fbb2 f3f3 	udiv	r3, r2, r3
 800adc8:	4a53      	ldr	r2, [pc, #332]	; (800af18 <RadioSetRxConfig+0x278>)
 800adca:	6013      	str	r3, [r2, #0]
            break;
 800adcc:	e095      	b.n	800aefa <RadioSetRxConfig+0x25a>
            SX126xSetStopRxTimerOnPreambleDetect( false );
 800adce:	2000      	movs	r0, #0
 800add0:	f001 f81b 	bl	800be0a <SX126xSetStopRxTimerOnPreambleDetect>
            SX126x.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800add4:	4b4d      	ldr	r3, [pc, #308]	; (800af0c <RadioSetRxConfig+0x26c>)
 800add6:	2201      	movs	r2, #1
 800add8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	b2da      	uxtb	r2, r3
 800ade0:	4b4a      	ldr	r3, [pc, #296]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ade2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SX126x.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800ade6:	4a4d      	ldr	r2, [pc, #308]	; (800af1c <RadioSetRxConfig+0x27c>)
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	4413      	add	r3, r2
 800adec:	781a      	ldrb	r2, [r3, #0]
 800adee:	4b47      	ldr	r3, [pc, #284]	; (800af0c <RadioSetRxConfig+0x26c>)
 800adf0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            SX126x.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800adf4:	4a45      	ldr	r2, [pc, #276]	; (800af0c <RadioSetRxConfig+0x26c>)
 800adf6:	7bbb      	ldrb	r3, [r7, #14]
 800adf8:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d105      	bne.n	800ae0e <RadioSetRxConfig+0x16e>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2b0b      	cmp	r3, #11
 800ae06:	d008      	beq.n	800ae1a <RadioSetRxConfig+0x17a>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2b0c      	cmp	r3, #12
 800ae0c:	d005      	beq.n	800ae1a <RadioSetRxConfig+0x17a>
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	2b01      	cmp	r3, #1
 800ae12:	d107      	bne.n	800ae24 <RadioSetRxConfig+0x184>
            ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2b0c      	cmp	r3, #12
 800ae18:	d104      	bne.n	800ae24 <RadioSetRxConfig+0x184>
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800ae1a:	4b3c      	ldr	r3, [pc, #240]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae1c:	2201      	movs	r2, #1
 800ae1e:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800ae22:	e003      	b.n	800ae2c <RadioSetRxConfig+0x18c>
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800ae24:	4b39      	ldr	r3, [pc, #228]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae26:	2200      	movs	r2, #0
 800ae28:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
            SX126x.PacketParams.PacketType = PACKET_TYPE_LORA;
 800ae2c:	4b37      	ldr	r3, [pc, #220]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae2e:	2201      	movs	r2, #1
 800ae30:	701a      	strb	r2, [r3, #0]
            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800ae32:	4b36      	ldr	r3, [pc, #216]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ae38:	2b05      	cmp	r3, #5
 800ae3a:	d004      	beq.n	800ae46 <RadioSetRxConfig+0x1a6>
                ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800ae3c:	4b33      	ldr	r3, [pc, #204]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae3e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800ae42:	2b06      	cmp	r3, #6
 800ae44:	d10a      	bne.n	800ae5c <RadioSetRxConfig+0x1bc>
                if( preambleLen < 12 )
 800ae46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae48:	2b0b      	cmp	r3, #11
 800ae4a:	d803      	bhi.n	800ae54 <RadioSetRxConfig+0x1b4>
                    SX126x.PacketParams.Params.LoRa.PreambleLength = 12;
 800ae4c:	4b2f      	ldr	r3, [pc, #188]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae4e:	220c      	movs	r2, #12
 800ae50:	819a      	strh	r2, [r3, #12]
                if( preambleLen < 12 )
 800ae52:	e006      	b.n	800ae62 <RadioSetRxConfig+0x1c2>
                    SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ae54:	4a2d      	ldr	r2, [pc, #180]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae58:	8193      	strh	r3, [r2, #12]
                if( preambleLen < 12 )
 800ae5a:	e002      	b.n	800ae62 <RadioSetRxConfig+0x1c2>
                SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ae5c:	4a2b      	ldr	r2, [pc, #172]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae60:	8193      	strh	r3, [r2, #12]
            SX126x.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800ae62:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800ae66:	4b29      	ldr	r3, [pc, #164]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae68:	739a      	strb	r2, [r3, #14]
            SX126x.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800ae6a:	4b27      	ldr	r3, [pc, #156]	; (800af08 <RadioSetRxConfig+0x268>)
 800ae6c:	781a      	ldrb	r2, [r3, #0]
 800ae6e:	4b27      	ldr	r3, [pc, #156]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae70:	73da      	strb	r2, [r3, #15]
            SX126x.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800ae72:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800ae76:	4b25      	ldr	r3, [pc, #148]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae78:	741a      	strb	r2, [r3, #16]
            SX126x.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800ae7a:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 800ae7e:	4b23      	ldr	r3, [pc, #140]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae80:	745a      	strb	r2, [r3, #17]
            RadioStandby( );
 800ae82:	f000 fb18 	bl	800b4b6 <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800ae86:	4b21      	ldr	r3, [pc, #132]	; (800af0c <RadioSetRxConfig+0x26c>)
 800ae88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	bf14      	ite	ne
 800ae90:	2301      	movne	r3, #1
 800ae92:	2300      	moveq	r3, #0
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	4618      	mov	r0, r3
 800ae98:	f7ff fe80 	bl	800ab9c <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 800ae9c:	481c      	ldr	r0, [pc, #112]	; (800af10 <RadioSetRxConfig+0x270>)
 800ae9e:	f001 f987 	bl	800c1b0 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 800aea2:	481a      	ldr	r0, [pc, #104]	; (800af0c <RadioSetRxConfig+0x26c>)
 800aea4:	f001 f9f6 	bl	800c294 <SX126xSetPacketParams>
            SX126xSetLoRaSymbNumTimeout( symbTimeout );
 800aea8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800aeaa:	b2db      	uxtb	r3, r3
 800aeac:	4618      	mov	r0, r3
 800aeae:	f000 ffbb 	bl	800be28 <SX126xSetLoRaSymbNumTimeout>
            if( SX126x.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800aeb2:	4b16      	ldr	r3, [pc, #88]	; (800af0c <RadioSetRxConfig+0x26c>)
 800aeb4:	7c5b      	ldrb	r3, [r3, #17]
 800aeb6:	2b01      	cmp	r3, #1
 800aeb8:	d10d      	bne.n	800aed6 <RadioSetRxConfig+0x236>
                SX126xWriteRegister( REG_IQ_POLARITY, SX126xReadRegister( REG_IQ_POLARITY ) & ~( 1 << 2 ) );
 800aeba:	f240 7036 	movw	r0, #1846	; 0x736
 800aebe:	f7ff fd3b 	bl	800a938 <SX126xReadRegister>
 800aec2:	4603      	mov	r3, r0
 800aec4:	f023 0304 	bic.w	r3, r3, #4
 800aec8:	b2db      	uxtb	r3, r3
 800aeca:	4619      	mov	r1, r3
 800aecc:	f240 7036 	movw	r0, #1846	; 0x736
 800aed0:	f7ff fce2 	bl	800a898 <SX126xWriteRegister>
 800aed4:	e00c      	b.n	800aef0 <RadioSetRxConfig+0x250>
                SX126xWriteRegister( REG_IQ_POLARITY, SX126xReadRegister( REG_IQ_POLARITY ) | ( 1 << 2 ) );
 800aed6:	f240 7036 	movw	r0, #1846	; 0x736
 800aeda:	f7ff fd2d 	bl	800a938 <SX126xReadRegister>
 800aede:	4603      	mov	r3, r0
 800aee0:	f043 0304 	orr.w	r3, r3, #4
 800aee4:	b2db      	uxtb	r3, r3
 800aee6:	4619      	mov	r1, r3
 800aee8:	f240 7036 	movw	r0, #1846	; 0x736
 800aeec:	f7ff fcd4 	bl	800a898 <SX126xWriteRegister>
            RxTimeout = 0xFFFF;
 800aef0:	4b09      	ldr	r3, [pc, #36]	; (800af18 <RadioSetRxConfig+0x278>)
 800aef2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aef6:	601a      	str	r2, [r3, #0]
            break;
 800aef8:	bf00      	nop
}
 800aefa:	bf00      	nop
 800aefc:	3718      	adds	r7, #24
 800aefe:	46bd      	mov	sp, r7
 800af00:	bd80      	pop	{r7, pc}
 800af02:	bf00      	nop
 800af04:	20000444 	.word	0x20000444
 800af08:	2000000a 	.word	0x2000000a
 800af0c:	20000564 	.word	0x20000564
 800af10:	2000058c 	.word	0x2000058c
 800af14:	08013320 	.word	0x08013320
 800af18:	20000440 	.word	0x20000440
 800af1c:	080139e8 	.word	0x080139e8

0800af20 <RadioSetTxConfig>:
void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b086      	sub	sp, #24
 800af24:	af00      	add	r7, sp, #0
 800af26:	60ba      	str	r2, [r7, #8]
 800af28:	607b      	str	r3, [r7, #4]
 800af2a:	4603      	mov	r3, r0
 800af2c:	73fb      	strb	r3, [r7, #15]
 800af2e:	460b      	mov	r3, r1
 800af30:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 800af32:	7bfb      	ldrb	r3, [r7, #15]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d002      	beq.n	800af3e <RadioSetTxConfig+0x1e>
 800af38:	2b01      	cmp	r3, #1
 800af3a:	d063      	beq.n	800b004 <RadioSetTxConfig+0xe4>
 800af3c:	e0ce      	b.n	800b0dc <RadioSetTxConfig+0x1bc>
    {
        case MODEM_FSK:
            SX126x.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800af3e:	4b7f      	ldr	r3, [pc, #508]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af40:	2200      	movs	r2, #0
 800af42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.Gfsk.BitRate = datarate;
 800af46:	4a7d      	ldr	r2, [pc, #500]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af48:	6a3b      	ldr	r3, [r7, #32]
 800af4a:	62d3      	str	r3, [r2, #44]	; 0x2c

            SX126x.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800af4c:	4b7b      	ldr	r3, [pc, #492]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af4e:	220b      	movs	r2, #11
 800af50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            SX126x.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth << 1 ); // SX126x badwidth is double sided
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	005b      	lsls	r3, r3, #1
 800af58:	4618      	mov	r0, r3
 800af5a:	f7ff fda3 	bl	800aaa4 <RadioGetFskBandwidthRegValue>
 800af5e:	4603      	mov	r3, r0
 800af60:	461a      	mov	r2, r3
 800af62:	4b76      	ldr	r3, [pc, #472]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            SX126x.ModulationParams.Params.Gfsk.Fdev = fdev;
 800af68:	4a74      	ldr	r2, [pc, #464]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	6313      	str	r3, [r2, #48]	; 0x30

            SX126x.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800af6e:	4b73      	ldr	r3, [pc, #460]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af70:	2200      	movs	r2, #0
 800af72:	701a      	strb	r2, [r3, #0]
            SX126x.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800af74:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800af76:	00db      	lsls	r3, r3, #3
 800af78:	b29a      	uxth	r2, r3
 800af7a:	4b70      	ldr	r3, [pc, #448]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af7c:	805a      	strh	r2, [r3, #2]
            SX126x.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800af7e:	4b6f      	ldr	r3, [pc, #444]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af80:	2204      	movs	r2, #4
 800af82:	711a      	strb	r2, [r3, #4]
            SX126x.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 800af84:	4b6d      	ldr	r3, [pc, #436]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af86:	2218      	movs	r2, #24
 800af88:	715a      	strb	r2, [r3, #5]
            SX126x.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800af8a:	4b6c      	ldr	r3, [pc, #432]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af8c:	2200      	movs	r2, #0
 800af8e:	719a      	strb	r2, [r3, #6]
            SX126x.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800af90:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800af94:	f083 0301 	eor.w	r3, r3, #1
 800af98:	b2db      	uxtb	r3, r3
 800af9a:	461a      	mov	r2, r3
 800af9c:	4b67      	ldr	r3, [pc, #412]	; (800b13c <RadioSetTxConfig+0x21c>)
 800af9e:	71da      	strb	r2, [r3, #7]

            if( crcOn == true )
 800afa0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d003      	beq.n	800afb0 <RadioSetTxConfig+0x90>
            {
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800afa8:	4b64      	ldr	r3, [pc, #400]	; (800b13c <RadioSetTxConfig+0x21c>)
 800afaa:	22f2      	movs	r2, #242	; 0xf2
 800afac:	725a      	strb	r2, [r3, #9]
 800afae:	e002      	b.n	800afb6 <RadioSetTxConfig+0x96>
            }
            else
            {
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800afb0:	4b62      	ldr	r3, [pc, #392]	; (800b13c <RadioSetTxConfig+0x21c>)
 800afb2:	2201      	movs	r2, #1
 800afb4:	725a      	strb	r2, [r3, #9]
            }
            SX126x.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800afb6:	4b61      	ldr	r3, [pc, #388]	; (800b13c <RadioSetTxConfig+0x21c>)
 800afb8:	2201      	movs	r2, #1
 800afba:	729a      	strb	r2, [r3, #10]

            RadioStandby( );
 800afbc:	f000 fa7b 	bl	800b4b6 <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800afc0:	4b5e      	ldr	r3, [pc, #376]	; (800b13c <RadioSetTxConfig+0x21c>)
 800afc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	bf14      	ite	ne
 800afca:	2301      	movne	r3, #1
 800afcc:	2300      	moveq	r3, #0
 800afce:	b2db      	uxtb	r3, r3
 800afd0:	4618      	mov	r0, r3
 800afd2:	f7ff fde3 	bl	800ab9c <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 800afd6:	485a      	ldr	r0, [pc, #360]	; (800b140 <RadioSetTxConfig+0x220>)
 800afd8:	f001 f8ea 	bl	800c1b0 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 800afdc:	4857      	ldr	r0, [pc, #348]	; (800b13c <RadioSetTxConfig+0x21c>)
 800afde:	f001 f959 	bl	800c294 <SX126xSetPacketParams>
            SX126xSetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800afe2:	4a58      	ldr	r2, [pc, #352]	; (800b144 <RadioSetTxConfig+0x224>)
 800afe4:	f107 0310 	add.w	r3, r7, #16
 800afe8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800afec:	e883 0003 	stmia.w	r3, {r0, r1}
 800aff0:	f107 0310 	add.w	r3, r7, #16
 800aff4:	4618      	mov	r0, r3
 800aff6:	f000 fd4e 	bl	800ba96 <SX126xSetSyncWord>
            SX126xSetWhiteningSeed( 0x01FF );
 800affa:	f240 10ff 	movw	r0, #511	; 0x1ff
 800affe:	f000 fd99 	bl	800bb34 <SX126xSetWhiteningSeed>
            break;
 800b002:	e06b      	b.n	800b0dc <RadioSetTxConfig+0x1bc>

        case MODEM_LORA:
            SX126x.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800b004:	4b4d      	ldr	r3, [pc, #308]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b006:	2201      	movs	r2, #1
 800b008:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 800b00c:	6a3b      	ldr	r3, [r7, #32]
 800b00e:	b2da      	uxtb	r2, r3
 800b010:	4b4a      	ldr	r3, [pc, #296]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b012:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SX126x.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800b016:	4a4c      	ldr	r2, [pc, #304]	; (800b148 <RadioSetTxConfig+0x228>)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	4413      	add	r3, r2
 800b01c:	781a      	ldrb	r2, [r3, #0]
 800b01e:	4b47      	ldr	r3, [pc, #284]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b020:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            SX126x.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800b024:	4a45      	ldr	r2, [pc, #276]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b026:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b02a:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a

            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d105      	bne.n	800b040 <RadioSetTxConfig+0x120>
 800b034:	6a3b      	ldr	r3, [r7, #32]
 800b036:	2b0b      	cmp	r3, #11
 800b038:	d008      	beq.n	800b04c <RadioSetTxConfig+0x12c>
 800b03a:	6a3b      	ldr	r3, [r7, #32]
 800b03c:	2b0c      	cmp	r3, #12
 800b03e:	d005      	beq.n	800b04c <RadioSetTxConfig+0x12c>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2b01      	cmp	r3, #1
 800b044:	d107      	bne.n	800b056 <RadioSetTxConfig+0x136>
            ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800b046:	6a3b      	ldr	r3, [r7, #32]
 800b048:	2b0c      	cmp	r3, #12
 800b04a:	d104      	bne.n	800b056 <RadioSetTxConfig+0x136>
            {
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800b04c:	4b3b      	ldr	r3, [pc, #236]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b04e:	2201      	movs	r2, #1
 800b050:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800b054:	e003      	b.n	800b05e <RadioSetTxConfig+0x13e>
            }
            else
            {
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800b056:	4b39      	ldr	r3, [pc, #228]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b058:	2200      	movs	r2, #0
 800b05a:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
            }

            SX126x.PacketParams.PacketType = PACKET_TYPE_LORA;
 800b05e:	4b37      	ldr	r3, [pc, #220]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b060:	2201      	movs	r2, #1
 800b062:	701a      	strb	r2, [r3, #0]

            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b064:	4b35      	ldr	r3, [pc, #212]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b066:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b06a:	2b05      	cmp	r3, #5
 800b06c:	d004      	beq.n	800b078 <RadioSetTxConfig+0x158>
                ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800b06e:	4b33      	ldr	r3, [pc, #204]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b070:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b074:	2b06      	cmp	r3, #6
 800b076:	d10a      	bne.n	800b08e <RadioSetTxConfig+0x16e>
            {
                if( preambleLen < 12 )
 800b078:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b07a:	2b0b      	cmp	r3, #11
 800b07c:	d803      	bhi.n	800b086 <RadioSetTxConfig+0x166>
                {
                    SX126x.PacketParams.Params.LoRa.PreambleLength = 12;
 800b07e:	4b2f      	ldr	r3, [pc, #188]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b080:	220c      	movs	r2, #12
 800b082:	819a      	strh	r2, [r3, #12]
                if( preambleLen < 12 )
 800b084:	e006      	b.n	800b094 <RadioSetTxConfig+0x174>
                }
                else
                {
                    SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b086:	4a2d      	ldr	r2, [pc, #180]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b088:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b08a:	8193      	strh	r3, [r2, #12]
                if( preambleLen < 12 )
 800b08c:	e002      	b.n	800b094 <RadioSetTxConfig+0x174>
                }
            }
            else
            {
                SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b08e:	4a2b      	ldr	r2, [pc, #172]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b090:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b092:	8193      	strh	r3, [r2, #12]
            }

            SX126x.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800b094:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800b098:	4b28      	ldr	r3, [pc, #160]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b09a:	739a      	strb	r2, [r3, #14]
            SX126x.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800b09c:	4b2b      	ldr	r3, [pc, #172]	; (800b14c <RadioSetTxConfig+0x22c>)
 800b09e:	781a      	ldrb	r2, [r3, #0]
 800b0a0:	4b26      	ldr	r3, [pc, #152]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b0a2:	73da      	strb	r2, [r3, #15]
            SX126x.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800b0a4:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800b0a8:	4b24      	ldr	r3, [pc, #144]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b0aa:	741a      	strb	r2, [r3, #16]
            SX126x.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800b0ac:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800b0b0:	4b22      	ldr	r3, [pc, #136]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b0b2:	745a      	strb	r2, [r3, #17]

            RadioStandby( );
 800b0b4:	f000 f9ff 	bl	800b4b6 <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800b0b8:	4b20      	ldr	r3, [pc, #128]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b0ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	bf14      	ite	ne
 800b0c2:	2301      	movne	r3, #1
 800b0c4:	2300      	moveq	r3, #0
 800b0c6:	b2db      	uxtb	r3, r3
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7ff fd67 	bl	800ab9c <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 800b0ce:	481c      	ldr	r0, [pc, #112]	; (800b140 <RadioSetTxConfig+0x220>)
 800b0d0:	f001 f86e 	bl	800c1b0 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 800b0d4:	4819      	ldr	r0, [pc, #100]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b0d6:	f001 f8dd 	bl	800c294 <SX126xSetPacketParams>
            break;
 800b0da:	bf00      	nop
    }

    // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1
    if( ( modem == MODEM_LORA ) && ( SX126x.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 800b0dc:	7bfb      	ldrb	r3, [r7, #15]
 800b0de:	2b01      	cmp	r3, #1
 800b0e0:	d112      	bne.n	800b108 <RadioSetTxConfig+0x1e8>
 800b0e2:	4b16      	ldr	r3, [pc, #88]	; (800b13c <RadioSetTxConfig+0x21c>)
 800b0e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b0e8:	2b06      	cmp	r3, #6
 800b0ea:	d10d      	bne.n	800b108 <RadioSetTxConfig+0x1e8>
    {
        SX126xWriteRegister( REG_TX_MODULATION, SX126xReadRegister( REG_TX_MODULATION ) & ~( 1 << 2 ) );
 800b0ec:	f640 0089 	movw	r0, #2185	; 0x889
 800b0f0:	f7ff fc22 	bl	800a938 <SX126xReadRegister>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	f023 0304 	bic.w	r3, r3, #4
 800b0fa:	b2db      	uxtb	r3, r3
 800b0fc:	4619      	mov	r1, r3
 800b0fe:	f640 0089 	movw	r0, #2185	; 0x889
 800b102:	f7ff fbc9 	bl	800a898 <SX126xWriteRegister>
 800b106:	e00c      	b.n	800b122 <RadioSetTxConfig+0x202>
    }
    else
    {
        SX126xWriteRegister( REG_TX_MODULATION, SX126xReadRegister( REG_TX_MODULATION ) | ( 1 << 2 ) );
 800b108:	f640 0089 	movw	r0, #2185	; 0x889
 800b10c:	f7ff fc14 	bl	800a938 <SX126xReadRegister>
 800b110:	4603      	mov	r3, r0
 800b112:	f043 0304 	orr.w	r3, r3, #4
 800b116:	b2db      	uxtb	r3, r3
 800b118:	4619      	mov	r1, r3
 800b11a:	f640 0089 	movw	r0, #2185	; 0x889
 800b11e:	f7ff fbbb 	bl	800a898 <SX126xWriteRegister>
    }
    // WORKAROUND END

    SX126xSetRfTxPower( power );
 800b122:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b126:	4618      	mov	r0, r3
 800b128:	f7ff fc84 	bl	800aa34 <SX126xSetRfTxPower>
    TxTimeout = timeout;
 800b12c:	4a08      	ldr	r2, [pc, #32]	; (800b150 <RadioSetTxConfig+0x230>)
 800b12e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b130:	6013      	str	r3, [r2, #0]
}
 800b132:	bf00      	nop
 800b134:	3718      	adds	r7, #24
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
 800b13a:	bf00      	nop
 800b13c:	20000564 	.word	0x20000564
 800b140:	2000058c 	.word	0x2000058c
 800b144:	08013320 	.word	0x08013320
 800b148:	080139e8 	.word	0x080139e8
 800b14c:	2000000a 	.word	0x2000000a
 800b150:	2000043c 	.word	0x2000043c

0800b154 <RadioCheckRfFrequency>:

bool RadioCheckRfFrequency( uint32_t frequency )
{
 800b154:	b480      	push	{r7}
 800b156:	b083      	sub	sp, #12
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
    return true;
 800b15c:	2301      	movs	r3, #1
}
 800b15e:	4618      	mov	r0, r3
 800b160:	370c      	adds	r7, #12
 800b162:	46bd      	mov	sp, r7
 800b164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b168:	4770      	bx	lr
	...

0800b16c <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	4603      	mov	r3, r0
 800b174:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 800b176:	2300      	movs	r3, #0
 800b178:	60fb      	str	r3, [r7, #12]

    switch( bw )
 800b17a:	79fb      	ldrb	r3, [r7, #7]
 800b17c:	2b0a      	cmp	r3, #10
 800b17e:	d83e      	bhi.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
 800b180:	a201      	add	r2, pc, #4	; (adr r2, 800b188 <RadioGetLoRaBandwidthInHz+0x1c>)
 800b182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b186:	bf00      	nop
 800b188:	0800b1b5 	.word	0x0800b1b5
 800b18c:	0800b1c5 	.word	0x0800b1c5
 800b190:	0800b1d5 	.word	0x0800b1d5
 800b194:	0800b1e5 	.word	0x0800b1e5
 800b198:	0800b1ed 	.word	0x0800b1ed
 800b19c:	0800b1f3 	.word	0x0800b1f3
 800b1a0:	0800b1f9 	.word	0x0800b1f9
 800b1a4:	0800b1ff 	.word	0x0800b1ff
 800b1a8:	0800b1bd 	.word	0x0800b1bd
 800b1ac:	0800b1cd 	.word	0x0800b1cd
 800b1b0:	0800b1dd 	.word	0x0800b1dd
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 800b1b4:	f641 6384 	movw	r3, #7812	; 0x1e84
 800b1b8:	60fb      	str	r3, [r7, #12]
        break;
 800b1ba:	e020      	b.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800b1bc:	f642 03b1 	movw	r3, #10417	; 0x28b1
 800b1c0:	60fb      	str	r3, [r7, #12]
        break;
 800b1c2:	e01c      	b.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 800b1c4:	f643 5309 	movw	r3, #15625	; 0x3d09
 800b1c8:	60fb      	str	r3, [r7, #12]
        break;
 800b1ca:	e018      	b.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800b1cc:	f245 1361 	movw	r3, #20833	; 0x5161
 800b1d0:	60fb      	str	r3, [r7, #12]
        break;
 800b1d2:	e014      	b.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 800b1d4:	f647 2312 	movw	r3, #31250	; 0x7a12
 800b1d8:	60fb      	str	r3, [r7, #12]
        break;
 800b1da:	e010      	b.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 800b1dc:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800b1e0:	60fb      	str	r3, [r7, #12]
        break;
 800b1e2:	e00c      	b.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 800b1e4:	f24f 4324 	movw	r3, #62500	; 0xf424
 800b1e8:	60fb      	str	r3, [r7, #12]
        break;
 800b1ea:	e008      	b.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 800b1ec:	4b07      	ldr	r3, [pc, #28]	; (800b20c <RadioGetLoRaBandwidthInHz+0xa0>)
 800b1ee:	60fb      	str	r3, [r7, #12]
        break;
 800b1f0:	e005      	b.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800b1f2:	4b07      	ldr	r3, [pc, #28]	; (800b210 <RadioGetLoRaBandwidthInHz+0xa4>)
 800b1f4:	60fb      	str	r3, [r7, #12]
        break;
 800b1f6:	e002      	b.n	800b1fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 800b1f8:	4b06      	ldr	r3, [pc, #24]	; (800b214 <RadioGetLoRaBandwidthInHz+0xa8>)
 800b1fa:	60fb      	str	r3, [r7, #12]
        break;
 800b1fc:	bf00      	nop
    }

    return bandwidthInHz;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
}
 800b200:	4618      	mov	r0, r3
 800b202:	3714      	adds	r7, #20
 800b204:	46bd      	mov	sp, r7
 800b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20a:	4770      	bx	lr
 800b20c:	0001e848 	.word	0x0001e848
 800b210:	0003d090 	.word	0x0003d090
 800b214:	0007a120 	.word	0x0007a120

0800b218 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 800b218:	b480      	push	{r7}
 800b21a:	b085      	sub	sp, #20
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
 800b220:	4608      	mov	r0, r1
 800b222:	4611      	mov	r1, r2
 800b224:	461a      	mov	r2, r3
 800b226:	4603      	mov	r3, r0
 800b228:	70fb      	strb	r3, [r7, #3]
 800b22a:	460b      	mov	r3, r1
 800b22c:	803b      	strh	r3, [r7, #0]
 800b22e:	4613      	mov	r3, r2
 800b230:	70bb      	strb	r3, [r7, #2]
    const RadioAddressComp_t addrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800b232:	2300      	movs	r3, #0
 800b234:	73fb      	strb	r3, [r7, #15]
    const uint8_t syncWordLength = 3;
 800b236:	2303      	movs	r3, #3
 800b238:	73bb      	strb	r3, [r7, #14]

    return ( preambleLen << 3 ) +
 800b23a:	883b      	ldrh	r3, [r7, #0]
 800b23c:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 800b23e:	78ba      	ldrb	r2, [r7, #2]
 800b240:	f082 0201 	eor.w	r2, r2, #1
 800b244:	b2d2      	uxtb	r2, r2
 800b246:	2a00      	cmp	r2, #0
 800b248:	d001      	beq.n	800b24e <RadioGetGfskTimeOnAirNumerator+0x36>
 800b24a:	2208      	movs	r2, #8
 800b24c:	e000      	b.n	800b250 <RadioGetGfskTimeOnAirNumerator+0x38>
 800b24e:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 800b250:	441a      	add	r2, r3
             ( syncWordLength << 3 ) +
 800b252:	7bbb      	ldrb	r3, [r7, #14]
 800b254:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 800b256:	441a      	add	r2, r3
             ( ( payloadLen +
 800b258:	7e3b      	ldrb	r3, [r7, #24]
               ( addrComp == RADIO_ADDRESSCOMP_FILT_OFF ? 0 : 1 ) +
 800b25a:	7bf9      	ldrb	r1, [r7, #15]
 800b25c:	2900      	cmp	r1, #0
 800b25e:	bf14      	ite	ne
 800b260:	2101      	movne	r1, #1
 800b262:	2100      	moveq	r1, #0
 800b264:	b2c9      	uxtb	r1, r1
             ( ( payloadLen +
 800b266:	440b      	add	r3, r1
               ( ( crcOn == true ) ? 2 : 0 ) 
 800b268:	7f39      	ldrb	r1, [r7, #28]
 800b26a:	2900      	cmp	r1, #0
 800b26c:	d001      	beq.n	800b272 <RadioGetGfskTimeOnAirNumerator+0x5a>
 800b26e:	2102      	movs	r1, #2
 800b270:	e000      	b.n	800b274 <RadioGetGfskTimeOnAirNumerator+0x5c>
 800b272:	2100      	movs	r1, #0
               ( addrComp == RADIO_ADDRESSCOMP_FILT_OFF ? 0 : 1 ) +
 800b274:	440b      	add	r3, r1
               ) << 3 
 800b276:	00db      	lsls	r3, r3, #3
             ( syncWordLength << 3 ) +
 800b278:	4413      	add	r3, r2
             );
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	3714      	adds	r7, #20
 800b27e:	46bd      	mov	sp, r7
 800b280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b284:	4770      	bx	lr

0800b286 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 800b286:	b480      	push	{r7}
 800b288:	b08b      	sub	sp, #44	; 0x2c
 800b28a:	af00      	add	r7, sp, #0
 800b28c:	60f8      	str	r0, [r7, #12]
 800b28e:	60b9      	str	r1, [r7, #8]
 800b290:	4611      	mov	r1, r2
 800b292:	461a      	mov	r2, r3
 800b294:	460b      	mov	r3, r1
 800b296:	71fb      	strb	r3, [r7, #7]
 800b298:	4613      	mov	r3, r2
 800b29a:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800b29c:	79fb      	ldrb	r3, [r7, #7]
 800b29e:	3304      	adds	r3, #4
 800b2a0:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or
    // SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	2b05      	cmp	r3, #5
 800b2ac:	d002      	beq.n	800b2b4 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	2b06      	cmp	r3, #6
 800b2b2:	d104      	bne.n	800b2be <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 800b2b4:	88bb      	ldrh	r3, [r7, #4]
 800b2b6:	2b0b      	cmp	r3, #11
 800b2b8:	d801      	bhi.n	800b2be <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800b2ba:	230c      	movs	r3, #12
 800b2bc:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d105      	bne.n	800b2d0 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	2b0b      	cmp	r3, #11
 800b2c8:	d008      	beq.n	800b2dc <RadioGetLoRaTimeOnAirNumerator+0x56>
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	2b0c      	cmp	r3, #12
 800b2ce:	d005      	beq.n	800b2dc <RadioGetLoRaTimeOnAirNumerator+0x56>
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	2b01      	cmp	r3, #1
 800b2d4:	d105      	bne.n	800b2e2 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	2b0c      	cmp	r3, #12
 800b2da:	d102      	bne.n	800b2e2 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b2e2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800b2e6:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800b2e8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b2ec:	2a00      	cmp	r2, #0
 800b2ee:	d001      	beq.n	800b2f4 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 800b2f0:	2210      	movs	r2, #16
 800b2f2:	e000      	b.n	800b2f6 <RadioGetLoRaTimeOnAirNumerator+0x70>
 800b2f4:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b2f6:	4413      	add	r3, r2
 800b2f8:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 800b2fe:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 800b300:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800b304:	2a00      	cmp	r2, #0
 800b306:	d001      	beq.n	800b30c <RadioGetLoRaTimeOnAirNumerator+0x86>
 800b308:	2200      	movs	r2, #0
 800b30a:	e000      	b.n	800b30e <RadioGetLoRaTimeOnAirNumerator+0x88>
 800b30c:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 800b30e:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b310:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	2b06      	cmp	r3, #6
 800b316:	d803      	bhi.n	800b320 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	009b      	lsls	r3, r3, #2
 800b31c:	623b      	str	r3, [r7, #32]
 800b31e:	e00e      	b.n	800b33e <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 800b320:	69fb      	ldr	r3, [r7, #28]
 800b322:	3308      	adds	r3, #8
 800b324:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 800b326:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d004      	beq.n	800b338 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	3b02      	subs	r3, #2
 800b332:	009b      	lsls	r3, r3, #2
 800b334:	623b      	str	r3, [r7, #32]
 800b336:	e002      	b.n	800b33e <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 800b33e:	69fb      	ldr	r3, [r7, #28]
 800b340:	2b00      	cmp	r3, #0
 800b342:	da01      	bge.n	800b348 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 800b344:	2300      	movs	r3, #0
 800b346:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800b348:	69fa      	ldr	r2, [r7, #28]
 800b34a:	6a3b      	ldr	r3, [r7, #32]
 800b34c:	4413      	add	r3, r2
 800b34e:	1e5a      	subs	r2, r3, #1
 800b350:	6a3b      	ldr	r3, [r7, #32]
 800b352:	fb92 f3f3 	sdiv	r3, r2, r3
 800b356:	697a      	ldr	r2, [r7, #20]
 800b358:	fb03 f202 	mul.w	r2, r3, r2
 800b35c:	88bb      	ldrh	r3, [r7, #4]
 800b35e:	4413      	add	r3, r2
    int32_t intermediate =
 800b360:	330c      	adds	r3, #12
 800b362:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	2b06      	cmp	r3, #6
 800b368:	d802      	bhi.n	800b370 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 800b36a:	69bb      	ldr	r3, [r7, #24]
 800b36c:	3302      	adds	r3, #2
 800b36e:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800b370:	69bb      	ldr	r3, [r7, #24]
 800b372:	009b      	lsls	r3, r3, #2
 800b374:	1c5a      	adds	r2, r3, #1
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	3b02      	subs	r3, #2
 800b37a:	fa02 f303 	lsl.w	r3, r2, r3
}
 800b37e:	4618      	mov	r0, r3
 800b380:	372c      	adds	r7, #44	; 0x2c
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr
	...

0800b38c <RadioTimeOnAir>:

uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b08a      	sub	sp, #40	; 0x28
 800b390:	af04      	add	r7, sp, #16
 800b392:	60b9      	str	r1, [r7, #8]
 800b394:	607a      	str	r2, [r7, #4]
 800b396:	461a      	mov	r2, r3
 800b398:	4603      	mov	r3, r0
 800b39a:	73fb      	strb	r3, [r7, #15]
 800b39c:	4613      	mov	r3, r2
 800b39e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	613b      	str	r3, [r7, #16]

    switch( modem )
 800b3a8:	7bfb      	ldrb	r3, [r7, #15]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d002      	beq.n	800b3b4 <RadioTimeOnAir+0x28>
 800b3ae:	2b01      	cmp	r3, #1
 800b3b0:	d017      	beq.n	800b3e2 <RadioTimeOnAir+0x56>
 800b3b2:	e035      	b.n	800b420 <RadioTimeOnAir+0x94>
    {
    case MODEM_FSK:
        {
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 800b3b4:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 800b3b8:	8c3a      	ldrh	r2, [r7, #32]
 800b3ba:	7bb9      	ldrb	r1, [r7, #14]
 800b3bc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b3c0:	9301      	str	r3, [sp, #4]
 800b3c2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b3c6:	9300      	str	r3, [sp, #0]
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f7ff ff24 	bl	800b218 <RadioGetGfskTimeOnAirNumerator>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b3d6:	fb02 f303 	mul.w	r3, r2, r3
 800b3da:	617b      	str	r3, [r7, #20]
                                                                  preambleLen, fixLen,
                                                                  payloadLen, crcOn );
            denominator = datarate;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	613b      	str	r3, [r7, #16]
        }
        break;
 800b3e0:	e01e      	b.n	800b420 <RadioTimeOnAir+0x94>
    case MODEM_LORA:
        {
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800b3e2:	8c39      	ldrh	r1, [r7, #32]
 800b3e4:	7bba      	ldrb	r2, [r7, #14]
 800b3e6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b3ea:	9302      	str	r3, [sp, #8]
 800b3ec:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b3f0:	9301      	str	r3, [sp, #4]
 800b3f2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b3f6:	9300      	str	r3, [sp, #0]
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	6879      	ldr	r1, [r7, #4]
 800b3fc:	68b8      	ldr	r0, [r7, #8]
 800b3fe:	f7ff ff42 	bl	800b286 <RadioGetLoRaTimeOnAirNumerator>
 800b402:	4603      	mov	r3, r0
 800b404:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b408:	fb02 f303 	mul.w	r3, r2, r3
 800b40c:	617b      	str	r3, [r7, #20]
                                                                  coderate, preambleLen,
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800b40e:	4a0a      	ldr	r2, [pc, #40]	; (800b438 <RadioTimeOnAir+0xac>)
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	4413      	add	r3, r2
 800b414:	781b      	ldrb	r3, [r3, #0]
 800b416:	4618      	mov	r0, r3
 800b418:	f7ff fea8 	bl	800b16c <RadioGetLoRaBandwidthInHz>
 800b41c:	6138      	str	r0, [r7, #16]
        }
        break;
 800b41e:	bf00      	nop
    }
    // Perform integral ceil()
    return ( numerator + denominator - 1 ) / denominator;
 800b420:	697a      	ldr	r2, [r7, #20]
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	4413      	add	r3, r2
 800b426:	1e5a      	subs	r2, r3, #1
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800b42e:	4618      	mov	r0, r3
 800b430:	3718      	adds	r7, #24
 800b432:	46bd      	mov	sp, r7
 800b434:	bd80      	pop	{r7, pc}
 800b436:	bf00      	nop
 800b438:	080139e8 	.word	0x080139e8

0800b43c <RadioSend>:

void RadioSend( uint8_t *buffer, uint8_t size )
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b082      	sub	sp, #8
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
 800b444:	460b      	mov	r3, r1
 800b446:	70fb      	strb	r3, [r7, #3]
    SX126xSetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 800b448:	2300      	movs	r3, #0
 800b44a:	2200      	movs	r2, #0
 800b44c:	f240 2101 	movw	r1, #513	; 0x201
 800b450:	f240 2001 	movw	r0, #513	; 0x201
 800b454:	f000 fd9e 	bl	800bf94 <SX126xSetDioIrqParams>
                           IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
                           IRQ_RADIO_NONE,
                           IRQ_RADIO_NONE );

    if( SX126xGetPacketType( ) == PACKET_TYPE_LORA )
 800b458:	f000 fe40 	bl	800c0dc <SX126xGetPacketType>
 800b45c:	4603      	mov	r3, r0
 800b45e:	2b01      	cmp	r3, #1
 800b460:	d103      	bne.n	800b46a <RadioSend+0x2e>
    {
        SX126x.PacketParams.Params.LoRa.PayloadLength = size;
 800b462:	4a0a      	ldr	r2, [pc, #40]	; (800b48c <RadioSend+0x50>)
 800b464:	78fb      	ldrb	r3, [r7, #3]
 800b466:	73d3      	strb	r3, [r2, #15]
 800b468:	e002      	b.n	800b470 <RadioSend+0x34>
    }
    else
    {
        SX126x.PacketParams.Params.Gfsk.PayloadLength = size;
 800b46a:	4a08      	ldr	r2, [pc, #32]	; (800b48c <RadioSend+0x50>)
 800b46c:	78fb      	ldrb	r3, [r7, #3]
 800b46e:	7213      	strb	r3, [r2, #8]
    }
    SX126xSetPacketParams( &SX126x.PacketParams );
 800b470:	4806      	ldr	r0, [pc, #24]	; (800b48c <RadioSend+0x50>)
 800b472:	f000 ff0f 	bl	800c294 <SX126xSetPacketParams>

    SX126xSendPayload( buffer, size, 0 );
 800b476:	78fb      	ldrb	r3, [r7, #3]
 800b478:	2200      	movs	r2, #0
 800b47a:	4619      	mov	r1, r3
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f000 faf7 	bl	800ba70 <SX126xSendPayload>
//    TimerSetValue( &TxTimeoutTimer, TxTimeout );
//   TimerStart( &TxTimeoutTimer );
}
 800b482:	bf00      	nop
 800b484:	3708      	adds	r7, #8
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop
 800b48c:	20000564 	.word	0x20000564

0800b490 <RadioSleep>:

void RadioSleep( void )
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b082      	sub	sp, #8
 800b494:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 800b496:	2300      	movs	r3, #0
 800b498:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 800b49a:	793b      	ldrb	r3, [r7, #4]
 800b49c:	f043 0304 	orr.w	r3, r3, #4
 800b4a0:	713b      	strb	r3, [r7, #4]
    SX126xSetSleep( params );
 800b4a2:	7938      	ldrb	r0, [r7, #4]
 800b4a4:	f000 fbc0 	bl	800bc28 <SX126xSetSleep>

    DelayMs( 2 );
 800b4a8:	2002      	movs	r0, #2
 800b4aa:	f7ff f869 	bl	800a580 <DelayMs>
}
 800b4ae:	bf00      	nop
 800b4b0:	3708      	adds	r7, #8
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}

0800b4b6 <RadioStandby>:

void RadioStandby( void )
{
 800b4b6:	b580      	push	{r7, lr}
 800b4b8:	af00      	add	r7, sp, #0
    SX126xSetStandby( STDBY_RC );
 800b4ba:	2000      	movs	r0, #0
 800b4bc:	f000 fbea 	bl	800bc94 <SX126xSetStandby>
}
 800b4c0:	bf00      	nop
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <RadioRx>:

void RadioRx( uint32_t timeout )
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b082      	sub	sp, #8
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
    SX126xSetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b4d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800b4d8:	f000 fd5c 	bl	800bf94 <SX126xSetDioIrqParams>
        TimerSetValue( &RxTimeoutTimer, timeout );
        TimerStart( &RxTimeoutTimer );
    }
 */

    if( RxContinuous == true )
 800b4dc:	4b09      	ldr	r3, [pc, #36]	; (800b504 <RadioRx+0x40>)
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d004      	beq.n	800b4ee <RadioRx+0x2a>
    {
        SX126xSetRx( 0xFFFFFF ); // Rx Continuous
 800b4e4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800b4e8:	f000 fc0a 	bl	800bd00 <SX126xSetRx>
    }
    else
    {
        SX126xSetRx( RxTimeout << 6 );
    }
}
 800b4ec:	e005      	b.n	800b4fa <RadioRx+0x36>
        SX126xSetRx( RxTimeout << 6 );
 800b4ee:	4b06      	ldr	r3, [pc, #24]	; (800b508 <RadioRx+0x44>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	019b      	lsls	r3, r3, #6
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	f000 fc03 	bl	800bd00 <SX126xSetRx>
}
 800b4fa:	bf00      	nop
 800b4fc:	3708      	adds	r7, #8
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	20000444 	.word	0x20000444
 800b508:	20000440 	.word	0x20000440

0800b50c <RadioRxBoosted>:

void RadioRxBoosted( uint32_t timeout )
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b082      	sub	sp, #8
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
    SX126xSetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800b514:	2300      	movs	r3, #0
 800b516:	2200      	movs	r2, #0
 800b518:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b51c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800b520:	f000 fd38 	bl	800bf94 <SX126xSetDioIrqParams>
        TimerSetValue( &RxTimeoutTimer, timeout );
        TimerStart( &RxTimeoutTimer );
    }
*/

    if( RxContinuous == true )
 800b524:	4b09      	ldr	r3, [pc, #36]	; (800b54c <RadioRxBoosted+0x40>)
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d004      	beq.n	800b536 <RadioRxBoosted+0x2a>
    {
        SX126xSetRxBoosted( 0xFFFFFF ); // Rx Continuous
 800b52c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800b530:	f000 fc08 	bl	800bd44 <SX126xSetRxBoosted>
    }
    else
    {
        SX126xSetRxBoosted( RxTimeout << 6 );
    }
}
 800b534:	e005      	b.n	800b542 <RadioRxBoosted+0x36>
        SX126xSetRxBoosted( RxTimeout << 6 );
 800b536:	4b06      	ldr	r3, [pc, #24]	; (800b550 <RadioRxBoosted+0x44>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	019b      	lsls	r3, r3, #6
 800b53c:	4618      	mov	r0, r3
 800b53e:	f000 fc01 	bl	800bd44 <SX126xSetRxBoosted>
}
 800b542:	bf00      	nop
 800b544:	3708      	adds	r7, #8
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}
 800b54a:	bf00      	nop
 800b54c:	20000444 	.word	0x20000444
 800b550:	20000440 	.word	0x20000440

0800b554 <RadioSetRxDutyCycle>:

void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b082      	sub	sp, #8
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	6039      	str	r1, [r7, #0]
    SX126xSetRxDutyCycle( rxTime, sleepTime );
 800b55e:	6839      	ldr	r1, [r7, #0]
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f000 fc11 	bl	800bd88 <SX126xSetRxDutyCycle>
}
 800b566:	bf00      	nop
 800b568:	3708      	adds	r7, #8
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}

0800b56e <RadioAddRegisterToRetentionList>:

void RadioAddRegisterToRetentionList( uint16_t registerAddress )
{
 800b56e:	b580      	push	{r7, lr}
 800b570:	b088      	sub	sp, #32
 800b572:	af00      	add	r7, sp, #0
 800b574:	4603      	mov	r3, r0
 800b576:	80fb      	strh	r3, [r7, #6]
    uint8_t buffer[9];

    // Read the address and registers already added to the list
    SX126xReadRegisters( REG_RETENTION_LIST_BASE_ADDRESS, buffer, 9 );
 800b578:	f107 030c 	add.w	r3, r7, #12
 800b57c:	2209      	movs	r2, #9
 800b57e:	4619      	mov	r1, r3
 800b580:	f240 209f 	movw	r0, #671	; 0x29f
 800b584:	f7ff f99a 	bl	800a8bc <SX126xReadRegisters>

    const uint8_t nbOfRegisters = buffer[0];
 800b588:	7b3b      	ldrb	r3, [r7, #12]
 800b58a:	77bb      	strb	r3, [r7, #30]
    uint8_t* registerList   = &buffer[1];
 800b58c:	f107 030c 	add.w	r3, r7, #12
 800b590:	3301      	adds	r3, #1
 800b592:	61bb      	str	r3, [r7, #24]



    // Check if the register given as parameter is already added to the list
    for( uint8_t i = 0; i < nbOfRegisters; i++ )
 800b594:	2300      	movs	r3, #0
 800b596:	77fb      	strb	r3, [r7, #31]
 800b598:	e013      	b.n	800b5c2 <RadioAddRegisterToRetentionList+0x54>
    {
        if( registerAddress == ( ( uint16_t ) registerList[2 * i] << 8 ) + registerList[2 * i + 1] )
 800b59a:	88fa      	ldrh	r2, [r7, #6]
 800b59c:	7ffb      	ldrb	r3, [r7, #31]
 800b59e:	005b      	lsls	r3, r3, #1
 800b5a0:	4619      	mov	r1, r3
 800b5a2:	69bb      	ldr	r3, [r7, #24]
 800b5a4:	440b      	add	r3, r1
 800b5a6:	781b      	ldrb	r3, [r3, #0]
 800b5a8:	021b      	lsls	r3, r3, #8
 800b5aa:	7ff9      	ldrb	r1, [r7, #31]
 800b5ac:	0049      	lsls	r1, r1, #1
 800b5ae:	3101      	adds	r1, #1
 800b5b0:	69b8      	ldr	r0, [r7, #24]
 800b5b2:	4401      	add	r1, r0
 800b5b4:	7809      	ldrb	r1, [r1, #0]
 800b5b6:	440b      	add	r3, r1
 800b5b8:	429a      	cmp	r2, r3
 800b5ba:	d028      	beq.n	800b60e <RadioAddRegisterToRetentionList+0xa0>
    for( uint8_t i = 0; i < nbOfRegisters; i++ )
 800b5bc:	7ffb      	ldrb	r3, [r7, #31]
 800b5be:	3301      	adds	r3, #1
 800b5c0:	77fb      	strb	r3, [r7, #31]
 800b5c2:	7ffa      	ldrb	r2, [r7, #31]
 800b5c4:	7fbb      	ldrb	r3, [r7, #30]
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d3e7      	bcc.n	800b59a <RadioAddRegisterToRetentionList+0x2c>
    }




    if( nbOfRegisters < MAX_NB_REG_IN_RETENTION )
 800b5ca:	7fbb      	ldrb	r3, [r7, #30]
 800b5cc:	2b03      	cmp	r3, #3
 800b5ce:	d81f      	bhi.n	800b610 <RadioAddRegisterToRetentionList+0xa2>
    {
        buffer[0] += 1;
 800b5d0:	7b3b      	ldrb	r3, [r7, #12]
 800b5d2:	3301      	adds	r3, #1
 800b5d4:	b2db      	uxtb	r3, r3
 800b5d6:	733b      	strb	r3, [r7, #12]
        registerList[2 * nbOfRegisters]     = ( uint8_t )( registerAddress >> 8 );
 800b5d8:	88fb      	ldrh	r3, [r7, #6]
 800b5da:	0a1b      	lsrs	r3, r3, #8
 800b5dc:	b29a      	uxth	r2, r3
 800b5de:	7fbb      	ldrb	r3, [r7, #30]
 800b5e0:	005b      	lsls	r3, r3, #1
 800b5e2:	4619      	mov	r1, r3
 800b5e4:	69bb      	ldr	r3, [r7, #24]
 800b5e6:	440b      	add	r3, r1
 800b5e8:	b2d2      	uxtb	r2, r2
 800b5ea:	701a      	strb	r2, [r3, #0]
        registerList[2 * nbOfRegisters + 1] = ( uint8_t )( registerAddress >> 0 );
 800b5ec:	7fbb      	ldrb	r3, [r7, #30]
 800b5ee:	005b      	lsls	r3, r3, #1
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	69ba      	ldr	r2, [r7, #24]
 800b5f4:	4413      	add	r3, r2
 800b5f6:	88fa      	ldrh	r2, [r7, #6]
 800b5f8:	b2d2      	uxtb	r2, r2
 800b5fa:	701a      	strb	r2, [r3, #0]

        // Update radio with modified list
        SX126xWriteRegisters( REG_RETENTION_LIST_BASE_ADDRESS, buffer, 9 );
 800b5fc:	f107 030c 	add.w	r3, r7, #12
 800b600:	2209      	movs	r2, #9
 800b602:	4619      	mov	r1, r3
 800b604:	f240 209f 	movw	r0, #671	; 0x29f
 800b608:	f7ff f90a 	bl	800a820 <SX126xWriteRegisters>
 800b60c:	e000      	b.n	800b610 <RadioAddRegisterToRetentionList+0xa2>
            return;
 800b60e:	bf00      	nop
    }
}
 800b610:	3720      	adds	r7, #32
 800b612:	46bd      	mov	sp, r7
 800b614:	bd80      	pop	{r7, pc}

0800b616 <RadioStartCad>:

void RadioStartCad( void )
{
 800b616:	b580      	push	{r7, lr}
 800b618:	af00      	add	r7, sp, #0
    SX126xSetDioIrqParams( IRQ_CAD_DONE | IRQ_CAD_ACTIVITY_DETECTED, IRQ_CAD_DONE | IRQ_CAD_ACTIVITY_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800b61a:	2300      	movs	r3, #0
 800b61c:	2200      	movs	r2, #0
 800b61e:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800b622:	f44f 70c0 	mov.w	r0, #384	; 0x180
 800b626:	f000 fcb5 	bl	800bf94 <SX126xSetDioIrqParams>
    SX126xSetCad( );
 800b62a:	f000 fbd6 	bl	800bdda <SX126xSetCad>
}
 800b62e:	bf00      	nop
 800b630:	bd80      	pop	{r7, pc}

0800b632 <RadioSetTxContinuousWave>:

void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 800b632:	b580      	push	{r7, lr}
 800b634:	b082      	sub	sp, #8
 800b636:	af00      	add	r7, sp, #0
 800b638:	6078      	str	r0, [r7, #4]
 800b63a:	460b      	mov	r3, r1
 800b63c:	70fb      	strb	r3, [r7, #3]
 800b63e:	4613      	mov	r3, r2
 800b640:	803b      	strh	r3, [r7, #0]
//    uint32_t timeout = ( uint32_t )time * 1000;

    SX126xSetRfFrequency( freq );
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f000 fd04 	bl	800c050 <SX126xSetRfFrequency>
    SX126xSetRfTxPower( power );
 800b648:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b64c:	4618      	mov	r0, r3
 800b64e:	f7ff f9f1 	bl	800aa34 <SX126xSetRfTxPower>
    SX126xSetTxContinuousWave( );
 800b652:	f000 fbce 	bl	800bdf2 <SX126xSetTxContinuousWave>

//    TimerSetValue( &TxTimeoutTimer, timeout );
//   TimerStart( &TxTimeoutTimer );
}
 800b656:	bf00      	nop
 800b658:	3708      	adds	r7, #8
 800b65a:	46bd      	mov	sp, r7
 800b65c:	bd80      	pop	{r7, pc}

0800b65e <RadioRssi>:

int16_t RadioRssi( RadioModems_t modem )
{
 800b65e:	b580      	push	{r7, lr}
 800b660:	b082      	sub	sp, #8
 800b662:	af00      	add	r7, sp, #0
 800b664:	4603      	mov	r3, r0
 800b666:	71fb      	strb	r3, [r7, #7]
    return SX126xGetRssiInst( );
 800b668:	f000 feb9 	bl	800c3de <SX126xGetRssiInst>
 800b66c:	4603      	mov	r3, r0
 800b66e:	b21b      	sxth	r3, r3
}
 800b670:	4618      	mov	r0, r3
 800b672:	3708      	adds	r7, #8
 800b674:	46bd      	mov	sp, r7
 800b676:	bd80      	pop	{r7, pc}

0800b678 <RadioWrite>:

void RadioWrite( uint32_t addr, uint8_t data )
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
 800b680:	460b      	mov	r3, r1
 800b682:	70fb      	strb	r3, [r7, #3]
    SX126xWriteRegister( addr, data );
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	b29b      	uxth	r3, r3
 800b688:	78fa      	ldrb	r2, [r7, #3]
 800b68a:	4611      	mov	r1, r2
 800b68c:	4618      	mov	r0, r3
 800b68e:	f7ff f903 	bl	800a898 <SX126xWriteRegister>
}
 800b692:	bf00      	nop
 800b694:	3708      	adds	r7, #8
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}

0800b69a <RadioRead>:

uint8_t RadioRead( uint32_t addr )
{
 800b69a:	b580      	push	{r7, lr}
 800b69c:	b082      	sub	sp, #8
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
    return SX126xReadRegister( addr );
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	b29b      	uxth	r3, r3
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f7ff f946 	bl	800a938 <SX126xReadRegister>
 800b6ac:	4603      	mov	r3, r0
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3708      	adds	r7, #8
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd80      	pop	{r7, pc}

0800b6b6 <RadioWriteBuffer>:

void RadioWriteBuffer( uint32_t addr, uint8_t *buffer, uint8_t size )
{
 800b6b6:	b580      	push	{r7, lr}
 800b6b8:	b084      	sub	sp, #16
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	60f8      	str	r0, [r7, #12]
 800b6be:	60b9      	str	r1, [r7, #8]
 800b6c0:	4613      	mov	r3, r2
 800b6c2:	71fb      	strb	r3, [r7, #7]
    SX126xWriteRegisters( addr, buffer, size );
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	b29b      	uxth	r3, r3
 800b6c8:	79fa      	ldrb	r2, [r7, #7]
 800b6ca:	b292      	uxth	r2, r2
 800b6cc:	68b9      	ldr	r1, [r7, #8]
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	f7ff f8a6 	bl	800a820 <SX126xWriteRegisters>
}
 800b6d4:	bf00      	nop
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <RadioReadBuffer>:

void RadioReadBuffer( uint32_t addr, uint8_t *buffer, uint8_t size )
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	4613      	mov	r3, r2
 800b6e8:	71fb      	strb	r3, [r7, #7]
    SX126xReadRegisters( addr, buffer, size );
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	b29b      	uxth	r3, r3
 800b6ee:	79fa      	ldrb	r2, [r7, #7]
 800b6f0:	b292      	uxth	r2, r2
 800b6f2:	68b9      	ldr	r1, [r7, #8]
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f7ff f8e1 	bl	800a8bc <SX126xReadRegisters>
}
 800b6fa:	bf00      	nop
 800b6fc:	3710      	adds	r7, #16
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}
	...

0800b704 <RadioSetMaxPayloadLength>:

void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b082      	sub	sp, #8
 800b708:	af00      	add	r7, sp, #0
 800b70a:	4603      	mov	r3, r0
 800b70c:	460a      	mov	r2, r1
 800b70e:	71fb      	strb	r3, [r7, #7]
 800b710:	4613      	mov	r3, r2
 800b712:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 800b714:	79fb      	ldrb	r3, [r7, #7]
 800b716:	2b01      	cmp	r3, #1
 800b718:	d10a      	bne.n	800b730 <RadioSetMaxPayloadLength+0x2c>
    {
        SX126x.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 800b71a:	4a0e      	ldr	r2, [pc, #56]	; (800b754 <RadioSetMaxPayloadLength+0x50>)
 800b71c:	79bb      	ldrb	r3, [r7, #6]
 800b71e:	7013      	strb	r3, [r2, #0]
 800b720:	4b0c      	ldr	r3, [pc, #48]	; (800b754 <RadioSetMaxPayloadLength+0x50>)
 800b722:	781a      	ldrb	r2, [r3, #0]
 800b724:	4b0c      	ldr	r3, [pc, #48]	; (800b758 <RadioSetMaxPayloadLength+0x54>)
 800b726:	73da      	strb	r2, [r3, #15]
        SX126xSetPacketParams( &SX126x.PacketParams );
 800b728:	480b      	ldr	r0, [pc, #44]	; (800b758 <RadioSetMaxPayloadLength+0x54>)
 800b72a:	f000 fdb3 	bl	800c294 <SX126xSetPacketParams>
        {
            SX126x.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SX126xSetPacketParams( &SX126x.PacketParams );
        }
    }
}
 800b72e:	e00d      	b.n	800b74c <RadioSetMaxPayloadLength+0x48>
        if( SX126x.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 800b730:	4b09      	ldr	r3, [pc, #36]	; (800b758 <RadioSetMaxPayloadLength+0x54>)
 800b732:	79db      	ldrb	r3, [r3, #7]
 800b734:	2b01      	cmp	r3, #1
 800b736:	d109      	bne.n	800b74c <RadioSetMaxPayloadLength+0x48>
            SX126x.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 800b738:	4a06      	ldr	r2, [pc, #24]	; (800b754 <RadioSetMaxPayloadLength+0x50>)
 800b73a:	79bb      	ldrb	r3, [r7, #6]
 800b73c:	7013      	strb	r3, [r2, #0]
 800b73e:	4b05      	ldr	r3, [pc, #20]	; (800b754 <RadioSetMaxPayloadLength+0x50>)
 800b740:	781a      	ldrb	r2, [r3, #0]
 800b742:	4b05      	ldr	r3, [pc, #20]	; (800b758 <RadioSetMaxPayloadLength+0x54>)
 800b744:	721a      	strb	r2, [r3, #8]
            SX126xSetPacketParams( &SX126x.PacketParams );
 800b746:	4804      	ldr	r0, [pc, #16]	; (800b758 <RadioSetMaxPayloadLength+0x54>)
 800b748:	f000 fda4 	bl	800c294 <SX126xSetPacketParams>
}
 800b74c:	bf00      	nop
 800b74e:	3708      	adds	r7, #8
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}
 800b754:	2000000a 	.word	0x2000000a
 800b758:	20000564 	.word	0x20000564

0800b75c <RadioSetPublicNetwork>:

void RadioSetPublicNetwork( bool enable )
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b082      	sub	sp, #8
 800b760:	af00      	add	r7, sp, #0
 800b762:	4603      	mov	r3, r0
 800b764:	71fb      	strb	r3, [r7, #7]
    RadioPublicNetwork.Current = RadioPublicNetwork.Previous = enable;
 800b766:	4a13      	ldr	r2, [pc, #76]	; (800b7b4 <RadioSetPublicNetwork+0x58>)
 800b768:	79fb      	ldrb	r3, [r7, #7]
 800b76a:	7013      	strb	r3, [r2, #0]
 800b76c:	4b11      	ldr	r3, [pc, #68]	; (800b7b4 <RadioSetPublicNetwork+0x58>)
 800b76e:	781a      	ldrb	r2, [r3, #0]
 800b770:	4b10      	ldr	r3, [pc, #64]	; (800b7b4 <RadioSetPublicNetwork+0x58>)
 800b772:	705a      	strb	r2, [r3, #1]

    RadioSetModem( MODEM_LORA );
 800b774:	2001      	movs	r0, #1
 800b776:	f7ff fa11 	bl	800ab9c <RadioSetModem>
    if( enable == true )
 800b77a:	79fb      	ldrb	r3, [r7, #7]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d00a      	beq.n	800b796 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SX126xWriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 800b780:	2134      	movs	r1, #52	; 0x34
 800b782:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800b786:	f7ff f887 	bl	800a898 <SX126xWriteRegister>
        SX126xWriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 800b78a:	2144      	movs	r1, #68	; 0x44
 800b78c:	f240 7041 	movw	r0, #1857	; 0x741
 800b790:	f7ff f882 	bl	800a898 <SX126xWriteRegister>
    {
        // Change LoRa modem SyncWord
        SX126xWriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SX126xWriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 800b794:	e009      	b.n	800b7aa <RadioSetPublicNetwork+0x4e>
        SX126xWriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 800b796:	2114      	movs	r1, #20
 800b798:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800b79c:	f7ff f87c 	bl	800a898 <SX126xWriteRegister>
        SX126xWriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800b7a0:	2124      	movs	r1, #36	; 0x24
 800b7a2:	f240 7041 	movw	r0, #1857	; 0x741
 800b7a6:	f7ff f877 	bl	800a898 <SX126xWriteRegister>
}
 800b7aa:	bf00      	nop
 800b7ac:	3708      	adds	r7, #8
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
 800b7b2:	bf00      	nop
 800b7b4:	2000055c 	.word	0x2000055c

0800b7b8 <RadioGetWakeupTime>:

uint32_t RadioGetWakeupTime( void )
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	af00      	add	r7, sp, #0
    return SX126xGetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 800b7bc:	f7fe ff5b 	bl	800a676 <SX126xGetBoardTcxoWakeupTime>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	3303      	adds	r3, #3
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <RadioOnDioIrq>:
        RadioEvents->RxTimeout( );
    }
}

void RadioOnDioIrq( void)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	af00      	add	r7, sp, #0
    IrqFired = true;
 800b7cc:	4b03      	ldr	r3, [pc, #12]	; (800b7dc <RadioOnDioIrq+0x14>)
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	701a      	strb	r2, [r3, #0]
    //printf("Enter IR.\r\n");
}
 800b7d2:	bf00      	nop
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7da:	4770      	bx	lr
 800b7dc:	2000055b 	.word	0x2000055b

0800b7e0 <RadioIrqProcess>:

void RadioIrqProcess( void )
{
 800b7e0:	b590      	push	{r4, r7, lr}
 800b7e2:	b083      	sub	sp, #12
 800b7e4:	af00      	add	r7, sp, #0
    // Clear IRQ flag
    //const bool isIrqFired = IrqFired;
    // IrqFired = false;
    // CRITICAL_SECTION_END( );

    if( IrqFired )
 800b7e6:	4b78      	ldr	r3, [pc, #480]	; (800b9c8 <RadioIrqProcess+0x1e8>)
 800b7e8:	781b      	ldrb	r3, [r3, #0]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	f000 80e8 	beq.w	800b9c0 <RadioIrqProcess+0x1e0>
    {
    	IrqFired = false;
 800b7f0:	4b75      	ldr	r3, [pc, #468]	; (800b9c8 <RadioIrqProcess+0x1e8>)
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	701a      	strb	r2, [r3, #0]
        uint16_t irqRegs = SX126xGetIrqStatus( );
 800b7f6:	f000 fc07 	bl	800c008 <SX126xGetIrqStatus>
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	80fb      	strh	r3, [r7, #6]
        SX126xClearIrqStatus( irqRegs );
 800b7fe:	88fb      	ldrh	r3, [r7, #6]
 800b800:	4618      	mov	r0, r3
 800b802:	f000 fe7f 	bl	800c504 <SX126xClearIrqStatus>
            IrqFired = true;
        }
        */
        // CRITICAL_SECTION_END( );

        if( ( irqRegs & IRQ_TX_DONE ) == IRQ_TX_DONE )
 800b806:	88fb      	ldrh	r3, [r7, #6]
 800b808:	f003 0301 	and.w	r3, r3, #1
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d00f      	beq.n	800b830 <RadioIrqProcess+0x50>
        {
            //TimerStop( &TxTimeoutTimer );
            //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
            SX126xSetOperatingMode( MODE_STDBY_RC );
 800b810:	2001      	movs	r0, #1
 800b812:	f7fe ff4b 	bl	800a6ac <SX126xSetOperatingMode>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800b816:	4b6d      	ldr	r3, [pc, #436]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d008      	beq.n	800b830 <RadioIrqProcess+0x50>
 800b81e:	4b6b      	ldr	r3, [pc, #428]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d003      	beq.n	800b830 <RadioIrqProcess+0x50>
            {
                RadioEvents->TxDone( );
 800b828:	4b68      	ldr	r3, [pc, #416]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	4798      	blx	r3
            }
        }

        if( ( irqRegs & IRQ_RX_DONE ) == IRQ_RX_DONE )
 800b830:	88fb      	ldrh	r3, [r7, #6]
 800b832:	f003 0302 	and.w	r3, r3, #2
 800b836:	2b00      	cmp	r3, #0
 800b838:	d058      	beq.n	800b8ec <RadioIrqProcess+0x10c>
        {
            //TimerStop( &RxTimeoutTimer );

            if( ( irqRegs & IRQ_CRC_ERROR ) == IRQ_CRC_ERROR )
 800b83a:	88fb      	ldrh	r3, [r7, #6]
 800b83c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b840:	2b00      	cmp	r3, #0
 800b842:	d017      	beq.n	800b874 <RadioIrqProcess+0x94>
            {
                if( RxContinuous == false )
 800b844:	4b62      	ldr	r3, [pc, #392]	; (800b9d0 <RadioIrqProcess+0x1f0>)
 800b846:	781b      	ldrb	r3, [r3, #0]
 800b848:	f083 0301 	eor.w	r3, r3, #1
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d002      	beq.n	800b858 <RadioIrqProcess+0x78>
                {
                    //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                    SX126xSetOperatingMode( MODE_STDBY_RC );
 800b852:	2001      	movs	r0, #1
 800b854:	f7fe ff2a 	bl	800a6ac <SX126xSetOperatingMode>
                }
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800b858:	4b5c      	ldr	r3, [pc, #368]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d045      	beq.n	800b8ec <RadioIrqProcess+0x10c>
 800b860:	4b5a      	ldr	r3, [pc, #360]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	691b      	ldr	r3, [r3, #16]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d040      	beq.n	800b8ec <RadioIrqProcess+0x10c>
                {
                    RadioEvents->RxError( );
 800b86a:	4b58      	ldr	r3, [pc, #352]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	691b      	ldr	r3, [r3, #16]
 800b870:	4798      	blx	r3
 800b872:	e03b      	b.n	800b8ec <RadioIrqProcess+0x10c>
            }
            else
            {
                uint8_t size;

                if( RxContinuous == false )
 800b874:	4b56      	ldr	r3, [pc, #344]	; (800b9d0 <RadioIrqProcess+0x1f0>)
 800b876:	781b      	ldrb	r3, [r3, #0]
 800b878:	f083 0301 	eor.w	r3, r3, #1
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d014      	beq.n	800b8ac <RadioIrqProcess+0xcc>
                {
                    //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                    SX126xSetOperatingMode( MODE_STDBY_RC );
 800b882:	2001      	movs	r0, #1
 800b884:	f7fe ff12 	bl	800a6ac <SX126xSetOperatingMode>

                    // WORKAROUND - Implicit Header Mode Timeout Behavior, see DS_SX1261-2_V1.2 datasheet chapter 15.3
                    SX126xWriteRegister( REG_RTC_CTRL, 0x00 );
 800b888:	2100      	movs	r1, #0
 800b88a:	f640 1002 	movw	r0, #2306	; 0x902
 800b88e:	f7ff f803 	bl	800a898 <SX126xWriteRegister>
                    SX126xWriteRegister( REG_EVT_CLR, SX126xReadRegister( REG_EVT_CLR ) | ( 1 << 1 ) );
 800b892:	f640 1044 	movw	r0, #2372	; 0x944
 800b896:	f7ff f84f 	bl	800a938 <SX126xReadRegister>
 800b89a:	4603      	mov	r3, r0
 800b89c:	f043 0302 	orr.w	r3, r3, #2
 800b8a0:	b2db      	uxtb	r3, r3
 800b8a2:	4619      	mov	r1, r3
 800b8a4:	f640 1044 	movw	r0, #2372	; 0x944
 800b8a8:	f7fe fff6 	bl	800a898 <SX126xWriteRegister>
                    // WORKAROUND END
                }
                SX126xGetPayload( RadioRxPayload, &size , 255 );
 800b8ac:	1d7b      	adds	r3, r7, #5
 800b8ae:	22ff      	movs	r2, #255	; 0xff
 800b8b0:	4619      	mov	r1, r3
 800b8b2:	4848      	ldr	r0, [pc, #288]	; (800b9d4 <RadioIrqProcess+0x1f4>)
 800b8b4:	f000 f8ba 	bl	800ba2c <SX126xGetPayload>
                SX126xGetPacketStatus( &RadioPktStatus );
 800b8b8:	4847      	ldr	r0, [pc, #284]	; (800b9d8 <RadioIrqProcess+0x1f8>)
 800b8ba:	f000 fdd1 	bl	800c460 <SX126xGetPacketStatus>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800b8be:	4b43      	ldr	r3, [pc, #268]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d012      	beq.n	800b8ec <RadioIrqProcess+0x10c>
 800b8c6:	4b41      	ldr	r3, [pc, #260]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	689b      	ldr	r3, [r3, #8]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d00d      	beq.n	800b8ec <RadioIrqProcess+0x10c>
                {
                    RadioEvents->RxDone( RadioRxPayload, size, RadioPktStatus.Params.LoRa.RssiPkt, RadioPktStatus.Params.LoRa.SnrPkt );
 800b8d0:	4b3e      	ldr	r3, [pc, #248]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	689c      	ldr	r4, [r3, #8]
 800b8d6:	797b      	ldrb	r3, [r7, #5]
 800b8d8:	b299      	uxth	r1, r3
 800b8da:	4b3f      	ldr	r3, [pc, #252]	; (800b9d8 <RadioIrqProcess+0x1f8>)
 800b8dc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b8e0:	b21a      	sxth	r2, r3
 800b8e2:	4b3d      	ldr	r3, [pc, #244]	; (800b9d8 <RadioIrqProcess+0x1f8>)
 800b8e4:	f993 300d 	ldrsb.w	r3, [r3, #13]
 800b8e8:	483a      	ldr	r0, [pc, #232]	; (800b9d4 <RadioIrqProcess+0x1f4>)
 800b8ea:	47a0      	blx	r4
                }
            }
        }

        if( ( irqRegs & IRQ_CAD_DONE ) == IRQ_CAD_DONE )
 800b8ec:	88fb      	ldrh	r3, [r7, #6]
 800b8ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d018      	beq.n	800b928 <RadioIrqProcess+0x148>
        {
            //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
            SX126xSetOperatingMode( MODE_STDBY_RC );
 800b8f6:	2001      	movs	r0, #1
 800b8f8:	f7fe fed8 	bl	800a6ac <SX126xSetOperatingMode>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800b8fc:	4b33      	ldr	r3, [pc, #204]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d011      	beq.n	800b928 <RadioIrqProcess+0x148>
 800b904:	4b31      	ldr	r3, [pc, #196]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	699b      	ldr	r3, [r3, #24]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d00c      	beq.n	800b928 <RadioIrqProcess+0x148>
            {
                RadioEvents->CadDone( ( ( irqRegs & IRQ_CAD_ACTIVITY_DETECTED ) == IRQ_CAD_ACTIVITY_DETECTED ) );
 800b90e:	4b2f      	ldr	r3, [pc, #188]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	699b      	ldr	r3, [r3, #24]
 800b914:	88fa      	ldrh	r2, [r7, #6]
 800b916:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800b91a:	2a00      	cmp	r2, #0
 800b91c:	bf14      	ite	ne
 800b91e:	2201      	movne	r2, #1
 800b920:	2200      	moveq	r2, #0
 800b922:	b2d2      	uxtb	r2, r2
 800b924:	4610      	mov	r0, r2
 800b926:	4798      	blx	r3
            }
        }

        if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 800b928:	88fb      	ldrh	r3, [r7, #6]
 800b92a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d02a      	beq.n	800b988 <RadioIrqProcess+0x1a8>
        {
            if( SX126xGetOperatingMode( ) == MODE_TX )
 800b932:	f7fe feaf 	bl	800a694 <SX126xGetOperatingMode>
 800b936:	4603      	mov	r3, r0
 800b938:	2b04      	cmp	r3, #4
 800b93a:	d110      	bne.n	800b95e <RadioIrqProcess+0x17e>
            {
                //TimerStop( &TxTimeoutTimer );
                //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                SX126xSetOperatingMode( MODE_STDBY_RC );
 800b93c:	2001      	movs	r0, #1
 800b93e:	f7fe feb5 	bl	800a6ac <SX126xSetOperatingMode>
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800b942:	4b22      	ldr	r3, [pc, #136]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d01e      	beq.n	800b988 <RadioIrqProcess+0x1a8>
 800b94a:	4b20      	ldr	r3, [pc, #128]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	685b      	ldr	r3, [r3, #4]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d019      	beq.n	800b988 <RadioIrqProcess+0x1a8>
                {
                    RadioEvents->TxTimeout( );
 800b954:	4b1d      	ldr	r3, [pc, #116]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	685b      	ldr	r3, [r3, #4]
 800b95a:	4798      	blx	r3
 800b95c:	e014      	b.n	800b988 <RadioIrqProcess+0x1a8>
                }
            }
            else if( SX126xGetOperatingMode( ) == MODE_RX )
 800b95e:	f7fe fe99 	bl	800a694 <SX126xGetOperatingMode>
 800b962:	4603      	mov	r3, r0
 800b964:	2b05      	cmp	r3, #5
 800b966:	d10f      	bne.n	800b988 <RadioIrqProcess+0x1a8>
            {
                //TimerStop( &RxTimeoutTimer );
                //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                SX126xSetOperatingMode( MODE_STDBY_RC );
 800b968:	2001      	movs	r0, #1
 800b96a:	f7fe fe9f 	bl	800a6ac <SX126xSetOperatingMode>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800b96e:	4b17      	ldr	r3, [pc, #92]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d008      	beq.n	800b988 <RadioIrqProcess+0x1a8>
 800b976:	4b15      	ldr	r3, [pc, #84]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	68db      	ldr	r3, [r3, #12]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d003      	beq.n	800b988 <RadioIrqProcess+0x1a8>
                {
                    RadioEvents->RxTimeout( );
 800b980:	4b12      	ldr	r3, [pc, #72]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	68db      	ldr	r3, [r3, #12]
 800b986:	4798      	blx	r3
        if( ( irqRegs & IRQ_HEADER_VALID ) == IRQ_HEADER_VALID )
        {
            //__NOP( );
        }

        if( ( irqRegs & IRQ_HEADER_ERROR ) == IRQ_HEADER_ERROR )
 800b988:	88fb      	ldrh	r3, [r7, #6]
 800b98a:	f003 0320 	and.w	r3, r3, #32
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d016      	beq.n	800b9c0 <RadioIrqProcess+0x1e0>
        {
           // TimerStop( &RxTimeoutTimer );
            if( RxContinuous == false )
 800b992:	4b0f      	ldr	r3, [pc, #60]	; (800b9d0 <RadioIrqProcess+0x1f0>)
 800b994:	781b      	ldrb	r3, [r3, #0]
 800b996:	f083 0301 	eor.w	r3, r3, #1
 800b99a:	b2db      	uxtb	r3, r3
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d002      	beq.n	800b9a6 <RadioIrqProcess+0x1c6>
            {
                //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                SX126xSetOperatingMode( MODE_STDBY_RC );
 800b9a0:	2001      	movs	r0, #1
 800b9a2:	f7fe fe83 	bl	800a6ac <SX126xSetOperatingMode>
            }
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800b9a6:	4b09      	ldr	r3, [pc, #36]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d008      	beq.n	800b9c0 <RadioIrqProcess+0x1e0>
 800b9ae:	4b07      	ldr	r3, [pc, #28]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	68db      	ldr	r3, [r3, #12]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d003      	beq.n	800b9c0 <RadioIrqProcess+0x1e0>
            {
                RadioEvents->RxTimeout( );
 800b9b8:	4b04      	ldr	r3, [pc, #16]	; (800b9cc <RadioIrqProcess+0x1ec>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	68db      	ldr	r3, [r3, #12]
 800b9be:	4798      	blx	r3
            }
        }
    }
}
 800b9c0:	bf00      	nop
 800b9c2:	370c      	adds	r7, #12
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd90      	pop	{r4, r7, pc}
 800b9c8:	2000055b 	.word	0x2000055b
 800b9cc:	20000560 	.word	0x20000560
 800b9d0:	20000444 	.word	0x20000444
 800b9d4:	2000045c 	.word	0x2000045c
 800b9d8:	20000448 	.word	0x20000448

0800b9dc <SX126xInit>:
 * \brief Process the IRQ if handled by the driver
 */
void SX126xProcessIrqs( void );

void SX126xInit( )
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	af00      	add	r7, sp, #0
    SX126xReset( );
 800b9e0:	f7fe fe74 	bl	800a6cc <SX126xReset>

    // SX126xIoIrqInit( DioIrq );

    SX126xWakeup( );
 800b9e4:	f7fe fe98 	bl	800a718 <SX126xWakeup>
    SX126xSetStandby( STDBY_RC );
 800b9e8:	2000      	movs	r0, #0
 800b9ea:	f000 f953 	bl	800bc94 <SX126xSetStandby>

    // Initialize TCXO control
    SX126xIoTcxoInit( );
 800b9ee:	f7fe fe3b 	bl	800a668 <SX126xIoTcxoInit>

    // Initialize RF switch control
    SX126xIoRfSwitchInit( );
 800b9f2:	f7fe fe48 	bl	800a686 <SX126xIoRfSwitchInit>

    // Force image calibration
    ImageCalibrated = false;
 800b9f6:	4b04      	ldr	r3, [pc, #16]	; (800ba08 <SX126xInit+0x2c>)
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	701a      	strb	r2, [r3, #0]

    SX126xSetOperatingMode( MODE_STDBY_RC );
 800b9fc:	2001      	movs	r0, #1
 800b9fe:	f7fe fe55 	bl	800a6ac <SX126xSetOperatingMode>
}
 800ba02:	bf00      	nop
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	200005a8 	.word	0x200005a8

0800ba0c <SX126xSetPayload>:
    }
    SX126xWaitOnBusy( );
}

void SX126xSetPayload( uint8_t *payload, uint8_t size )
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b082      	sub	sp, #8
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
 800ba14:	460b      	mov	r3, r1
 800ba16:	70fb      	strb	r3, [r7, #3]
    SX126xWriteBuffer( 0x00, payload, size );
 800ba18:	78fb      	ldrb	r3, [r7, #3]
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	6879      	ldr	r1, [r7, #4]
 800ba1e:	2000      	movs	r0, #0
 800ba20:	f7fe ff9c 	bl	800a95c <SX126xWriteBuffer>
}
 800ba24:	bf00      	nop
 800ba26:	3708      	adds	r7, #8
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <SX126xGetPayload>:

uint8_t SX126xGetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b086      	sub	sp, #24
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	60f8      	str	r0, [r7, #12]
 800ba34:	60b9      	str	r1, [r7, #8]
 800ba36:	4613      	mov	r3, r2
 800ba38:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	75fb      	strb	r3, [r7, #23]

    SX126xGetRxBufferStatus( size, &offset );
 800ba3e:	f107 0317 	add.w	r3, r7, #23
 800ba42:	4619      	mov	r1, r3
 800ba44:	68b8      	ldr	r0, [r7, #8]
 800ba46:	f000 fcdf 	bl	800c408 <SX126xGetRxBufferStatus>
    if( *size > maxSize )
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	79fa      	ldrb	r2, [r7, #7]
 800ba50:	429a      	cmp	r2, r3
 800ba52:	d201      	bcs.n	800ba58 <SX126xGetPayload+0x2c>
    {
        return 1;
 800ba54:	2301      	movs	r3, #1
 800ba56:	e007      	b.n	800ba68 <SX126xGetPayload+0x3c>
    }
    SX126xReadBuffer( offset, buffer, *size );
 800ba58:	7df8      	ldrb	r0, [r7, #23]
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	781b      	ldrb	r3, [r3, #0]
 800ba5e:	461a      	mov	r2, r3
 800ba60:	68f9      	ldr	r1, [r7, #12]
 800ba62:	f7fe ffaf 	bl	800a9c4 <SX126xReadBuffer>
    return 0;
 800ba66:	2300      	movs	r3, #0
}
 800ba68:	4618      	mov	r0, r3
 800ba6a:	3718      	adds	r7, #24
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}

0800ba70 <SX126xSendPayload>:

void SX126xSendPayload( uint8_t *payload, uint8_t size, uint32_t timeout )
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b084      	sub	sp, #16
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	60f8      	str	r0, [r7, #12]
 800ba78:	460b      	mov	r3, r1
 800ba7a:	607a      	str	r2, [r7, #4]
 800ba7c:	72fb      	strb	r3, [r7, #11]
    SX126xSetPayload( payload, size );
 800ba7e:	7afb      	ldrb	r3, [r7, #11]
 800ba80:	4619      	mov	r1, r3
 800ba82:	68f8      	ldr	r0, [r7, #12]
 800ba84:	f7ff ffc2 	bl	800ba0c <SX126xSetPayload>
    SX126xSetTx( timeout );
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f000 f91c 	bl	800bcc6 <SX126xSetTx>
}
 800ba8e:	bf00      	nop
 800ba90:	3710      	adds	r7, #16
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bd80      	pop	{r7, pc}

0800ba96 <SX126xSetSyncWord>:

uint8_t SX126xSetSyncWord( uint8_t *syncWord )
{
 800ba96:	b580      	push	{r7, lr}
 800ba98:	b082      	sub	sp, #8
 800ba9a:	af00      	add	r7, sp, #0
 800ba9c:	6078      	str	r0, [r7, #4]
    SX126xWriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800ba9e:	2208      	movs	r2, #8
 800baa0:	6879      	ldr	r1, [r7, #4]
 800baa2:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800baa6:	f7fe febb 	bl	800a820 <SX126xWriteRegisters>
    return 0;
 800baaa:	2300      	movs	r3, #0
}
 800baac:	4618      	mov	r0, r3
 800baae:	3708      	adds	r7, #8
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <SX126xSetCrcSeed>:

void SX126xSetCrcSeed( uint16_t seed )
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b084      	sub	sp, #16
 800bab8:	af00      	add	r7, sp, #0
 800baba:	4603      	mov	r3, r0
 800babc:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800babe:	88fb      	ldrh	r3, [r7, #6]
 800bac0:	0a1b      	lsrs	r3, r3, #8
 800bac2:	b29b      	uxth	r3, r3
 800bac4:	b2db      	uxtb	r3, r3
 800bac6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800bac8:	88fb      	ldrh	r3, [r7, #6]
 800baca:	b2db      	uxtb	r3, r3
 800bacc:	737b      	strb	r3, [r7, #13]

    switch( SX126xGetPacketType( ) )
 800bace:	f000 fb05 	bl	800c0dc <SX126xGetPacketType>
 800bad2:	4603      	mov	r3, r0
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d108      	bne.n	800baea <SX126xSetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SX126xWriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800bad8:	f107 030c 	add.w	r3, r7, #12
 800badc:	2202      	movs	r2, #2
 800bade:	4619      	mov	r1, r3
 800bae0:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800bae4:	f7fe fe9c 	bl	800a820 <SX126xWriteRegisters>
            break;
 800bae8:	e000      	b.n	800baec <SX126xSetCrcSeed+0x38>

        default:
            break;
 800baea:	bf00      	nop
    }
}
 800baec:	bf00      	nop
 800baee:	3710      	adds	r7, #16
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <SX126xSetCrcPolynomial>:

void SX126xSetCrcPolynomial( uint16_t polynomial )
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	4603      	mov	r3, r0
 800bafc:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800bafe:	88fb      	ldrh	r3, [r7, #6]
 800bb00:	0a1b      	lsrs	r3, r3, #8
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	b2db      	uxtb	r3, r3
 800bb06:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800bb08:	88fb      	ldrh	r3, [r7, #6]
 800bb0a:	b2db      	uxtb	r3, r3
 800bb0c:	737b      	strb	r3, [r7, #13]

    switch( SX126xGetPacketType( ) )
 800bb0e:	f000 fae5 	bl	800c0dc <SX126xGetPacketType>
 800bb12:	4603      	mov	r3, r0
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d108      	bne.n	800bb2a <SX126xSetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SX126xWriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800bb18:	f107 030c 	add.w	r3, r7, #12
 800bb1c:	2202      	movs	r2, #2
 800bb1e:	4619      	mov	r1, r3
 800bb20:	f240 60be 	movw	r0, #1726	; 0x6be
 800bb24:	f7fe fe7c 	bl	800a820 <SX126xWriteRegisters>
            break;
 800bb28:	e000      	b.n	800bb2c <SX126xSetCrcPolynomial+0x38>

        default:
            break;
 800bb2a:	bf00      	nop
    }
}
 800bb2c:	bf00      	nop
 800bb2e:	3710      	adds	r7, #16
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}

0800bb34 <SX126xSetWhiteningSeed>:

void SX126xSetWhiteningSeed( uint16_t seed )
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b084      	sub	sp, #16
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	73fb      	strb	r3, [r7, #15]
    
    switch( SX126xGetPacketType( ) )
 800bb42:	f000 facb 	bl	800c0dc <SX126xGetPacketType>
 800bb46:	4603      	mov	r3, r0
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d121      	bne.n	800bb90 <SX126xSetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SX126xReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800bb4c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800bb50:	f7fe fef2 	bl	800a938 <SX126xReadRegister>
 800bb54:	4603      	mov	r3, r0
 800bb56:	f023 0301 	bic.w	r3, r3, #1
 800bb5a:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800bb5c:	88fb      	ldrh	r3, [r7, #6]
 800bb5e:	0a1b      	lsrs	r3, r3, #8
 800bb60:	b29b      	uxth	r3, r3
 800bb62:	b25b      	sxtb	r3, r3
 800bb64:	f003 0301 	and.w	r3, r3, #1
 800bb68:	b25a      	sxtb	r2, r3
 800bb6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb6e:	4313      	orrs	r3, r2
 800bb70:	b25b      	sxtb	r3, r3
 800bb72:	73fb      	strb	r3, [r7, #15]
            SX126xWriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800bb74:	7bfb      	ldrb	r3, [r7, #15]
 800bb76:	4619      	mov	r1, r3
 800bb78:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800bb7c:	f7fe fe8c 	bl	800a898 <SX126xWriteRegister>
            SX126xWriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, ( uint8_t )seed );
 800bb80:	88fb      	ldrh	r3, [r7, #6]
 800bb82:	b2db      	uxtb	r3, r3
 800bb84:	4619      	mov	r1, r3
 800bb86:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800bb8a:	f7fe fe85 	bl	800a898 <SX126xWriteRegister>
            break;
 800bb8e:	e000      	b.n	800bb92 <SX126xSetWhiteningSeed+0x5e>

        default:
            break;
 800bb90:	bf00      	nop
    }
}
 800bb92:	bf00      	nop
 800bb94:	3710      	adds	r7, #16
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}

0800bb9a <SX126xGetRandom>:

uint32_t SX126xGetRandom( void )
{
 800bb9a:	b580      	push	{r7, lr}
 800bb9c:	b082      	sub	sp, #8
 800bb9e:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800bba0:	2300      	movs	r3, #0
 800bba2:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800bba4:	2300      	movs	r3, #0
 800bba6:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SX126xReadRegister( REG_ANA_LNA );
 800bbac:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800bbb0:	f7fe fec2 	bl	800a938 <SX126xReadRegister>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	71fb      	strb	r3, [r7, #7]
    SX126xWriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800bbb8:	79fb      	ldrb	r3, [r7, #7]
 800bbba:	f023 0301 	bic.w	r3, r3, #1
 800bbbe:	b2db      	uxtb	r3, r3
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800bbc6:	f7fe fe67 	bl	800a898 <SX126xWriteRegister>

    regAnaMixer = SX126xReadRegister( REG_ANA_MIXER );
 800bbca:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800bbce:	f7fe feb3 	bl	800a938 <SX126xReadRegister>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	71bb      	strb	r3, [r7, #6]
    SX126xWriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800bbd6:	79bb      	ldrb	r3, [r7, #6]
 800bbd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbdc:	b2db      	uxtb	r3, r3
 800bbde:	4619      	mov	r1, r3
 800bbe0:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800bbe4:	f7fe fe58 	bl	800a898 <SX126xWriteRegister>

    // Set radio in continuous reception
    SX126xSetRx( 0xFFFFFF ); // Rx Continuous
 800bbe8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800bbec:	f000 f888 	bl	800bd00 <SX126xSetRx>

    SX126xReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800bbf0:	463b      	mov	r3, r7
 800bbf2:	2204      	movs	r2, #4
 800bbf4:	4619      	mov	r1, r3
 800bbf6:	f640 0019 	movw	r0, #2073	; 0x819
 800bbfa:	f7fe fe5f 	bl	800a8bc <SX126xReadRegisters>

    SX126xSetStandby( STDBY_RC );
 800bbfe:	2000      	movs	r0, #0
 800bc00:	f000 f848 	bl	800bc94 <SX126xSetStandby>

    SX126xWriteRegister( REG_ANA_LNA, regAnaLna );
 800bc04:	79fb      	ldrb	r3, [r7, #7]
 800bc06:	4619      	mov	r1, r3
 800bc08:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800bc0c:	f7fe fe44 	bl	800a898 <SX126xWriteRegister>
    SX126xWriteRegister( REG_ANA_MIXER, regAnaMixer );
 800bc10:	79bb      	ldrb	r3, [r7, #6]
 800bc12:	4619      	mov	r1, r3
 800bc14:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800bc18:	f7fe fe3e 	bl	800a898 <SX126xWriteRegister>

    return number;
 800bc1c:	683b      	ldr	r3, [r7, #0]
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3708      	adds	r7, #8
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
	...

0800bc28 <SX126xSetSleep>:

void SX126xSetSleep( SleepParams_t sleepConfig )
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b084      	sub	sp, #16
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	7138      	strb	r0, [r7, #4]
    SX126xAntSwOff( );
 800bc30:	f7fe ff2c 	bl	800aa8c <SX126xAntSwOff>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800bc34:	793b      	ldrb	r3, [r7, #4]
 800bc36:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800bc40:	793b      	ldrb	r3, [r7, #4]
 800bc42:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800bc46:	b2db      	uxtb	r3, r3
 800bc48:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800bc4a:	b25b      	sxtb	r3, r3
 800bc4c:	4313      	orrs	r3, r2
 800bc4e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800bc50:	793b      	ldrb	r3, [r7, #4]
 800bc52:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	b25b      	sxtb	r3, r3
 800bc5e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800bc60:	73fb      	strb	r3, [r7, #15]

    if( sleepConfig.Fields.WarmStart == 0 )
 800bc62:	793b      	ldrb	r3, [r7, #4]
 800bc64:	f003 0304 	and.w	r3, r3, #4
 800bc68:	b2db      	uxtb	r3, r3
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d102      	bne.n	800bc74 <SX126xSetSleep+0x4c>
    {
        // Force image calibration
        ImageCalibrated = false;
 800bc6e:	4b08      	ldr	r3, [pc, #32]	; (800bc90 <SX126xSetSleep+0x68>)
 800bc70:	2200      	movs	r2, #0
 800bc72:	701a      	strb	r2, [r3, #0]
    }
    SX126xWriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800bc74:	f107 030f 	add.w	r3, r7, #15
 800bc78:	2201      	movs	r2, #1
 800bc7a:	4619      	mov	r1, r3
 800bc7c:	2084      	movs	r0, #132	; 0x84
 800bc7e:	f7fe fd67 	bl	800a750 <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_SLEEP );
 800bc82:	2000      	movs	r0, #0
 800bc84:	f7fe fd12 	bl	800a6ac <SX126xSetOperatingMode>
}
 800bc88:	bf00      	nop
 800bc8a:	3710      	adds	r7, #16
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}
 800bc90:	200005a8 	.word	0x200005a8

0800bc94 <SX126xSetStandby>:

void SX126xSetStandby( RadioStandbyModes_t standbyConfig )
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b082      	sub	sp, #8
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800bc9e:	1dfb      	adds	r3, r7, #7
 800bca0:	2201      	movs	r2, #1
 800bca2:	4619      	mov	r1, r3
 800bca4:	2080      	movs	r0, #128	; 0x80
 800bca6:	f7fe fd53 	bl	800a750 <SX126xWriteCommand>
    if( standbyConfig == STDBY_RC )
 800bcaa:	79fb      	ldrb	r3, [r7, #7]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d103      	bne.n	800bcb8 <SX126xSetStandby+0x24>
    {
        SX126xSetOperatingMode( MODE_STDBY_RC );
 800bcb0:	2001      	movs	r0, #1
 800bcb2:	f7fe fcfb 	bl	800a6ac <SX126xSetOperatingMode>
    }
    else
    {
        SX126xSetOperatingMode( MODE_STDBY_XOSC );
    }
}
 800bcb6:	e002      	b.n	800bcbe <SX126xSetStandby+0x2a>
        SX126xSetOperatingMode( MODE_STDBY_XOSC );
 800bcb8:	2002      	movs	r0, #2
 800bcba:	f7fe fcf7 	bl	800a6ac <SX126xSetOperatingMode>
}
 800bcbe:	bf00      	nop
 800bcc0:	3708      	adds	r7, #8
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}

0800bcc6 <SX126xSetTx>:
    SX126xWriteCommand( RADIO_SET_FS, 0, 0 );
    SX126xSetOperatingMode( MODE_FS );
}

void SX126xSetTx( uint32_t timeout )
{
 800bcc6:	b580      	push	{r7, lr}
 800bcc8:	b084      	sub	sp, #16
 800bcca:	af00      	add	r7, sp, #0
 800bccc:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    SX126xSetOperatingMode( MODE_TX );
 800bcce:	2004      	movs	r0, #4
 800bcd0:	f7fe fcec 	bl	800a6ac <SX126xSetOperatingMode>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	0c1b      	lsrs	r3, r3, #16
 800bcd8:	b2db      	uxtb	r3, r3
 800bcda:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	0a1b      	lsrs	r3, r3, #8
 800bce0:	b2db      	uxtb	r3, r3
 800bce2:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	73bb      	strb	r3, [r7, #14]
    SX126xWriteCommand( RADIO_SET_TX, buf, 3 );
 800bcea:	f107 030c 	add.w	r3, r7, #12
 800bcee:	2203      	movs	r2, #3
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	2083      	movs	r0, #131	; 0x83
 800bcf4:	f7fe fd2c 	bl	800a750 <SX126xWriteCommand>
}
 800bcf8:	bf00      	nop
 800bcfa:	3710      	adds	r7, #16
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}

0800bd00 <SX126xSetRx>:

void SX126xSetRx( uint32_t timeout )
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    SX126xSetOperatingMode( MODE_RX );
 800bd08:	2005      	movs	r0, #5
 800bd0a:	f7fe fccf 	bl	800a6ac <SX126xSetOperatingMode>

    SX126xWriteRegister( REG_RX_GAIN, 0x94 ); // default gain
 800bd0e:	2194      	movs	r1, #148	; 0x94
 800bd10:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800bd14:	f7fe fdc0 	bl	800a898 <SX126xWriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	0c1b      	lsrs	r3, r3, #16
 800bd1c:	b2db      	uxtb	r3, r3
 800bd1e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	0a1b      	lsrs	r3, r3, #8
 800bd24:	b2db      	uxtb	r3, r3
 800bd26:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	b2db      	uxtb	r3, r3
 800bd2c:	73bb      	strb	r3, [r7, #14]
    SX126xWriteCommand( RADIO_SET_RX, buf, 3 );
 800bd2e:	f107 030c 	add.w	r3, r7, #12
 800bd32:	2203      	movs	r2, #3
 800bd34:	4619      	mov	r1, r3
 800bd36:	2082      	movs	r0, #130	; 0x82
 800bd38:	f7fe fd0a 	bl	800a750 <SX126xWriteCommand>
}
 800bd3c:	bf00      	nop
 800bd3e:	3710      	adds	r7, #16
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bd80      	pop	{r7, pc}

0800bd44 <SX126xSetRxBoosted>:

void SX126xSetRxBoosted( uint32_t timeout )
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b084      	sub	sp, #16
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    SX126xSetOperatingMode( MODE_RX );
 800bd4c:	2005      	movs	r0, #5
 800bd4e:	f7fe fcad 	bl	800a6ac <SX126xSetOperatingMode>

    SX126xWriteRegister( REG_RX_GAIN, 0x96 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800bd52:	2196      	movs	r1, #150	; 0x96
 800bd54:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800bd58:	f7fe fd9e 	bl	800a898 <SX126xWriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	0c1b      	lsrs	r3, r3, #16
 800bd60:	b2db      	uxtb	r3, r3
 800bd62:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	0a1b      	lsrs	r3, r3, #8
 800bd68:	b2db      	uxtb	r3, r3
 800bd6a:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	b2db      	uxtb	r3, r3
 800bd70:	73bb      	strb	r3, [r7, #14]
    SX126xWriteCommand( RADIO_SET_RX, buf, 3 );
 800bd72:	f107 030c 	add.w	r3, r7, #12
 800bd76:	2203      	movs	r2, #3
 800bd78:	4619      	mov	r1, r3
 800bd7a:	2082      	movs	r0, #130	; 0x82
 800bd7c:	f7fe fce8 	bl	800a750 <SX126xWriteCommand>
}
 800bd80:	bf00      	nop
 800bd82:	3710      	adds	r7, #16
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <SX126xSetRxDutyCycle>:

void SX126xSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	0c1b      	lsrs	r3, r3, #16
 800bd96:	b2db      	uxtb	r3, r3
 800bd98:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	0a1b      	lsrs	r3, r3, #8
 800bd9e:	b2db      	uxtb	r3, r3
 800bda0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	0c1b      	lsrs	r3, r3, #16
 800bdac:	b2db      	uxtb	r3, r3
 800bdae:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	0a1b      	lsrs	r3, r3, #8
 800bdb4:	b2db      	uxtb	r3, r3
 800bdb6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	b2db      	uxtb	r3, r3
 800bdbc:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800bdbe:	f107 0308 	add.w	r3, r7, #8
 800bdc2:	2206      	movs	r2, #6
 800bdc4:	4619      	mov	r1, r3
 800bdc6:	2094      	movs	r0, #148	; 0x94
 800bdc8:	f7fe fcc2 	bl	800a750 <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_RX_DC );
 800bdcc:	2006      	movs	r0, #6
 800bdce:	f7fe fc6d 	bl	800a6ac <SX126xSetOperatingMode>
}
 800bdd2:	bf00      	nop
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}

0800bdda <SX126xSetCad>:

void SX126xSetCad( void )
{
 800bdda:	b580      	push	{r7, lr}
 800bddc:	af00      	add	r7, sp, #0
    SX126xWriteCommand( RADIO_SET_CAD, 0, 0 );
 800bdde:	2200      	movs	r2, #0
 800bde0:	2100      	movs	r1, #0
 800bde2:	20c5      	movs	r0, #197	; 0xc5
 800bde4:	f7fe fcb4 	bl	800a750 <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_CAD );
 800bde8:	2007      	movs	r0, #7
 800bdea:	f7fe fc5f 	bl	800a6ac <SX126xSetOperatingMode>
}
 800bdee:	bf00      	nop
 800bdf0:	bd80      	pop	{r7, pc}

0800bdf2 <SX126xSetTxContinuousWave>:

void SX126xSetTxContinuousWave( void )
{
 800bdf2:	b580      	push	{r7, lr}
 800bdf4:	af00      	add	r7, sp, #0
    SX126xWriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	2100      	movs	r1, #0
 800bdfa:	20d1      	movs	r0, #209	; 0xd1
 800bdfc:	f7fe fca8 	bl	800a750 <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_TX );
 800be00:	2004      	movs	r0, #4
 800be02:	f7fe fc53 	bl	800a6ac <SX126xSetOperatingMode>
}
 800be06:	bf00      	nop
 800be08:	bd80      	pop	{r7, pc}

0800be0a <SX126xSetStopRxTimerOnPreambleDetect>:
    SX126xWriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
    SX126xSetOperatingMode( MODE_TX );
}

void SX126xSetStopRxTimerOnPreambleDetect( bool enable )
{
 800be0a:	b580      	push	{r7, lr}
 800be0c:	b082      	sub	sp, #8
 800be0e:	af00      	add	r7, sp, #0
 800be10:	4603      	mov	r3, r0
 800be12:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800be14:	1dfb      	adds	r3, r7, #7
 800be16:	2201      	movs	r2, #1
 800be18:	4619      	mov	r1, r3
 800be1a:	209f      	movs	r0, #159	; 0x9f
 800be1c:	f7fe fc98 	bl	800a750 <SX126xWriteCommand>
}
 800be20:	bf00      	nop
 800be22:	3708      	adds	r7, #8
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}

0800be28 <SX126xSetLoRaSymbNumTimeout>:

void SX126xSetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b084      	sub	sp, #16
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	4603      	mov	r3, r0
 800be30:	71fb      	strb	r3, [r7, #7]
    uint8_t mant = ( ( ( symbNum > SX126X_MAX_LORA_SYMB_NUM_TIMEOUT ) ?
                       SX126X_MAX_LORA_SYMB_NUM_TIMEOUT : 
 800be32:	79fb      	ldrb	r3, [r7, #7]
 800be34:	2bf8      	cmp	r3, #248	; 0xf8
 800be36:	bf28      	it	cs
 800be38:	23f8      	movcs	r3, #248	; 0xf8
 800be3a:	b2db      	uxtb	r3, r3
                       symbNum ) + 1 ) >> 1;
 800be3c:	3301      	adds	r3, #1
 800be3e:	105b      	asrs	r3, r3, #1
    uint8_t mant = ( ( ( symbNum > SX126X_MAX_LORA_SYMB_NUM_TIMEOUT ) ?
 800be40:	73fb      	strb	r3, [r7, #15]
    uint8_t exp  = 0;
 800be42:	2300      	movs	r3, #0
 800be44:	73bb      	strb	r3, [r7, #14]
    uint8_t reg  = 0;
 800be46:	2300      	movs	r3, #0
 800be48:	737b      	strb	r3, [r7, #13]

    while( mant > 31 )
 800be4a:	e006      	b.n	800be5a <SX126xSetLoRaSymbNumTimeout+0x32>
    {
        mant = ( mant + 3 ) >> 2;
 800be4c:	7bfb      	ldrb	r3, [r7, #15]
 800be4e:	3303      	adds	r3, #3
 800be50:	109b      	asrs	r3, r3, #2
 800be52:	73fb      	strb	r3, [r7, #15]
        exp++;
 800be54:	7bbb      	ldrb	r3, [r7, #14]
 800be56:	3301      	adds	r3, #1
 800be58:	73bb      	strb	r3, [r7, #14]
    while( mant > 31 )
 800be5a:	7bfb      	ldrb	r3, [r7, #15]
 800be5c:	2b1f      	cmp	r3, #31
 800be5e:	d8f5      	bhi.n	800be4c <SX126xSetLoRaSymbNumTimeout+0x24>
    }

    reg = mant << ( 2 * exp + 1 );
 800be60:	7bfa      	ldrb	r2, [r7, #15]
 800be62:	7bbb      	ldrb	r3, [r7, #14]
 800be64:	005b      	lsls	r3, r3, #1
 800be66:	3301      	adds	r3, #1
 800be68:	fa02 f303 	lsl.w	r3, r2, r3
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_LORASYMBTIMEOUT, &reg, 1 );
 800be70:	f107 030d 	add.w	r3, r7, #13
 800be74:	2201      	movs	r2, #1
 800be76:	4619      	mov	r1, r3
 800be78:	20a0      	movs	r0, #160	; 0xa0
 800be7a:	f7fe fc69 	bl	800a750 <SX126xWriteCommand>

    if( symbNum != 0 )
 800be7e:	79fb      	ldrb	r3, [r7, #7]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d00c      	beq.n	800be9e <SX126xSetLoRaSymbNumTimeout+0x76>
    {
        reg = exp + ( mant << 3 );
 800be84:	7bfb      	ldrb	r3, [r7, #15]
 800be86:	00db      	lsls	r3, r3, #3
 800be88:	b2da      	uxtb	r2, r3
 800be8a:	7bbb      	ldrb	r3, [r7, #14]
 800be8c:	4413      	add	r3, r2
 800be8e:	b2db      	uxtb	r3, r3
 800be90:	737b      	strb	r3, [r7, #13]
        SX126xWriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800be92:	7b7b      	ldrb	r3, [r7, #13]
 800be94:	4619      	mov	r1, r3
 800be96:	f240 7006 	movw	r0, #1798	; 0x706
 800be9a:	f7fe fcfd 	bl	800a898 <SX126xWriteRegister>
    }
}
 800be9e:	bf00      	nop
 800bea0:	3710      	adds	r7, #16
 800bea2:	46bd      	mov	sp, r7
 800bea4:	bd80      	pop	{r7, pc}

0800bea6 <SX126xSetRegulatorMode>:

void SX126xSetRegulatorMode( RadioRegulatorMode_t mode )
{
 800bea6:	b580      	push	{r7, lr}
 800bea8:	b082      	sub	sp, #8
 800beaa:	af00      	add	r7, sp, #0
 800beac:	4603      	mov	r3, r0
 800beae:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800beb0:	1dfb      	adds	r3, r7, #7
 800beb2:	2201      	movs	r2, #1
 800beb4:	4619      	mov	r1, r3
 800beb6:	2096      	movs	r0, #150	; 0x96
 800beb8:	f7fe fc4a 	bl	800a750 <SX126xWriteCommand>
}
 800bebc:	bf00      	nop
 800bebe:	3708      	adds	r7, #8
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <SX126xCalibrateImage>:

    SX126xWriteCommand( RADIO_CALIBRATE, &value, 1 );
}

void SX126xCalibrateImage( uint32_t freq )
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b084      	sub	sp, #16
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	4a1b      	ldr	r2, [pc, #108]	; (800bf3c <SX126xCalibrateImage+0x78>)
 800bed0:	4293      	cmp	r3, r2
 800bed2:	d904      	bls.n	800bede <SX126xCalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800bed4:	23e1      	movs	r3, #225	; 0xe1
 800bed6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800bed8:	23e9      	movs	r3, #233	; 0xe9
 800beda:	737b      	strb	r3, [r7, #13]
 800bedc:	e022      	b.n	800bf24 <SX126xCalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	4a17      	ldr	r2, [pc, #92]	; (800bf40 <SX126xCalibrateImage+0x7c>)
 800bee2:	4293      	cmp	r3, r2
 800bee4:	d904      	bls.n	800bef0 <SX126xCalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800bee6:	23d7      	movs	r3, #215	; 0xd7
 800bee8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800beea:	23db      	movs	r3, #219	; 0xdb
 800beec:	737b      	strb	r3, [r7, #13]
 800beee:	e019      	b.n	800bf24 <SX126xCalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	4a14      	ldr	r2, [pc, #80]	; (800bf44 <SX126xCalibrateImage+0x80>)
 800bef4:	4293      	cmp	r3, r2
 800bef6:	d904      	bls.n	800bf02 <SX126xCalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800bef8:	23c1      	movs	r3, #193	; 0xc1
 800befa:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800befc:	23c5      	movs	r3, #197	; 0xc5
 800befe:	737b      	strb	r3, [r7, #13]
 800bf00:	e010      	b.n	800bf24 <SX126xCalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	4a10      	ldr	r2, [pc, #64]	; (800bf48 <SX126xCalibrateImage+0x84>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d904      	bls.n	800bf14 <SX126xCalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800bf0a:	2375      	movs	r3, #117	; 0x75
 800bf0c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800bf0e:	2381      	movs	r3, #129	; 0x81
 800bf10:	737b      	strb	r3, [r7, #13]
 800bf12:	e007      	b.n	800bf24 <SX126xCalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	4a0d      	ldr	r2, [pc, #52]	; (800bf4c <SX126xCalibrateImage+0x88>)
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	d903      	bls.n	800bf24 <SX126xCalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 800bf1c:	236b      	movs	r3, #107	; 0x6b
 800bf1e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800bf20:	236f      	movs	r3, #111	; 0x6f
 800bf22:	737b      	strb	r3, [r7, #13]
    }
    SX126xWriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800bf24:	f107 030c 	add.w	r3, r7, #12
 800bf28:	2202      	movs	r2, #2
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	2098      	movs	r0, #152	; 0x98
 800bf2e:	f7fe fc0f 	bl	800a750 <SX126xWriteCommand>
}
 800bf32:	bf00      	nop
 800bf34:	3710      	adds	r7, #16
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bd80      	pop	{r7, pc}
 800bf3a:	bf00      	nop
 800bf3c:	35a4e900 	.word	0x35a4e900
 800bf40:	32a9f880 	.word	0x32a9f880
 800bf44:	2de54480 	.word	0x2de54480
 800bf48:	1b6b0b00 	.word	0x1b6b0b00
 800bf4c:	1954fc40 	.word	0x1954fc40

0800bf50 <SX126xSetPaConfig>:

void SX126xSetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800bf50:	b590      	push	{r4, r7, lr}
 800bf52:	b085      	sub	sp, #20
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	4604      	mov	r4, r0
 800bf58:	4608      	mov	r0, r1
 800bf5a:	4611      	mov	r1, r2
 800bf5c:	461a      	mov	r2, r3
 800bf5e:	4623      	mov	r3, r4
 800bf60:	71fb      	strb	r3, [r7, #7]
 800bf62:	4603      	mov	r3, r0
 800bf64:	71bb      	strb	r3, [r7, #6]
 800bf66:	460b      	mov	r3, r1
 800bf68:	717b      	strb	r3, [r7, #5]
 800bf6a:	4613      	mov	r3, r2
 800bf6c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800bf6e:	79fb      	ldrb	r3, [r7, #7]
 800bf70:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800bf72:	79bb      	ldrb	r3, [r7, #6]
 800bf74:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800bf76:	797b      	ldrb	r3, [r7, #5]
 800bf78:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800bf7a:	793b      	ldrb	r3, [r7, #4]
 800bf7c:	73fb      	strb	r3, [r7, #15]
    SX126xWriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800bf7e:	f107 030c 	add.w	r3, r7, #12
 800bf82:	2204      	movs	r2, #4
 800bf84:	4619      	mov	r1, r3
 800bf86:	2095      	movs	r0, #149	; 0x95
 800bf88:	f7fe fbe2 	bl	800a750 <SX126xWriteCommand>
}
 800bf8c:	bf00      	nop
 800bf8e:	3714      	adds	r7, #20
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd90      	pop	{r4, r7, pc}

0800bf94 <SX126xSetDioIrqParams>:
{
    SX126xWriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SX126xSetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800bf94:	b590      	push	{r4, r7, lr}
 800bf96:	b085      	sub	sp, #20
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	4604      	mov	r4, r0
 800bf9c:	4608      	mov	r0, r1
 800bf9e:	4611      	mov	r1, r2
 800bfa0:	461a      	mov	r2, r3
 800bfa2:	4623      	mov	r3, r4
 800bfa4:	80fb      	strh	r3, [r7, #6]
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	80bb      	strh	r3, [r7, #4]
 800bfaa:	460b      	mov	r3, r1
 800bfac:	807b      	strh	r3, [r7, #2]
 800bfae:	4613      	mov	r3, r2
 800bfb0:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800bfb2:	88fb      	ldrh	r3, [r7, #6]
 800bfb4:	0a1b      	lsrs	r3, r3, #8
 800bfb6:	b29b      	uxth	r3, r3
 800bfb8:	b2db      	uxtb	r3, r3
 800bfba:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800bfbc:	88fb      	ldrh	r3, [r7, #6]
 800bfbe:	b2db      	uxtb	r3, r3
 800bfc0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800bfc2:	88bb      	ldrh	r3, [r7, #4]
 800bfc4:	0a1b      	lsrs	r3, r3, #8
 800bfc6:	b29b      	uxth	r3, r3
 800bfc8:	b2db      	uxtb	r3, r3
 800bfca:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800bfcc:	88bb      	ldrh	r3, [r7, #4]
 800bfce:	b2db      	uxtb	r3, r3
 800bfd0:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800bfd2:	887b      	ldrh	r3, [r7, #2]
 800bfd4:	0a1b      	lsrs	r3, r3, #8
 800bfd6:	b29b      	uxth	r3, r3
 800bfd8:	b2db      	uxtb	r3, r3
 800bfda:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800bfdc:	887b      	ldrh	r3, [r7, #2]
 800bfde:	b2db      	uxtb	r3, r3
 800bfe0:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800bfe2:	883b      	ldrh	r3, [r7, #0]
 800bfe4:	0a1b      	lsrs	r3, r3, #8
 800bfe6:	b29b      	uxth	r3, r3
 800bfe8:	b2db      	uxtb	r3, r3
 800bfea:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800bfec:	883b      	ldrh	r3, [r7, #0]
 800bfee:	b2db      	uxtb	r3, r3
 800bff0:	73fb      	strb	r3, [r7, #15]
    SX126xWriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800bff2:	f107 0308 	add.w	r3, r7, #8
 800bff6:	2208      	movs	r2, #8
 800bff8:	4619      	mov	r1, r3
 800bffa:	2008      	movs	r0, #8
 800bffc:	f7fe fba8 	bl	800a750 <SX126xWriteCommand>
}
 800c000:	bf00      	nop
 800c002:	3714      	adds	r7, #20
 800c004:	46bd      	mov	sp, r7
 800c006:	bd90      	pop	{r4, r7, pc}

0800c008 <SX126xGetIrqStatus>:

uint16_t SX126xGetIrqStatus( void )
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b082      	sub	sp, #8
 800c00c:	af00      	add	r7, sp, #0
    uint8_t irqStatus[2];

    SX126xReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
 800c00e:	1d3b      	adds	r3, r7, #4
 800c010:	2202      	movs	r2, #2
 800c012:	4619      	mov	r1, r3
 800c014:	2012      	movs	r0, #18
 800c016:	f7fe fbcb 	bl	800a7b0 <SX126xReadCommand>
    return ( irqStatus[0] << 8 ) | irqStatus[1];
 800c01a:	793b      	ldrb	r3, [r7, #4]
 800c01c:	021b      	lsls	r3, r3, #8
 800c01e:	b21a      	sxth	r2, r3
 800c020:	797b      	ldrb	r3, [r7, #5]
 800c022:	b21b      	sxth	r3, r3
 800c024:	4313      	orrs	r3, r2
 800c026:	b21b      	sxth	r3, r3
 800c028:	b29b      	uxth	r3, r3
}
 800c02a:	4618      	mov	r0, r3
 800c02c:	3708      	adds	r7, #8
 800c02e:	46bd      	mov	sp, r7
 800c030:	bd80      	pop	{r7, pc}

0800c032 <SX126xSetDio2AsRfSwitchCtrl>:

void SX126xSetDio2AsRfSwitchCtrl( uint8_t enable )
{
 800c032:	b580      	push	{r7, lr}
 800c034:	b082      	sub	sp, #8
 800c036:	af00      	add	r7, sp, #0
 800c038:	4603      	mov	r3, r0
 800c03a:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_RFSWITCHMODE, &enable, 1 );
 800c03c:	1dfb      	adds	r3, r7, #7
 800c03e:	2201      	movs	r2, #1
 800c040:	4619      	mov	r1, r3
 800c042:	209d      	movs	r0, #157	; 0x9d
 800c044:	f7fe fb84 	bl	800a750 <SX126xWriteCommand>
}
 800c048:	bf00      	nop
 800c04a:	3708      	adds	r7, #8
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}

0800c050 <SX126xSetRfFrequency>:

    SX126xWriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
}

void SX126xSetRfFrequency( uint32_t frequency )
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b084      	sub	sp, #16
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];

    if( ImageCalibrated == false )
 800c058:	4b15      	ldr	r3, [pc, #84]	; (800c0b0 <SX126xSetRfFrequency+0x60>)
 800c05a:	781b      	ldrb	r3, [r3, #0]
 800c05c:	f083 0301 	eor.w	r3, r3, #1
 800c060:	b2db      	uxtb	r3, r3
 800c062:	2b00      	cmp	r3, #0
 800c064:	d005      	beq.n	800c072 <SX126xSetRfFrequency+0x22>
    {
        SX126xCalibrateImage( frequency );
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	f7ff ff2c 	bl	800bec4 <SX126xCalibrateImage>
        ImageCalibrated = true;
 800c06c:	4b10      	ldr	r3, [pc, #64]	; (800c0b0 <SX126xSetRfFrequency+0x60>)
 800c06e:	2201      	movs	r2, #1
 800c070:	701a      	strb	r2, [r3, #0]
    }

    uint32_t freqInPllSteps = SX126xConvertFreqInHzToPllStep( frequency );
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f000 fa5e 	bl	800c534 <SX126xConvertFreqInHzToPllStep>
 800c078:	60f8      	str	r0, [r7, #12]

    buf[0] = ( uint8_t )( ( freqInPllSteps >> 24 ) & 0xFF );
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	0e1b      	lsrs	r3, r3, #24
 800c07e:	b2db      	uxtb	r3, r3
 800c080:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF );
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	0c1b      	lsrs	r3, r3, #16
 800c086:	b2db      	uxtb	r3, r3
 800c088:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF );
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	0a1b      	lsrs	r3, r3, #8
 800c08e:	b2db      	uxtb	r3, r3
 800c090:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freqInPllSteps & 0xFF );
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	b2db      	uxtb	r3, r3
 800c096:	72fb      	strb	r3, [r7, #11]
    SX126xWriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800c098:	f107 0308 	add.w	r3, r7, #8
 800c09c:	2204      	movs	r2, #4
 800c09e:	4619      	mov	r1, r3
 800c0a0:	2086      	movs	r0, #134	; 0x86
 800c0a2:	f7fe fb55 	bl	800a750 <SX126xWriteCommand>
}
 800c0a6:	bf00      	nop
 800c0a8:	3710      	adds	r7, #16
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop
 800c0b0:	200005a8 	.word	0x200005a8

0800c0b4 <SX126xSetPacketType>:

void SX126xSetPacketType( RadioPacketTypes_t packetType )
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b082      	sub	sp, #8
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800c0be:	79fa      	ldrb	r2, [r7, #7]
 800c0c0:	4b05      	ldr	r3, [pc, #20]	; (800c0d8 <SX126xSetPacketType+0x24>)
 800c0c2:	701a      	strb	r2, [r3, #0]
    SX126xWriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800c0c4:	1dfb      	adds	r3, r7, #7
 800c0c6:	2201      	movs	r2, #1
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	208a      	movs	r0, #138	; 0x8a
 800c0cc:	f7fe fb40 	bl	800a750 <SX126xWriteCommand>
}
 800c0d0:	bf00      	nop
 800c0d2:	3708      	adds	r7, #8
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}
 800c0d8:	200005a0 	.word	0x200005a0

0800c0dc <SX126xGetPacketType>:

RadioPacketTypes_t SX126xGetPacketType( void )
{
 800c0dc:	b480      	push	{r7}
 800c0de:	af00      	add	r7, sp, #0
    return PacketType;
 800c0e0:	4b03      	ldr	r3, [pc, #12]	; (800c0f0 <SX126xGetPacketType+0x14>)
 800c0e2:	781b      	ldrb	r3, [r3, #0]
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ec:	4770      	bx	lr
 800c0ee:	bf00      	nop
 800c0f0:	200005a0 	.word	0x200005a0

0800c0f4 <SX126xSetTxParams>:

void SX126xSetTxParams( int8_t power, RadioRampTimes_t rampTime )
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b084      	sub	sp, #16
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	460a      	mov	r2, r1
 800c0fe:	71fb      	strb	r3, [r7, #7]
 800c100:	4613      	mov	r3, r2
 800c102:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    if( SX126xGetDeviceId( ) == SX1261 )
 800c104:	f7fe fca6 	bl	800aa54 <SX126xGetDeviceId>
 800c108:	4603      	mov	r3, r0
 800c10a:	2b01      	cmp	r3, #1
 800c10c:	d11f      	bne.n	800c14e <SX126xSetTxParams+0x5a>
    {
        if( power == 15 )
 800c10e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c112:	2b0f      	cmp	r3, #15
 800c114:	d106      	bne.n	800c124 <SX126xSetTxParams+0x30>
        {
            SX126xSetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 800c116:	2301      	movs	r3, #1
 800c118:	2201      	movs	r2, #1
 800c11a:	2100      	movs	r1, #0
 800c11c:	2006      	movs	r0, #6
 800c11e:	f7ff ff17 	bl	800bf50 <SX126xSetPaConfig>
 800c122:	e005      	b.n	800c130 <SX126xSetTxParams+0x3c>
        }
        else
        {
            SX126xSetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 800c124:	2301      	movs	r3, #1
 800c126:	2201      	movs	r2, #1
 800c128:	2100      	movs	r1, #0
 800c12a:	2004      	movs	r0, #4
 800c12c:	f7ff ff10 	bl	800bf50 <SX126xSetPaConfig>
        }
        if( power >= 14 )
 800c130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c134:	2b0d      	cmp	r3, #13
 800c136:	dd02      	ble.n	800c13e <SX126xSetTxParams+0x4a>
        {
            power = 14;
 800c138:	230e      	movs	r3, #14
 800c13a:	71fb      	strb	r3, [r7, #7]
 800c13c:	e028      	b.n	800c190 <SX126xSetTxParams+0x9c>
        }
        else if( power < -17 )
 800c13e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c142:	f113 0f11 	cmn.w	r3, #17
 800c146:	da23      	bge.n	800c190 <SX126xSetTxParams+0x9c>
        {
            power = -17;
 800c148:	23ef      	movs	r3, #239	; 0xef
 800c14a:	71fb      	strb	r3, [r7, #7]
 800c14c:	e020      	b.n	800c190 <SX126xSetTxParams+0x9c>
        }
    }
    else // sx1262
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        SX126xWriteRegister( REG_TX_CLAMP_CFG, SX126xReadRegister( REG_TX_CLAMP_CFG ) | ( 0x0F << 1 ) );
 800c14e:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800c152:	f7fe fbf1 	bl	800a938 <SX126xReadRegister>
 800c156:	4603      	mov	r3, r0
 800c158:	f043 031e 	orr.w	r3, r3, #30
 800c15c:	b2db      	uxtb	r3, r3
 800c15e:	4619      	mov	r1, r3
 800c160:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800c164:	f7fe fb98 	bl	800a898 <SX126xWriteRegister>
        // WORKAROUND END

        SX126xSetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 800c168:	2301      	movs	r3, #1
 800c16a:	2200      	movs	r2, #0
 800c16c:	2107      	movs	r1, #7
 800c16e:	2004      	movs	r0, #4
 800c170:	f7ff feee 	bl	800bf50 <SX126xSetPaConfig>
        if( power > 22 )
 800c174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c178:	2b16      	cmp	r3, #22
 800c17a:	dd02      	ble.n	800c182 <SX126xSetTxParams+0x8e>
        {
            power = 22;
 800c17c:	2316      	movs	r3, #22
 800c17e:	71fb      	strb	r3, [r7, #7]
 800c180:	e006      	b.n	800c190 <SX126xSetTxParams+0x9c>
        }
        else if( power < -9 )
 800c182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c186:	f113 0f09 	cmn.w	r3, #9
 800c18a:	da01      	bge.n	800c190 <SX126xSetTxParams+0x9c>
        {
            power = -9;
 800c18c:	23f7      	movs	r3, #247	; 0xf7
 800c18e:	71fb      	strb	r3, [r7, #7]
        }
    }
    buf[0] = power;
 800c190:	79fb      	ldrb	r3, [r7, #7]
 800c192:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 800c194:	79bb      	ldrb	r3, [r7, #6]
 800c196:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 800c198:	f107 030c 	add.w	r3, r7, #12
 800c19c:	2202      	movs	r2, #2
 800c19e:	4619      	mov	r1, r3
 800c1a0:	208e      	movs	r0, #142	; 0x8e
 800c1a2:	f7fe fad5 	bl	800a750 <SX126xWriteCommand>
}
 800c1a6:	bf00      	nop
 800c1a8:	3710      	adds	r7, #16
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}
	...

0800c1b0 <SX126xSetModulationParams>:

void SX126xSetModulationParams( ModulationParams_t *modulationParams )
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b086      	sub	sp, #24
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800c1bc:	4a32      	ldr	r2, [pc, #200]	; (800c288 <SX126xSetModulationParams+0xd8>)
 800c1be:	f107 0308 	add.w	r3, r7, #8
 800c1c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c1c6:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	781a      	ldrb	r2, [r3, #0]
 800c1ce:	4b2f      	ldr	r3, [pc, #188]	; (800c28c <SX126xSetModulationParams+0xdc>)
 800c1d0:	781b      	ldrb	r3, [r3, #0]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d004      	beq.n	800c1e0 <SX126xSetModulationParams+0x30>
    {
        SX126xSetPacketType( modulationParams->PacketType );
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	781b      	ldrb	r3, [r3, #0]
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f7ff ff6a 	bl	800c0b4 <SX126xSetPacketType>
    }

    switch( modulationParams->PacketType )
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	781b      	ldrb	r3, [r3, #0]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d002      	beq.n	800c1ee <SX126xSetModulationParams+0x3e>
 800c1e8:	2b01      	cmp	r3, #1
 800c1ea:	d033      	beq.n	800c254 <SX126xSetModulationParams+0xa4>
        SX126xWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );

        break;
    default:
    case PACKET_TYPE_NONE:
        return;
 800c1ec:	e049      	b.n	800c282 <SX126xSetModulationParams+0xd2>
        n = 8;
 800c1ee:	2308      	movs	r3, #8
 800c1f0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )( 32 * SX126X_XTAL_FREQ / modulationParams->Params.Gfsk.BitRate );
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	685b      	ldr	r3, [r3, #4]
 800c1f6:	4a26      	ldr	r2, [pc, #152]	; (800c290 <SX126xSetModulationParams+0xe0>)
 800c1f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1fc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	0c1b      	lsrs	r3, r3, #16
 800c202:	b2db      	uxtb	r3, r3
 800c204:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	0a1b      	lsrs	r3, r3, #8
 800c20a:	b2db      	uxtb	r3, r3
 800c20c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800c20e:	697b      	ldr	r3, [r7, #20]
 800c210:	b2db      	uxtb	r3, r3
 800c212:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	7b1b      	ldrb	r3, [r3, #12]
 800c218:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	7b5b      	ldrb	r3, [r3, #13]
 800c21e:	733b      	strb	r3, [r7, #12]
        tempVal = SX126xConvertFreqInHzToPllStep( modulationParams->Params.Gfsk.Fdev );
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	689b      	ldr	r3, [r3, #8]
 800c224:	4618      	mov	r0, r3
 800c226:	f000 f985 	bl	800c534 <SX126xConvertFreqInHzToPllStep>
 800c22a:	6178      	str	r0, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800c22c:	697b      	ldr	r3, [r7, #20]
 800c22e:	0c1b      	lsrs	r3, r3, #16
 800c230:	b2db      	uxtb	r3, r3
 800c232:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800c234:	697b      	ldr	r3, [r7, #20]
 800c236:	0a1b      	lsrs	r3, r3, #8
 800c238:	b2db      	uxtb	r3, r3
 800c23a:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	b2db      	uxtb	r3, r3
 800c240:	73fb      	strb	r3, [r7, #15]
        SX126xWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800c242:	7cfb      	ldrb	r3, [r7, #19]
 800c244:	b29a      	uxth	r2, r3
 800c246:	f107 0308 	add.w	r3, r7, #8
 800c24a:	4619      	mov	r1, r3
 800c24c:	208b      	movs	r0, #139	; 0x8b
 800c24e:	f7fe fa7f 	bl	800a750 <SX126xWriteCommand>
        break;
 800c252:	e016      	b.n	800c282 <SX126xSetModulationParams+0xd2>
        n = 4;
 800c254:	2304      	movs	r3, #4
 800c256:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	7c1b      	ldrb	r3, [r3, #16]
 800c25c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	7c5b      	ldrb	r3, [r3, #17]
 800c262:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	7c9b      	ldrb	r3, [r3, #18]
 800c268:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	7cdb      	ldrb	r3, [r3, #19]
 800c26e:	72fb      	strb	r3, [r7, #11]
        SX126xWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800c270:	7cfb      	ldrb	r3, [r7, #19]
 800c272:	b29a      	uxth	r2, r3
 800c274:	f107 0308 	add.w	r3, r7, #8
 800c278:	4619      	mov	r1, r3
 800c27a:	208b      	movs	r0, #139	; 0x8b
 800c27c:	f7fe fa68 	bl	800a750 <SX126xWriteCommand>
        break;
 800c280:	bf00      	nop
    }
}
 800c282:	3718      	adds	r7, #24
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}
 800c288:	08013328 	.word	0x08013328
 800c28c:	200005a0 	.word	0x200005a0
 800c290:	3d090000 	.word	0x3d090000

0800c294 <SX126xSetPacketParams>:

void SX126xSetPacketParams( PacketParams_t *packetParams )
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b086      	sub	sp, #24
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800c29c:	2300      	movs	r3, #0
 800c29e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800c2a0:	4a40      	ldr	r2, [pc, #256]	; (800c3a4 <SX126xSetPacketParams+0x110>)
 800c2a2:	f107 030c 	add.w	r3, r7, #12
 800c2a6:	ca07      	ldmia	r2, {r0, r1, r2}
 800c2a8:	c303      	stmia	r3!, {r0, r1}
 800c2aa:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	781a      	ldrb	r2, [r3, #0]
 800c2b0:	4b3d      	ldr	r3, [pc, #244]	; (800c3a8 <SX126xSetPacketParams+0x114>)
 800c2b2:	781b      	ldrb	r3, [r3, #0]
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d004      	beq.n	800c2c2 <SX126xSetPacketParams+0x2e>
    {
        SX126xSetPacketType( packetParams->PacketType );
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	781b      	ldrb	r3, [r3, #0]
 800c2bc:	4618      	mov	r0, r3
 800c2be:	f7ff fef9 	bl	800c0b4 <SX126xSetPacketType>
    }

    switch( packetParams->PacketType )
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	781b      	ldrb	r3, [r3, #0]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d002      	beq.n	800c2d0 <SX126xSetPacketParams+0x3c>
 800c2ca:	2b01      	cmp	r3, #1
 800c2cc:	d042      	beq.n	800c354 <SX126xSetPacketParams+0xc0>
        buf[4] = packetParams->Params.LoRa.CrcMode;
        buf[5] = packetParams->Params.LoRa.InvertIQ;
        break;
    default:
    case PACKET_TYPE_NONE:
        return;
 800c2ce:	e066      	b.n	800c39e <SX126xSetPacketParams+0x10a>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	7a5b      	ldrb	r3, [r3, #9]
 800c2d4:	2bf1      	cmp	r3, #241	; 0xf1
 800c2d6:	d10a      	bne.n	800c2ee <SX126xSetPacketParams+0x5a>
            SX126xSetCrcSeed( CRC_IBM_SEED );
 800c2d8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800c2dc:	f7ff fbea 	bl	800bab4 <SX126xSetCrcSeed>
            SX126xSetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800c2e0:	f248 0005 	movw	r0, #32773	; 0x8005
 800c2e4:	f7ff fc06 	bl	800baf4 <SX126xSetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800c2e8:	2302      	movs	r3, #2
 800c2ea:	75bb      	strb	r3, [r7, #22]
 800c2ec:	e011      	b.n	800c312 <SX126xSetPacketParams+0x7e>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	7a5b      	ldrb	r3, [r3, #9]
 800c2f2:	2bf2      	cmp	r3, #242	; 0xf2
 800c2f4:	d10a      	bne.n	800c30c <SX126xSetPacketParams+0x78>
            SX126xSetCrcSeed( CRC_CCITT_SEED );
 800c2f6:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800c2fa:	f7ff fbdb 	bl	800bab4 <SX126xSetCrcSeed>
            SX126xSetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800c2fe:	f241 0021 	movw	r0, #4129	; 0x1021
 800c302:	f7ff fbf7 	bl	800baf4 <SX126xSetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800c306:	2306      	movs	r3, #6
 800c308:	75bb      	strb	r3, [r7, #22]
 800c30a:	e002      	b.n	800c312 <SX126xSetPacketParams+0x7e>
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	7a5b      	ldrb	r3, [r3, #9]
 800c310:	75bb      	strb	r3, [r7, #22]
        n = 9;
 800c312:	2309      	movs	r3, #9
 800c314:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	885b      	ldrh	r3, [r3, #2]
 800c31a:	0a1b      	lsrs	r3, r3, #8
 800c31c:	b29b      	uxth	r3, r3
 800c31e:	b2db      	uxtb	r3, r3
 800c320:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	885b      	ldrh	r3, [r3, #2]
 800c326:	b2db      	uxtb	r3, r3
 800c328:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	791b      	ldrb	r3, [r3, #4]
 800c32e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	795b      	ldrb	r3, [r3, #5]
 800c334:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	799b      	ldrb	r3, [r3, #6]
 800c33a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	79db      	ldrb	r3, [r3, #7]
 800c340:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	7a1b      	ldrb	r3, [r3, #8]
 800c346:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800c348:	7dbb      	ldrb	r3, [r7, #22]
 800c34a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	7a9b      	ldrb	r3, [r3, #10]
 800c350:	753b      	strb	r3, [r7, #20]
        break;
 800c352:	e01c      	b.n	800c38e <SX126xSetPacketParams+0xfa>
        n = 6;
 800c354:	2306      	movs	r3, #6
 800c356:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	899b      	ldrh	r3, [r3, #12]
 800c35c:	0a1b      	lsrs	r3, r3, #8
 800c35e:	b29b      	uxth	r3, r3
 800c360:	b2db      	uxtb	r3, r3
 800c362:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	899b      	ldrh	r3, [r3, #12]
 800c368:	b2db      	uxtb	r3, r3
 800c36a:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	7b9a      	ldrb	r2, [r3, #14]
 800c370:	4b0e      	ldr	r3, [pc, #56]	; (800c3ac <SX126xSetPacketParams+0x118>)
 800c372:	4611      	mov	r1, r2
 800c374:	7019      	strb	r1, [r3, #0]
 800c376:	4613      	mov	r3, r2
 800c378:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	7bdb      	ldrb	r3, [r3, #15]
 800c37e:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	7c1b      	ldrb	r3, [r3, #16]
 800c384:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	7c5b      	ldrb	r3, [r3, #17]
 800c38a:	747b      	strb	r3, [r7, #17]
        break;
 800c38c:	bf00      	nop
    }
    SX126xWriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800c38e:	7dfb      	ldrb	r3, [r7, #23]
 800c390:	b29a      	uxth	r2, r3
 800c392:	f107 030c 	add.w	r3, r7, #12
 800c396:	4619      	mov	r1, r3
 800c398:	208c      	movs	r0, #140	; 0x8c
 800c39a:	f7fe f9d9 	bl	800a750 <SX126xWriteCommand>
}
 800c39e:	3718      	adds	r7, #24
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}
 800c3a4:	08013330 	.word	0x08013330
 800c3a8:	200005a0 	.word	0x200005a0
 800c3ac:	200005a1 	.word	0x200005a1

0800c3b0 <SX126xSetBufferBaseAddress>:
    SX126xWriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    SX126xSetOperatingMode( MODE_CAD );
}

void SX126xSetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b084      	sub	sp, #16
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	460a      	mov	r2, r1
 800c3ba:	71fb      	strb	r3, [r7, #7]
 800c3bc:	4613      	mov	r3, r2
 800c3be:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800c3c0:	79fb      	ldrb	r3, [r7, #7]
 800c3c2:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800c3c4:	79bb      	ldrb	r3, [r7, #6]
 800c3c6:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800c3c8:	f107 030c 	add.w	r3, r7, #12
 800c3cc:	2202      	movs	r2, #2
 800c3ce:	4619      	mov	r1, r3
 800c3d0:	208f      	movs	r0, #143	; 0x8f
 800c3d2:	f7fe f9bd 	bl	800a750 <SX126xWriteCommand>
}
 800c3d6:	bf00      	nop
 800c3d8:	3710      	adds	r7, #16
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bd80      	pop	{r7, pc}

0800c3de <SX126xGetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SX126xGetRssiInst( void )
{
 800c3de:	b580      	push	{r7, lr}
 800c3e0:	b082      	sub	sp, #8
 800c3e2:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	71fb      	strb	r3, [r7, #7]

    SX126xReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800c3e8:	1d3b      	adds	r3, r7, #4
 800c3ea:	2201      	movs	r2, #1
 800c3ec:	4619      	mov	r1, r3
 800c3ee:	2015      	movs	r0, #21
 800c3f0:	f7fe f9de 	bl	800a7b0 <SX126xReadCommand>
    rssi = -buf[0] >> 1;
 800c3f4:	793b      	ldrb	r3, [r7, #4]
 800c3f6:	425b      	negs	r3, r3
 800c3f8:	105b      	asrs	r3, r3, #1
 800c3fa:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800c3fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800c400:	4618      	mov	r0, r3
 800c402:	3708      	adds	r7, #8
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}

0800c408 <SX126xGetRxBufferStatus>:

void SX126xGetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b084      	sub	sp, #16
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SX126xReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800c412:	f107 030c 	add.w	r3, r7, #12
 800c416:	2202      	movs	r2, #2
 800c418:	4619      	mov	r1, r3
 800c41a:	2013      	movs	r0, #19
 800c41c:	f7fe f9c8 	bl	800a7b0 <SX126xReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SX126xGetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800c420:	f7ff fe5c 	bl	800c0dc <SX126xGetPacketType>
 800c424:	4603      	mov	r3, r0
 800c426:	2b01      	cmp	r3, #1
 800c428:	d10d      	bne.n	800c446 <SX126xGetRxBufferStatus+0x3e>
 800c42a:	4b0c      	ldr	r3, [pc, #48]	; (800c45c <SX126xGetRxBufferStatus+0x54>)
 800c42c:	781b      	ldrb	r3, [r3, #0]
 800c42e:	b2db      	uxtb	r3, r3
 800c430:	2b01      	cmp	r3, #1
 800c432:	d108      	bne.n	800c446 <SX126xGetRxBufferStatus+0x3e>
    {
        *payloadLength = SX126xReadRegister( REG_LR_PAYLOADLENGTH );
 800c434:	f240 7002 	movw	r0, #1794	; 0x702
 800c438:	f7fe fa7e 	bl	800a938 <SX126xReadRegister>
 800c43c:	4603      	mov	r3, r0
 800c43e:	461a      	mov	r2, r3
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	701a      	strb	r2, [r3, #0]
 800c444:	e002      	b.n	800c44c <SX126xGetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800c446:	7b3a      	ldrb	r2, [r7, #12]
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800c44c:	7b7a      	ldrb	r2, [r7, #13]
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	701a      	strb	r2, [r3, #0]
}
 800c452:	bf00      	nop
 800c454:	3710      	adds	r7, #16
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}
 800c45a:	bf00      	nop
 800c45c:	200005a1 	.word	0x200005a1

0800c460 <SX126xGetPacketStatus>:

void SX126xGetPacketStatus( PacketStatus_t *pktStatus )
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b084      	sub	sp, #16
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SX126xReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800c468:	f107 030c 	add.w	r3, r7, #12
 800c46c:	2203      	movs	r2, #3
 800c46e:	4619      	mov	r1, r3
 800c470:	2014      	movs	r0, #20
 800c472:	f7fe f99d 	bl	800a7b0 <SX126xReadCommand>

    pktStatus->packetType = SX126xGetPacketType( );
 800c476:	f7ff fe31 	bl	800c0dc <SX126xGetPacketType>
 800c47a:	4603      	mov	r3, r0
 800c47c:	461a      	mov	r2, r3
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	781b      	ldrb	r3, [r3, #0]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d002      	beq.n	800c490 <SX126xGetPacketStatus+0x30>
 800c48a:	2b01      	cmp	r3, #1
 800c48c:	d013      	beq.n	800c4b6 <SX126xGetPacketStatus+0x56>
 800c48e:	e02a      	b.n	800c4e6 <SX126xGetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800c490:	7b3a      	ldrb	r2, [r7, #12]
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800c496:	7b7b      	ldrb	r3, [r7, #13]
 800c498:	425b      	negs	r3, r3
 800c49a:	105b      	asrs	r3, r3, #1
 800c49c:	b25a      	sxtb	r2, r3
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800c4a2:	7bbb      	ldrb	r3, [r7, #14]
 800c4a4:	425b      	negs	r3, r3
 800c4a6:	105b      	asrs	r3, r3, #1
 800c4a8:	b25a      	sxtb	r2, r3
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	609a      	str	r2, [r3, #8]
            break;
 800c4b4:	e020      	b.n	800c4f8 <SX126xGetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800c4b6:	7b3b      	ldrb	r3, [r7, #12]
 800c4b8:	425b      	negs	r3, r3
 800c4ba:	105b      	asrs	r3, r3, #1
 800c4bc:	b25a      	sxtb	r2, r3
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800c4c2:	7b7b      	ldrb	r3, [r7, #13]
 800c4c4:	b25b      	sxtb	r3, r3
 800c4c6:	3302      	adds	r3, #2
 800c4c8:	109b      	asrs	r3, r3, #2
 800c4ca:	b25a      	sxtb	r2, r3
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800c4d0:	7bbb      	ldrb	r3, [r7, #14]
 800c4d2:	425b      	negs	r3, r3
 800c4d4:	105b      	asrs	r3, r3, #1
 800c4d6:	b25a      	sxtb	r2, r3
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800c4dc:	4b08      	ldr	r3, [pc, #32]	; (800c500 <SX126xGetPacketStatus+0xa0>)
 800c4de:	681a      	ldr	r2, [r3, #0]
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	611a      	str	r2, [r3, #16]
            break;
 800c4e4:	e008      	b.n	800c4f8 <SX126xGetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            memset( pktStatus, 0, sizeof( PacketStatus_t ) );
 800c4e6:	2214      	movs	r2, #20
 800c4e8:	2100      	movs	r1, #0
 800c4ea:	6878      	ldr	r0, [r7, #4]
 800c4ec:	f001 fb64 	bl	800dbb8 <memset>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	220f      	movs	r2, #15
 800c4f4:	701a      	strb	r2, [r3, #0]
            break;
 800c4f6:	bf00      	nop
    }
}
 800c4f8:	bf00      	nop
 800c4fa:	3710      	adds	r7, #16
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}
 800c500:	200005a4 	.word	0x200005a4

0800c504 <SX126xClearIrqStatus>:
    uint8_t buf[2] = { 0x00, 0x00 };
    SX126xWriteCommand( RADIO_CLR_ERROR, buf, 2 );
}

void SX126xClearIrqStatus( uint16_t irq )
{
 800c504:	b580      	push	{r7, lr}
 800c506:	b084      	sub	sp, #16
 800c508:	af00      	add	r7, sp, #0
 800c50a:	4603      	mov	r3, r0
 800c50c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( ( uint16_t )irq >> 8 ) & 0x00FF );
 800c50e:	88fb      	ldrh	r3, [r7, #6]
 800c510:	0a1b      	lsrs	r3, r3, #8
 800c512:	b29b      	uxth	r3, r3
 800c514:	b2db      	uxtb	r3, r3
 800c516:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 800c518:	88fb      	ldrh	r3, [r7, #6]
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 800c51e:	f107 030c 	add.w	r3, r7, #12
 800c522:	2202      	movs	r2, #2
 800c524:	4619      	mov	r1, r3
 800c526:	2002      	movs	r0, #2
 800c528:	f7fe f912 	bl	800a750 <SX126xWriteCommand>
}
 800c52c:	bf00      	nop
 800c52e:	3710      	adds	r7, #16
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}

0800c534 <SX126xConvertFreqInHzToPllStep>:

static uint32_t SX126xConvertFreqInHzToPllStep( uint32_t freqInHz )
{
 800c534:	b480      	push	{r7}
 800c536:	b085      	sub	sp, #20
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
    uint32_t stepsInt;
    uint32_t stepsFrac;

    // pllSteps = freqInHz / (SX126X_XTAL_FREQ / 2^19 )
    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    stepsInt = freqInHz / SX126X_PLL_STEP_SCALED;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	4a0f      	ldr	r2, [pc, #60]	; (800c57c <SX126xConvertFreqInHzToPllStep+0x48>)
 800c540:	fba2 2303 	umull	r2, r3, r2, r3
 800c544:	0b1b      	lsrs	r3, r3, #12
 800c546:	60fb      	str	r3, [r7, #12]
    stepsFrac = freqInHz - ( stepsInt * SX126X_PLL_STEP_SCALED );
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f643 5209 	movw	r2, #15625	; 0x3d09
 800c54e:	fb02 f303 	mul.w	r3, r2, r3
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	1ad3      	subs	r3, r2, r3
 800c556:	60bb      	str	r3, [r7, #8]
    
    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( stepsInt << SX126X_PLL_STEP_SHIFT_AMOUNT ) + 
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	039a      	lsls	r2, r3, #14
           ( ( ( stepsFrac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	039b      	lsls	r3, r3, #14
 800c560:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 800c564:	3304      	adds	r3, #4
 800c566:	4905      	ldr	r1, [pc, #20]	; (800c57c <SX126xConvertFreqInHzToPllStep+0x48>)
 800c568:	fba1 1303 	umull	r1, r3, r1, r3
 800c56c:	0b1b      	lsrs	r3, r3, #12
    return ( stepsInt << SX126X_PLL_STEP_SHIFT_AMOUNT ) + 
 800c56e:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 800c570:	4618      	mov	r0, r3
 800c572:	3714      	adds	r7, #20
 800c574:	46bd      	mov	sp, r7
 800c576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57a:	4770      	bx	lr
 800c57c:	431bde83 	.word	0x431bde83

0800c580 <Sensor_MX_Process>:
 */
static RadioEvents_t RadioEvents;


void Sensor_MX_Process()
{
 800c580:	b580      	push	{r7, lr}
 800c582:	af00      	add	r7, sp, #0
	MCU_Exit_Deep_Sleep();
 800c584:	f001 f874 	bl	800d670 <MCU_Exit_Deep_Sleep>

	Radio_Init();
 800c588:	f000 fb90 	bl	800ccac <Radio_Init>

	SX126xAntSwOn();
 800c58c:	f7fe fa72 	bl	800aa74 <SX126xAntSwOn>
	// Radio.Sleep();
	MCU_Enter_Shallow_Sleep();
 800c590:	f001 fa7c 	bl	800da8c <MCU_Enter_Shallow_Sleep>
	// Radio.Rx( RX_TIMEOUT_VALUE );
	while(1)
	{
		// Check MCU Power Mode
		if (MCU_State == Shallow_LP)
 800c594:	4b8d      	ldr	r3, [pc, #564]	; (800c7cc <Sensor_MX_Process+0x24c>)
 800c596:	781b      	ldrb	r3, [r3, #0]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d10a      	bne.n	800c5b2 <Sensor_MX_Process+0x32>
		{
			MCU_Exit_Shallow_Sleep();
 800c59c:	f001 fa94 	bl	800dac8 <MCU_Exit_Shallow_Sleep>

			MCU_State = RUN;
 800c5a0:	4b8a      	ldr	r3, [pc, #552]	; (800c7cc <Sensor_MX_Process+0x24c>)
 800c5a2:	2202      	movs	r2, #2
 800c5a4:	701a      	strb	r2, [r3, #0]
			rxStartTime = HAL_GetTick();
 800c5a6:	f7f5 fedd 	bl	8002364 <HAL_GetTick>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	4a88      	ldr	r2, [pc, #544]	; (800c7d0 <Sensor_MX_Process+0x250>)
 800c5ae:	6013      	str	r3, [r2, #0]
 800c5b0:	e005      	b.n	800c5be <Sensor_MX_Process+0x3e>
		}
		else if(MCU_State == Deep_LP)
 800c5b2:	4b86      	ldr	r3, [pc, #536]	; (800c7cc <Sensor_MX_Process+0x24c>)
 800c5b4:	781b      	ldrb	r3, [r3, #0]
 800c5b6:	2b01      	cmp	r3, #1
 800c5b8:	d101      	bne.n	800c5be <Sensor_MX_Process+0x3e>
		{
			MCU_Enter_Deep_Sleep();
 800c5ba:	f001 fa8f 	bl	800dadc <MCU_Enter_Deep_Sleep>
		}
		switch( MX_State )
 800c5be:	4b85      	ldr	r3, [pc, #532]	; (800c7d4 <Sensor_MX_Process+0x254>)
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	2b04      	cmp	r3, #4
 800c5c4:	f200 80fe 	bhi.w	800c7c4 <Sensor_MX_Process+0x244>
 800c5c8:	a201      	add	r2, pc, #4	; (adr r2, 800c5d0 <Sensor_MX_Process+0x50>)
 800c5ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ce:	bf00      	nop
 800c5d0:	0800c785 	.word	0x0800c785
 800c5d4:	0800c7ad 	.word	0x0800c7ad
 800c5d8:	0800c7bd 	.word	0x0800c7bd
 800c5dc:	0800c5e5 	.word	0x0800c5e5
 800c5e0:	0800c7b5 	.word	0x0800c7b5
		{
		case TX:
			if(TX_cmd == CMD_ACK)
 800c5e4:	4b7c      	ldr	r3, [pc, #496]	; (800c7d8 <Sensor_MX_Process+0x258>)
 800c5e6:	781b      	ldrb	r3, [r3, #0]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d128      	bne.n	800c63e <Sensor_MX_Process+0xbe>
			{
				TxPkt.PktType = ACK_OK;
 800c5ec:	4b7b      	ldr	r3, [pc, #492]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c5ee:	22c9      	movs	r2, #201	; 0xc9
 800c5f0:	701a      	strb	r2, [r3, #0]
				TxPkt.Address = SensorID;
 800c5f2:	4b7a      	ldr	r3, [pc, #488]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c5f4:	2203      	movs	r2, #3
 800c5f6:	705a      	strb	r2, [r3, #1]
				RadioBuffer[0] = TxPkt.PktType;
 800c5f8:	4b78      	ldr	r3, [pc, #480]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c5fa:	781a      	ldrb	r2, [r3, #0]
 800c5fc:	4b78      	ldr	r3, [pc, #480]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c5fe:	701a      	strb	r2, [r3, #0]
				RadioBuffer[1] = TxPkt.Address;
 800c600:	4b76      	ldr	r3, [pc, #472]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c602:	785a      	ldrb	r2, [r3, #1]
 800c604:	4b76      	ldr	r3, [pc, #472]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c606:	705a      	strb	r2, [r3, #1]

				Current_Time_TX_Format();
 800c608:	f000 fea2 	bl	800d350 <Current_Time_TX_Format>

				DelayMs(RX_TIME_MARGIN);
 800c60c:	2032      	movs	r0, #50	; 0x32
 800c60e:	f7fd ffb7 	bl	800a580 <DelayMs>
				Radio.Send(RadioBuffer, RadioBufferLen);
 800c612:	4b74      	ldr	r3, [pc, #464]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c616:	2109      	movs	r1, #9
 800c618:	4871      	ldr	r0, [pc, #452]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c61a:	4798      	blx	r3
				// Wait for completing sending
				while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800c61c:	bf00      	nop
 800c61e:	f7ff fcf3 	bl	800c008 <SX126xGetIrqStatus>
 800c622:	4603      	mov	r3, r0
 800c624:	f003 0301 	and.w	r3, r3, #1
 800c628:	2b01      	cmp	r3, #1
 800c62a:	d1f8      	bne.n	800c61e <Sensor_MX_Process+0x9e>
				if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800c62c:	4b6d      	ldr	r3, [pc, #436]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c62e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c630:	2b00      	cmp	r3, #0
 800c632:	f000 8099 	beq.w	800c768 <Sensor_MX_Process+0x1e8>
 800c636:	4b6b      	ldr	r3, [pc, #428]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c63a:	4798      	blx	r3
 800c63c:	e094      	b.n	800c768 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == TIME_ACK)
 800c63e:	4b66      	ldr	r3, [pc, #408]	; (800c7d8 <Sensor_MX_Process+0x258>)
 800c640:	781b      	ldrb	r3, [r3, #0]
 800c642:	2b01      	cmp	r3, #1
 800c644:	d127      	bne.n	800c696 <Sensor_MX_Process+0x116>
			{
				TxPkt.PktType = TIM_CK;
 800c646:	4b65      	ldr	r3, [pc, #404]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c648:	22ad      	movs	r2, #173	; 0xad
 800c64a:	701a      	strb	r2, [r3, #0]
				TxPkt.Address = SensorID;
 800c64c:	4b63      	ldr	r3, [pc, #396]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c64e:	2203      	movs	r2, #3
 800c650:	705a      	strb	r2, [r3, #1]
				RadioBuffer[0] = TxPkt.PktType;
 800c652:	4b62      	ldr	r3, [pc, #392]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c654:	781a      	ldrb	r2, [r3, #0]
 800c656:	4b62      	ldr	r3, [pc, #392]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c658:	701a      	strb	r2, [r3, #0]
				RadioBuffer[1] = TxPkt.Address;
 800c65a:	4b60      	ldr	r3, [pc, #384]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c65c:	785a      	ldrb	r2, [r3, #1]
 800c65e:	4b60      	ldr	r3, [pc, #384]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c660:	705a      	strb	r2, [r3, #1]

				Current_Time_TX_Format();
 800c662:	f000 fe75 	bl	800d350 <Current_Time_TX_Format>

				DelayMs(RX_TIME_MARGIN);
 800c666:	2032      	movs	r0, #50	; 0x32
 800c668:	f7fd ff8a 	bl	800a580 <DelayMs>
				Radio.Send(RadioBuffer, RadioBufferLen);
 800c66c:	4b5d      	ldr	r3, [pc, #372]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c66e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c670:	2109      	movs	r1, #9
 800c672:	485b      	ldr	r0, [pc, #364]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c674:	4798      	blx	r3
				// Wait for completing sending
				while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800c676:	bf00      	nop
 800c678:	f7ff fcc6 	bl	800c008 <SX126xGetIrqStatus>
 800c67c:	4603      	mov	r3, r0
 800c67e:	f003 0301 	and.w	r3, r3, #1
 800c682:	2b01      	cmp	r3, #1
 800c684:	d1f8      	bne.n	800c678 <Sensor_MX_Process+0xf8>
				if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800c686:	4b57      	ldr	r3, [pc, #348]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c688:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d06c      	beq.n	800c768 <Sensor_MX_Process+0x1e8>
 800c68e:	4b55      	ldr	r3, [pc, #340]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c690:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c692:	4798      	blx	r3
 800c694:	e068      	b.n	800c768 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == Fre_rqst)
 800c696:	4b50      	ldr	r3, [pc, #320]	; (800c7d8 <Sensor_MX_Process+0x258>)
 800c698:	781b      	ldrb	r3, [r3, #0]
 800c69a:	2b03      	cmp	r3, #3
 800c69c:	d127      	bne.n	800c6ee <Sensor_MX_Process+0x16e>
			{
				TxPkt.PktType = FID_RST;
 800c69e:	4b4f      	ldr	r3, [pc, #316]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c6a0:	22e8      	movs	r2, #232	; 0xe8
 800c6a2:	701a      	strb	r2, [r3, #0]
				TxPkt.Address = SensorID;
 800c6a4:	4b4d      	ldr	r3, [pc, #308]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c6a6:	2203      	movs	r2, #3
 800c6a8:	705a      	strb	r2, [r3, #1]
				RadioBuffer[0] = TxPkt.PktType;
 800c6aa:	4b4c      	ldr	r3, [pc, #304]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c6ac:	781a      	ldrb	r2, [r3, #0]
 800c6ae:	4b4c      	ldr	r3, [pc, #304]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c6b0:	701a      	strb	r2, [r3, #0]
				RadioBuffer[1] = TxPkt.Address;
 800c6b2:	4b4a      	ldr	r3, [pc, #296]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c6b4:	785a      	ldrb	r2, [r3, #1]
 800c6b6:	4b4a      	ldr	r3, [pc, #296]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c6b8:	705a      	strb	r2, [r3, #1]

				Current_Time_TX_Format();
 800c6ba:	f000 fe49 	bl	800d350 <Current_Time_TX_Format>

				DelayMs(RX_TIME_MARGIN);
 800c6be:	2032      	movs	r0, #50	; 0x32
 800c6c0:	f7fd ff5e 	bl	800a580 <DelayMs>
				Radio.Send(RadioBuffer, RadioBufferLen);
 800c6c4:	4b47      	ldr	r3, [pc, #284]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c6c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6c8:	2109      	movs	r1, #9
 800c6ca:	4845      	ldr	r0, [pc, #276]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c6cc:	4798      	blx	r3
				// Wait for completing sending
				while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800c6ce:	bf00      	nop
 800c6d0:	f7ff fc9a 	bl	800c008 <SX126xGetIrqStatus>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	f003 0301 	and.w	r3, r3, #1
 800c6da:	2b01      	cmp	r3, #1
 800c6dc:	d1f8      	bne.n	800c6d0 <Sensor_MX_Process+0x150>
				if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800c6de:	4b41      	ldr	r3, [pc, #260]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c6e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d040      	beq.n	800c768 <Sensor_MX_Process+0x1e8>
 800c6e6:	4b3f      	ldr	r3, [pc, #252]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c6e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6ea:	4798      	blx	r3
 800c6ec:	e03c      	b.n	800c768 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == Fre_Done)
 800c6ee:	4b3a      	ldr	r3, [pc, #232]	; (800c7d8 <Sensor_MX_Process+0x258>)
 800c6f0:	781b      	ldrb	r3, [r3, #0]
 800c6f2:	2b02      	cmp	r3, #2
 800c6f4:	d127      	bne.n	800c746 <Sensor_MX_Process+0x1c6>
			{
				TxPkt.PktType = FID_OK;
 800c6f6:	4b39      	ldr	r3, [pc, #228]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c6f8:	22d4      	movs	r2, #212	; 0xd4
 800c6fa:	701a      	strb	r2, [r3, #0]
				TxPkt.Address = SensorID;
 800c6fc:	4b37      	ldr	r3, [pc, #220]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c6fe:	2203      	movs	r2, #3
 800c700:	705a      	strb	r2, [r3, #1]
				RadioBuffer[0] = TxPkt.PktType;
 800c702:	4b36      	ldr	r3, [pc, #216]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c704:	781a      	ldrb	r2, [r3, #0]
 800c706:	4b36      	ldr	r3, [pc, #216]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c708:	701a      	strb	r2, [r3, #0]
				RadioBuffer[1] = TxPkt.Address;
 800c70a:	4b34      	ldr	r3, [pc, #208]	; (800c7dc <Sensor_MX_Process+0x25c>)
 800c70c:	785a      	ldrb	r2, [r3, #1]
 800c70e:	4b34      	ldr	r3, [pc, #208]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c710:	705a      	strb	r2, [r3, #1]

				Current_Time_TX_Format();
 800c712:	f000 fe1d 	bl	800d350 <Current_Time_TX_Format>

				DelayMs(RX_TIME_MARGIN);
 800c716:	2032      	movs	r0, #50	; 0x32
 800c718:	f7fd ff32 	bl	800a580 <DelayMs>
				Radio.Send(RadioBuffer, RadioBufferLen);
 800c71c:	4b31      	ldr	r3, [pc, #196]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c71e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c720:	2109      	movs	r1, #9
 800c722:	482f      	ldr	r0, [pc, #188]	; (800c7e0 <Sensor_MX_Process+0x260>)
 800c724:	4798      	blx	r3
				// Wait for completing sending
				while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800c726:	bf00      	nop
 800c728:	f7ff fc6e 	bl	800c008 <SX126xGetIrqStatus>
 800c72c:	4603      	mov	r3, r0
 800c72e:	f003 0301 	and.w	r3, r3, #1
 800c732:	2b01      	cmp	r3, #1
 800c734:	d1f8      	bne.n	800c728 <Sensor_MX_Process+0x1a8>
				if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800c736:	4b2b      	ldr	r3, [pc, #172]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c738:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d014      	beq.n	800c768 <Sensor_MX_Process+0x1e8>
 800c73e:	4b29      	ldr	r3, [pc, #164]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c742:	4798      	blx	r3
 800c744:	e010      	b.n	800c768 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == DATA_TX)
 800c746:	4b24      	ldr	r3, [pc, #144]	; (800c7d8 <Sensor_MX_Process+0x258>)
 800c748:	781b      	ldrb	r3, [r3, #0]
 800c74a:	2b04      	cmp	r3, #4
 800c74c:	d102      	bne.n	800c754 <Sensor_MX_Process+0x1d4>
			{
				Sensor_TX_Process();
 800c74e:	f000 f84f 	bl	800c7f0 <Sensor_TX_Process>
 800c752:	e009      	b.n	800c768 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == DATA_RESEND)
 800c754:	4b20      	ldr	r3, [pc, #128]	; (800c7d8 <Sensor_MX_Process+0x258>)
 800c756:	781b      	ldrb	r3, [r3, #0]
 800c758:	2b05      	cmp	r3, #5
 800c75a:	d105      	bne.n	800c768 <Sensor_MX_Process+0x1e8>
			{
				Radio_TX(DatatoRadio, Chosen_Bandlen);
 800c75c:	4b22      	ldr	r3, [pc, #136]	; (800c7e8 <Sensor_MX_Process+0x268>)
 800c75e:	881b      	ldrh	r3, [r3, #0]
 800c760:	4619      	mov	r1, r3
 800c762:	4822      	ldr	r0, [pc, #136]	; (800c7ec <Sensor_MX_Process+0x26c>)
 800c764:	f000 fb10 	bl	800cd88 <Radio_TX>
			}
			MX_State = RX;
 800c768:	4b1a      	ldr	r3, [pc, #104]	; (800c7d4 <Sensor_MX_Process+0x254>)
 800c76a:	2200      	movs	r2, #0
 800c76c:	701a      	strb	r2, [r3, #0]
			Radio.Rx( RX_TIMEOUT_VALUE );
 800c76e:	4b1d      	ldr	r3, [pc, #116]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c772:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c776:	4798      	blx	r3
			rxStartTime = HAL_GetTick();
 800c778:	f7f5 fdf4 	bl	8002364 <HAL_GetTick>
 800c77c:	4603      	mov	r3, r0
 800c77e:	4a14      	ldr	r2, [pc, #80]	; (800c7d0 <Sensor_MX_Process+0x250>)
 800c780:	6013      	str	r3, [r2, #0]
		    break;
 800c782:	e022      	b.n	800c7ca <Sensor_MX_Process+0x24a>
		case RX:
			if(Radio.IrqProcess != NULL) Radio.IrqProcess();
 800c784:	4b17      	ldr	r3, [pc, #92]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d002      	beq.n	800c792 <Sensor_MX_Process+0x212>
 800c78c:	4b15      	ldr	r3, [pc, #84]	; (800c7e4 <Sensor_MX_Process+0x264>)
 800c78e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c790:	4798      	blx	r3
			if((HAL_GetTick() - rxStartTime) > RX_CMD_WAIT_TIME) MCU_Enter_Shallow_Sleep();// 3s timeout
 800c792:	f7f5 fde7 	bl	8002364 <HAL_GetTick>
 800c796:	4602      	mov	r2, r0
 800c798:	4b0d      	ldr	r3, [pc, #52]	; (800c7d0 <Sensor_MX_Process+0x250>)
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	1ad3      	subs	r3, r2, r3
 800c79e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800c7a2:	4293      	cmp	r3, r2
 800c7a4:	d910      	bls.n	800c7c8 <Sensor_MX_Process+0x248>
 800c7a6:	f001 f971 	bl	800da8c <MCU_Enter_Shallow_Sleep>
		    break;
 800c7aa:	e00d      	b.n	800c7c8 <Sensor_MX_Process+0x248>
		case RX_TIMEOUT:
			MX_State = RX;
 800c7ac:	4b09      	ldr	r3, [pc, #36]	; (800c7d4 <Sensor_MX_Process+0x254>)
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	701a      	strb	r2, [r3, #0]
		    break;
 800c7b2:	e00a      	b.n	800c7ca <Sensor_MX_Process+0x24a>
		case TX_TIMEOUT:
		    MX_State = RX;
 800c7b4:	4b07      	ldr	r3, [pc, #28]	; (800c7d4 <Sensor_MX_Process+0x254>)
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	701a      	strb	r2, [r3, #0]
		    break;
 800c7ba:	e006      	b.n	800c7ca <Sensor_MX_Process+0x24a>
		case RX_ERROR:
			MX_State = RX;
 800c7bc:	4b05      	ldr	r3, [pc, #20]	; (800c7d4 <Sensor_MX_Process+0x254>)
 800c7be:	2200      	movs	r2, #0
 800c7c0:	701a      	strb	r2, [r3, #0]
		    break;
 800c7c2:	e002      	b.n	800c7ca <Sensor_MX_Process+0x24a>
		default:
		   break;
 800c7c4:	bf00      	nop
 800c7c6:	e6e5      	b.n	800c594 <Sensor_MX_Process+0x14>
		    break;
 800c7c8:	bf00      	nop
		if (MCU_State == Shallow_LP)
 800c7ca:	e6e3      	b.n	800c594 <Sensor_MX_Process+0x14>
 800c7cc:	20005957 	.word	0x20005957
 800c7d0:	20005960 	.word	0x20005960
 800c7d4:	20005956 	.word	0x20005956
 800c7d8:	20005955 	.word	0x20005955
 800c7dc:	20005958 	.word	0x20005958
 800c7e0:	2000594c 	.word	0x2000594c
 800c7e4:	080138cc 	.word	0x080138cc
 800c7e8:	20003696 	.word	0x20003696
 800c7ec:	2000369c 	.word	0x2000369c

0800c7f0 <Sensor_TX_Process>:
		  }
	}
}

void Sensor_TX_Process( void )
{
 800c7f0:	b5b0      	push	{r4, r5, r7, lr}
 800c7f2:	b086      	sub	sp, #24
 800c7f4:	af06      	add	r7, sp, #24
	HAL_GPIO_WritePin(GPIOE, POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin, GPIO_PIN_SET);    //Power On
 800c7f6:	2201      	movs	r2, #1
 800c7f8:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 800c7fc:	4820      	ldr	r0, [pc, #128]	; (800c880 <Sensor_TX_Process+0x90>)
 800c7fe:	f7f7 f83f 	bl	8003880 <HAL_GPIO_WritePin>
	Get_FreIDs();
 800c802:	f000 fd0b 	bl	800d21c <Get_FreIDs>
	if (SDCard_Mount())
 800c806:	f000 f9ad 	bl	800cb64 <SDCard_Mount>
 800c80a:	4603      	mov	r3, r0
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d02b      	beq.n	800c868 <Sensor_TX_Process+0x78>
	{
		// HAL_GPIO_WritePin(GPIOE, LED_RED_Pin, GPIO_PIN_SET);
		// Use current date time for SD card file name
		Get_Current_Time();
 800c810:	f001 f84c 	bl	800d8ac <Get_Current_Time>
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
					 SensorID, sDate.Year, sDate.Month, sDate.Date,
 800c814:	4b1b      	ldr	r3, [pc, #108]	; (800c884 <Sensor_TX_Process+0x94>)
 800c816:	78db      	ldrb	r3, [r3, #3]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c818:	461d      	mov	r5, r3
					 SensorID, sDate.Year, sDate.Month, sDate.Date,
 800c81a:	4b1a      	ldr	r3, [pc, #104]	; (800c884 <Sensor_TX_Process+0x94>)
 800c81c:	785b      	ldrb	r3, [r3, #1]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c81e:	461a      	mov	r2, r3
					 SensorID, sDate.Year, sDate.Month, sDate.Date,
 800c820:	4b18      	ldr	r3, [pc, #96]	; (800c884 <Sensor_TX_Process+0x94>)
 800c822:	789b      	ldrb	r3, [r3, #2]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c824:	4619      	mov	r1, r3
					 sTime.Hours, sTime.Minutes, sTime.Seconds);
 800c826:	4b18      	ldr	r3, [pc, #96]	; (800c888 <Sensor_TX_Process+0x98>)
 800c828:	781b      	ldrb	r3, [r3, #0]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c82a:	4618      	mov	r0, r3
					 sTime.Hours, sTime.Minutes, sTime.Seconds);
 800c82c:	4b16      	ldr	r3, [pc, #88]	; (800c888 <Sensor_TX_Process+0x98>)
 800c82e:	785b      	ldrb	r3, [r3, #1]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c830:	461c      	mov	r4, r3
					 sTime.Hours, sTime.Minutes, sTime.Seconds);
 800c832:	4b15      	ldr	r3, [pc, #84]	; (800c888 <Sensor_TX_Process+0x98>)
 800c834:	789b      	ldrb	r3, [r3, #2]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c836:	9304      	str	r3, [sp, #16]
 800c838:	9403      	str	r4, [sp, #12]
 800c83a:	9002      	str	r0, [sp, #8]
 800c83c:	9101      	str	r1, [sp, #4]
 800c83e:	9200      	str	r2, [sp, #0]
 800c840:	462b      	mov	r3, r5
 800c842:	2203      	movs	r2, #3
 800c844:	4911      	ldr	r1, [pc, #68]	; (800c88c <Sensor_TX_Process+0x9c>)
 800c846:	4812      	ldr	r0, [pc, #72]	; (800c890 <Sensor_TX_Process+0xa0>)
 800c848:	f002 f83e 	bl	800e8c8 <siprintf>

		f_open(&userFILE, CurrentFileName, FA_WRITE | FA_CREATE_ALWAYS);
 800c84c:	220a      	movs	r2, #10
 800c84e:	4910      	ldr	r1, [pc, #64]	; (800c890 <Sensor_TX_Process+0xa0>)
 800c850:	4810      	ldr	r0, [pc, #64]	; (800c894 <Sensor_TX_Process+0xa4>)
 800c852:	f7fd f925 	bl	8009aa0 <f_open>

		Sensor_Collect_Data(Allbands, Option1);
 800c856:	2101      	movs	r1, #1
 800c858:	2000      	movs	r0, #0
 800c85a:	f000 f821 	bl	800c8a0 <Sensor_Collect_Data>

		f_close(&userFILE);
 800c85e:	480d      	ldr	r0, [pc, #52]	; (800c894 <Sensor_TX_Process+0xa4>)
 800c860:	f7fd fcfc 	bl	800a25c <f_close>

		// Save UG nodes RX data (packet,RSSI,SNR)
		Save_UG_RX_data();
 800c864:	f000 fd9c 	bl	800d3a0 <Save_UG_RX_data>
	}

	// Data collection completion
	Shutoff_Data_Collection();
 800c868:	f000 f95c 	bl	800cb24 <Shutoff_Data_Collection>

	Radio_TX(DatatoRadio, Chosen_Bandlen);
 800c86c:	4b0a      	ldr	r3, [pc, #40]	; (800c898 <Sensor_TX_Process+0xa8>)
 800c86e:	881b      	ldrh	r3, [r3, #0]
 800c870:	4619      	mov	r1, r3
 800c872:	480a      	ldr	r0, [pc, #40]	; (800c89c <Sensor_TX_Process+0xac>)
 800c874:	f000 fa88 	bl	800cd88 <Radio_TX>

	// HAL_GPIO_WritePin(GPIOE, LED_RED_Pin, GPIO_PIN_RESET);
}
 800c878:	bf00      	nop
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bdb0      	pop	{r4, r5, r7, pc}
 800c87e:	bf00      	nop
 800c880:	40021000 	.word	0x40021000
 800c884:	2000597c 	.word	0x2000597c
 800c888:	20005968 	.word	0x20005968
 800c88c:	0801333c 	.word	0x0801333c
 800c890:	20002618 	.word	0x20002618
 800c894:	200015e4 	.word	0x200015e4
 800c898:	20003696 	.word	0x20003696
 800c89c:	2000369c 	.word	0x2000369c

0800c8a0 <Sensor_Collect_Data>:

void Sensor_Collect_Data(Band_Selection Generating_band, Band_Selection Sending_band)
{
 800c8a0:	b590      	push	{r4, r7, lr}
 800c8a2:	b08b      	sub	sp, #44	; 0x2c
 800c8a4:	af04      	add	r7, sp, #16
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	460a      	mov	r2, r1
 800c8aa:	71fb      	strb	r3, [r7, #7]
 800c8ac:	4613      	mov	r3, r2
 800c8ae:	71bb      	strb	r3, [r7, #6]
	uint16_t Arrayindex = 0;
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	82fb      	strh	r3, [r7, #22]
	switch(Generating_band)
 800c8b4:	79fb      	ldrb	r3, [r7, #7]
 800c8b6:	2b03      	cmp	r3, #3
 800c8b8:	f200 80dd 	bhi.w	800ca76 <Sensor_Collect_Data+0x1d6>
 800c8bc:	a201      	add	r2, pc, #4	; (adr r2, 800c8c4 <Sensor_Collect_Data+0x24>)
 800c8be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8c2:	bf00      	nop
 800c8c4:	0800c8d5 	.word	0x0800c8d5
 800c8c8:	0800ca75 	.word	0x0800ca75
 800c8cc:	0800ca75 	.word	0x0800ca75
 800c8d0:	0800ca75 	.word	0x0800ca75
	{
	    case Allbands:
	    {
	    	float fout;

	    	AD9833_Init();
 800c8d4:	f7f5 fb1c 	bl	8001f10 <AD9833_Init>
	    	DDS_Choose_Source(AD9833_LOWFREQ);         // generate signals with low frequencies
 800c8d8:	2000      	movs	r0, #0
 800c8da:	f000 f8f3 	bl	800cac4 <DDS_Choose_Source>

	    	for(uint16_t fre_index = 1; fre_index <= Fre_size; fre_index++)
 800c8de:	2301      	movs	r3, #1
 800c8e0:	81fb      	strh	r3, [r7, #14]
 800c8e2:	e0c0      	b.n	800ca66 <Sensor_Collect_Data+0x1c6>
	    	{
	    		// starting generating signals with high frequencies
	    		if(fre_index == 111)
 800c8e4:	89fb      	ldrh	r3, [r7, #14]
 800c8e6:	2b6f      	cmp	r3, #111	; 0x6f
 800c8e8:	d104      	bne.n	800c8f4 <Sensor_Collect_Data+0x54>
	    		{
	    			AD9914_Init();
 800c8ea:	f7f5 fb41 	bl	8001f70 <AD9914_Init>
	    			DDS_Choose_Source(AD9914_HIGHFREQ);
 800c8ee:	2001      	movs	r0, #1
 800c8f0:	f000 f8e8 	bl	800cac4 <DDS_Choose_Source>
	    		}

	    		if(fre_index <= 110)
 800c8f4:	89fb      	ldrh	r3, [r7, #14]
 800c8f6:	2b6e      	cmp	r3, #110	; 0x6e
 800c8f8:	d837      	bhi.n	800c96a <Sensor_Collect_Data+0xca>
	    		{
	    			//0.1kHz to 1kHz with step size of 0.1kHz (10 points)
	    			if(fre_index <= 10) fout = 0.1*fre_index ; // in kHZ
 800c8fa:	89fb      	ldrh	r3, [r7, #14]
 800c8fc:	2b0a      	cmp	r3, #10
 800c8fe:	d811      	bhi.n	800c924 <Sensor_Collect_Data+0x84>
 800c900:	89fb      	ldrh	r3, [r7, #14]
 800c902:	4618      	mov	r0, r3
 800c904:	f7f3 fe0e 	bl	8000524 <__aeabi_i2d>
 800c908:	a368      	add	r3, pc, #416	; (adr r3, 800caac <Sensor_Collect_Data+0x20c>)
 800c90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c90e:	f7f3 fe73 	bl	80005f8 <__aeabi_dmul>
 800c912:	4602      	mov	r2, r0
 800c914:	460b      	mov	r3, r1
 800c916:	4610      	mov	r0, r2
 800c918:	4619      	mov	r1, r3
 800c91a:	f7f4 f965 	bl	8000be8 <__aeabi_d2f>
 800c91e:	4603      	mov	r3, r0
 800c920:	613b      	str	r3, [r7, #16]
 800c922:	e01d      	b.n	800c960 <Sensor_Collect_Data+0xc0>
	    			//1kHz to 1MHz with log step size (100 points)
	    			else fout = pow(10, 0.03*(fre_index-10)); // in kHz
 800c924:	89fb      	ldrh	r3, [r7, #14]
 800c926:	3b0a      	subs	r3, #10
 800c928:	4618      	mov	r0, r3
 800c92a:	f7f3 fdfb 	bl	8000524 <__aeabi_i2d>
 800c92e:	a361      	add	r3, pc, #388	; (adr r3, 800cab4 <Sensor_Collect_Data+0x214>)
 800c930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c934:	f7f3 fe60 	bl	80005f8 <__aeabi_dmul>
 800c938:	4602      	mov	r2, r0
 800c93a:	460b      	mov	r3, r1
 800c93c:	ec43 2b17 	vmov	d7, r2, r3
 800c940:	eeb0 1a47 	vmov.f32	s2, s14
 800c944:	eef0 1a67 	vmov.f32	s3, s15
 800c948:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800ca80 <Sensor_Collect_Data+0x1e0>
 800c94c:	f005 fd9c 	bl	8012488 <pow>
 800c950:	ec53 2b10 	vmov	r2, r3, d0
 800c954:	4610      	mov	r0, r2
 800c956:	4619      	mov	r1, r3
 800c958:	f7f4 f946 	bl	8000be8 <__aeabi_d2f>
 800c95c:	4603      	mov	r3, r0
 800c95e:	613b      	str	r3, [r7, #16]

	    			AD9833_Generate_Wave(fout);
 800c960:	ed97 0a04 	vldr	s0, [r7, #16]
 800c964:	f7f5 fab0 	bl	8001ec8 <AD9833_Generate_Wave>
 800c968:	e026      	b.n	800c9b8 <Sensor_Collect_Data+0x118>
	    		}
	    		else
	    		{
	    			fout = pow(10, 0.003*(fre_index-110));  // in MHz
 800c96a:	89fb      	ldrh	r3, [r7, #14]
 800c96c:	3b6e      	subs	r3, #110	; 0x6e
 800c96e:	4618      	mov	r0, r3
 800c970:	f7f3 fdd8 	bl	8000524 <__aeabi_i2d>
 800c974:	a351      	add	r3, pc, #324	; (adr r3, 800cabc <Sensor_Collect_Data+0x21c>)
 800c976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97a:	f7f3 fe3d 	bl	80005f8 <__aeabi_dmul>
 800c97e:	4602      	mov	r2, r0
 800c980:	460b      	mov	r3, r1
 800c982:	ec43 2b17 	vmov	d7, r2, r3
 800c986:	eeb0 1a47 	vmov.f32	s2, s14
 800c98a:	eef0 1a67 	vmov.f32	s3, s15
 800c98e:	ed9f 0b3c 	vldr	d0, [pc, #240]	; 800ca80 <Sensor_Collect_Data+0x1e0>
 800c992:	f005 fd79 	bl	8012488 <pow>
 800c996:	ec53 2b10 	vmov	r2, r3, d0
 800c99a:	4610      	mov	r0, r2
 800c99c:	4619      	mov	r1, r3
 800c99e:	f7f4 f923 	bl	8000be8 <__aeabi_d2f>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	613b      	str	r3, [r7, #16]
	    			AD9914_Generate_Wave(fout);
 800c9a6:	6938      	ldr	r0, [r7, #16]
 800c9a8:	f7f3 fdce 	bl	8000548 <__aeabi_f2d>
 800c9ac:	4602      	mov	r2, r0
 800c9ae:	460b      	mov	r3, r1
 800c9b0:	ec43 2b10 	vmov	d0, r2, r3
 800c9b4:	f7f5 fb96 	bl	80020e4 <AD9914_Generate_Wave>
	    		}
	    		HAL_Delay(20);   //wait for generating signal
 800c9b8:	2014      	movs	r0, #20
 800c9ba:	f7f5 fcdf 	bl	800237c <HAL_Delay>

	    		Sensor_ADC_Process();
 800c9be:	f000 f947 	bl	800cc50 <Sensor_ADC_Process>

	    		sprintf(Data_To_SDCard, "%4d %11.6f %4lu %4lu\r\n", fre_index, fout, Mag, Phs);
 800c9c2:	89fc      	ldrh	r4, [r7, #14]
 800c9c4:	6938      	ldr	r0, [r7, #16]
 800c9c6:	f7f3 fdbf 	bl	8000548 <__aeabi_f2d>
 800c9ca:	4602      	mov	r2, r0
 800c9cc:	460b      	mov	r3, r1
 800c9ce:	492e      	ldr	r1, [pc, #184]	; (800ca88 <Sensor_Collect_Data+0x1e8>)
 800c9d0:	6809      	ldr	r1, [r1, #0]
 800c9d2:	482e      	ldr	r0, [pc, #184]	; (800ca8c <Sensor_Collect_Data+0x1ec>)
 800c9d4:	6800      	ldr	r0, [r0, #0]
 800c9d6:	9003      	str	r0, [sp, #12]
 800c9d8:	9102      	str	r1, [sp, #8]
 800c9da:	e9cd 2300 	strd	r2, r3, [sp]
 800c9de:	4622      	mov	r2, r4
 800c9e0:	492b      	ldr	r1, [pc, #172]	; (800ca90 <Sensor_Collect_Data+0x1f0>)
 800c9e2:	482c      	ldr	r0, [pc, #176]	; (800ca94 <Sensor_Collect_Data+0x1f4>)
 800c9e4:	f001 ff70 	bl	800e8c8 <siprintf>
	    		f_write(&userFILE, Data_To_SDCard, strlen(Data_To_SDCard), &userBytes);
 800c9e8:	482a      	ldr	r0, [pc, #168]	; (800ca94 <Sensor_Collect_Data+0x1f4>)
 800c9ea:	f7f3 fbf1 	bl	80001d0 <strlen>
 800c9ee:	4602      	mov	r2, r0
 800c9f0:	4b29      	ldr	r3, [pc, #164]	; (800ca98 <Sensor_Collect_Data+0x1f8>)
 800c9f2:	4928      	ldr	r1, [pc, #160]	; (800ca94 <Sensor_Collect_Data+0x1f4>)
 800c9f4:	4829      	ldr	r0, [pc, #164]	; (800ca9c <Sensor_Collect_Data+0x1fc>)
 800c9f6:	f7fd fa1f 	bl	8009e38 <f_write>

	    		for(uint16_t i=0; i < Chosen_Bandlen; i++)
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	81bb      	strh	r3, [r7, #12]
 800c9fe:	e02a      	b.n	800ca56 <Sensor_Collect_Data+0x1b6>
	    		{
	    			if(FreID[i] == fre_index)
 800ca00:	89bb      	ldrh	r3, [r7, #12]
 800ca02:	4a27      	ldr	r2, [pc, #156]	; (800caa0 <Sensor_Collect_Data+0x200>)
 800ca04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ca08:	89fa      	ldrh	r2, [r7, #14]
 800ca0a:	429a      	cmp	r2, r3
 800ca0c:	d120      	bne.n	800ca50 <Sensor_Collect_Data+0x1b0>
	    			{
	    				DatatoRadio[3*Arrayindex] = fre_index;
 800ca0e:	8afa      	ldrh	r2, [r7, #22]
 800ca10:	4613      	mov	r3, r2
 800ca12:	005b      	lsls	r3, r3, #1
 800ca14:	4413      	add	r3, r2
 800ca16:	4923      	ldr	r1, [pc, #140]	; (800caa4 <Sensor_Collect_Data+0x204>)
 800ca18:	89fa      	ldrh	r2, [r7, #14]
 800ca1a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	    				DatatoRadio[3*Arrayindex+1] = Mag;
 800ca1e:	4b1a      	ldr	r3, [pc, #104]	; (800ca88 <Sensor_Collect_Data+0x1e8>)
 800ca20:	6819      	ldr	r1, [r3, #0]
 800ca22:	8afa      	ldrh	r2, [r7, #22]
 800ca24:	4613      	mov	r3, r2
 800ca26:	005b      	lsls	r3, r3, #1
 800ca28:	4413      	add	r3, r2
 800ca2a:	3301      	adds	r3, #1
 800ca2c:	b289      	uxth	r1, r1
 800ca2e:	4a1d      	ldr	r2, [pc, #116]	; (800caa4 <Sensor_Collect_Data+0x204>)
 800ca30:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    				DatatoRadio[3*Arrayindex+2] = Phs;
 800ca34:	4b15      	ldr	r3, [pc, #84]	; (800ca8c <Sensor_Collect_Data+0x1ec>)
 800ca36:	6819      	ldr	r1, [r3, #0]
 800ca38:	8afa      	ldrh	r2, [r7, #22]
 800ca3a:	4613      	mov	r3, r2
 800ca3c:	005b      	lsls	r3, r3, #1
 800ca3e:	4413      	add	r3, r2
 800ca40:	3302      	adds	r3, #2
 800ca42:	b289      	uxth	r1, r1
 800ca44:	4a17      	ldr	r2, [pc, #92]	; (800caa4 <Sensor_Collect_Data+0x204>)
 800ca46:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    				Arrayindex++;
 800ca4a:	8afb      	ldrh	r3, [r7, #22]
 800ca4c:	3301      	adds	r3, #1
 800ca4e:	82fb      	strh	r3, [r7, #22]
	    		for(uint16_t i=0; i < Chosen_Bandlen; i++)
 800ca50:	89bb      	ldrh	r3, [r7, #12]
 800ca52:	3301      	adds	r3, #1
 800ca54:	81bb      	strh	r3, [r7, #12]
 800ca56:	4b14      	ldr	r3, [pc, #80]	; (800caa8 <Sensor_Collect_Data+0x208>)
 800ca58:	881b      	ldrh	r3, [r3, #0]
 800ca5a:	89ba      	ldrh	r2, [r7, #12]
 800ca5c:	429a      	cmp	r2, r3
 800ca5e:	d3cf      	bcc.n	800ca00 <Sensor_Collect_Data+0x160>
	    	for(uint16_t fre_index = 1; fre_index <= Fre_size; fre_index++)
 800ca60:	89fb      	ldrh	r3, [r7, #14]
 800ca62:	3301      	adds	r3, #1
 800ca64:	81fb      	strh	r3, [r7, #14]
 800ca66:	89fb      	ldrh	r3, [r7, #14]
 800ca68:	f240 4256 	movw	r2, #1110	; 0x456
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	f67f af39 	bls.w	800c8e4 <Sensor_Collect_Data+0x44>
	    			}
	    		}
	    	}
	    }
	    break;
 800ca72:	e000      	b.n	800ca76 <Sensor_Collect_Data+0x1d6>
	    case Option1:

	    break;
 800ca74:	bf00      	nop
	    case Option3:

	    break;
	}

}
 800ca76:	bf00      	nop
 800ca78:	371c      	adds	r7, #28
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd90      	pop	{r4, r7, pc}
 800ca7e:	bf00      	nop
 800ca80:	00000000 	.word	0x00000000
 800ca84:	40240000 	.word	0x40240000
 800ca88:	2000267c 	.word	0x2000267c
 800ca8c:	20002680 	.word	0x20002680
 800ca90:	08013360 	.word	0x08013360
 800ca94:	20002634 	.word	0x20002634
 800ca98:	20002614 	.word	0x20002614
 800ca9c:	200015e4 	.word	0x200015e4
 800caa0:	200050a0 	.word	0x200050a0
 800caa4:	2000369c 	.word	0x2000369c
 800caa8:	20003696 	.word	0x20003696
 800caac:	9999999a 	.word	0x9999999a
 800cab0:	3fb99999 	.word	0x3fb99999
 800cab4:	eb851eb8 	.word	0xeb851eb8
 800cab8:	3f9eb851 	.word	0x3f9eb851
 800cabc:	bc6a7efa 	.word	0xbc6a7efa
 800cac0:	3f689374 	.word	0x3f689374

0800cac4 <DDS_Choose_Source>:


void DDS_Choose_Source(DDS_type s_type)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b082      	sub	sp, #8
 800cac8:	af00      	add	r7, sp, #0
 800caca:	4603      	mov	r3, r0
 800cacc:	71fb      	strb	r3, [r7, #7]
	switch(s_type)
 800cace:	79fb      	ldrb	r3, [r7, #7]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d002      	beq.n	800cada <DDS_Choose_Source+0x16>
 800cad4:	2b01      	cmp	r3, #1
 800cad6:	d00d      	beq.n	800caf4 <DDS_Choose_Source+0x30>
		     HAL_GPIO_WritePin(RF_SWA_GPIO_Port,RF_SWA_Pin,GPIO_PIN_SET);
		     HAL_GPIO_WritePin(RF_SWB_GPIO_Port,RF_SWB_Pin,GPIO_PIN_RESET);
	     }
	     break;
	}
}
 800cad8:	e01c      	b.n	800cb14 <DDS_Choose_Source+0x50>
	    	 HAL_GPIO_WritePin(RF_SWA_GPIO_Port,RF_SWA_Pin,GPIO_PIN_RESET);
 800cada:	2200      	movs	r2, #0
 800cadc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cae0:	480e      	ldr	r0, [pc, #56]	; (800cb1c <DDS_Choose_Source+0x58>)
 800cae2:	f7f6 fecd 	bl	8003880 <HAL_GPIO_WritePin>
	    	 HAL_GPIO_WritePin(RF_SWB_GPIO_Port,RF_SWB_Pin,GPIO_PIN_SET);
 800cae6:	2201      	movs	r2, #1
 800cae8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800caec:	480c      	ldr	r0, [pc, #48]	; (800cb20 <DDS_Choose_Source+0x5c>)
 800caee:	f7f6 fec7 	bl	8003880 <HAL_GPIO_WritePin>
	     break;
 800caf2:	e00f      	b.n	800cb14 <DDS_Choose_Source+0x50>
	    	 AD9833_Power_Down(true);
 800caf4:	2001      	movs	r0, #1
 800caf6:	f7f5 f9b7 	bl	8001e68 <AD9833_Power_Down>
		     HAL_GPIO_WritePin(RF_SWA_GPIO_Port,RF_SWA_Pin,GPIO_PIN_SET);
 800cafa:	2201      	movs	r2, #1
 800cafc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cb00:	4806      	ldr	r0, [pc, #24]	; (800cb1c <DDS_Choose_Source+0x58>)
 800cb02:	f7f6 febd 	bl	8003880 <HAL_GPIO_WritePin>
		     HAL_GPIO_WritePin(RF_SWB_GPIO_Port,RF_SWB_Pin,GPIO_PIN_RESET);
 800cb06:	2200      	movs	r2, #0
 800cb08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cb0c:	4804      	ldr	r0, [pc, #16]	; (800cb20 <DDS_Choose_Source+0x5c>)
 800cb0e:	f7f6 feb7 	bl	8003880 <HAL_GPIO_WritePin>
	     break;
 800cb12:	bf00      	nop
}
 800cb14:	bf00      	nop
 800cb16:	3708      	adds	r7, #8
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	bd80      	pop	{r7, pc}
 800cb1c:	40020c00 	.word	0x40020c00
 800cb20:	40020400 	.word	0x40020400

0800cb24 <Shutoff_Data_Collection>:

void Shutoff_Data_Collection()
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	af00      	add	r7, sp, #0
	AD9914_Power_Down(true);
 800cb28:	2001      	movs	r0, #1
 800cb2a:	f7f5 fabb 	bl	80020a4 <AD9914_Power_Down>
	AD9914_IO_LOW();
 800cb2e:	f7f5 fb8f 	bl	8002250 <AD9914_IO_LOW>

	AD9833_Power_Down(true);
 800cb32:	2001      	movs	r0, #1
 800cb34:	f7f5 f998 	bl	8001e68 <AD9833_Power_Down>
	AD9833_IO_LOW();
 800cb38:	f7f5 fa02 	bl	8001f40 <AD9833_IO_LOW>

	LOWPOWER_GPIO_DeInit();
 800cb3c:	f7f4 fd1e 	bl	800157c <LOWPOWER_GPIO_DeInit>
	// HAL_GPIO_WritePin(GPIOE, POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin, GPIO_PIN_RESET); //Power Off

	HAL_GPIO_WritePin(RF_SWA_GPIO_Port,RF_SWA_Pin,GPIO_PIN_RESET);
 800cb40:	2200      	movs	r2, #0
 800cb42:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cb46:	4805      	ldr	r0, [pc, #20]	; (800cb5c <Shutoff_Data_Collection+0x38>)
 800cb48:	f7f6 fe9a 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RF_SWB_GPIO_Port,RF_SWB_Pin,GPIO_PIN_RESET);
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cb52:	4803      	ldr	r0, [pc, #12]	; (800cb60 <Shutoff_Data_Collection+0x3c>)
 800cb54:	f7f6 fe94 	bl	8003880 <HAL_GPIO_WritePin>
}
 800cb58:	bf00      	nop
 800cb5a:	bd80      	pop	{r7, pc}
 800cb5c:	40020c00 	.word	0x40020c00
 800cb60:	40020400 	.word	0x40020400

0800cb64 <SDCard_Mount>:


bool SDCard_Mount()
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	af00      	add	r7, sp, #0
	// Unlink first in case SD card is removed
	FATFS_UnLinkDriver(SDPath);
 800cb68:	4811      	ldr	r0, [pc, #68]	; (800cbb0 <SDCard_Mount+0x4c>)
 800cb6a:	f7fd fc35 	bl	800a3d8 <FATFS_UnLinkDriver>
	MX_FATFS_Init();
 800cb6e:	f7fa fbd1 	bl	8007314 <MX_FATFS_Init>

	if (HAL_GPIO_ReadPin(uSD_Det_GPIO_Port, uSD_Det_Pin) != GPIO_PIN_RESET)
 800cb72:	2180      	movs	r1, #128	; 0x80
 800cb74:	480f      	ldr	r0, [pc, #60]	; (800cbb4 <SDCard_Mount+0x50>)
 800cb76:	f7f6 fe6b 	bl	8003850 <HAL_GPIO_ReadPin>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d001      	beq.n	800cb84 <SDCard_Mount+0x20>
	{
		return false;    // SD Card does not exist
 800cb80:	2300      	movs	r3, #0
 800cb82:	e012      	b.n	800cbaa <SDCard_Mount+0x46>
	}

	// mount sd card using 1-bit mode (There are bugs of the code generated by CUBEIDE using 4-bit mode)
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800cb84:	4b0c      	ldr	r3, [pc, #48]	; (800cbb8 <SDCard_Mount+0x54>)
 800cb86:	2200      	movs	r2, #0
 800cb88:	611a      	str	r2, [r3, #16]


	if (f_mount(&userFATFS, SDPath, 1) != FR_OK)
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	4908      	ldr	r1, [pc, #32]	; (800cbb0 <SDCard_Mount+0x4c>)
 800cb8e:	480b      	ldr	r0, [pc, #44]	; (800cbbc <SDCard_Mount+0x58>)
 800cb90:	f7fc ff40 	bl	8009a14 <f_mount>
 800cb94:	4603      	mov	r3, r0
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d001      	beq.n	800cb9e <SDCard_Mount+0x3a>
	{
		return false;    // Mounting SD Card fails
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	e005      	b.n	800cbaa <SDCard_Mount+0x46>
	}

	// configure back to 4-bit mode for reading/ writing data
	HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B);
 800cb9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cba2:	4805      	ldr	r0, [pc, #20]	; (800cbb8 <SDCard_Mount+0x54>)
 800cba4:	f7f9 f80c 	bl	8005bc0 <HAL_SD_ConfigWideBusOperation>

	return true;
 800cba8:	2301      	movs	r3, #1
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	bd80      	pop	{r7, pc}
 800cbae:	bf00      	nop
 800cbb0:	200003c0 	.word	0x200003c0
 800cbb4:	40020800 	.word	0x40020800
 800cbb8:	200002c8 	.word	0x200002c8
 800cbbc:	200005ac 	.word	0x200005ac

0800cbc0 <Sensor_ADC_Data_Average>:


void Sensor_ADC_Data_Average()
{
 800cbc0:	b480      	push	{r7}
 800cbc2:	b083      	sub	sp, #12
 800cbc4:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i=0, Mag=0, Phs=0; i<20;)
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	71fb      	strb	r3, [r7, #7]
 800cbca:	4b1d      	ldr	r3, [pc, #116]	; (800cc40 <Sensor_ADC_Data_Average+0x80>)
 800cbcc:	2200      	movs	r2, #0
 800cbce:	601a      	str	r2, [r3, #0]
 800cbd0:	4b1c      	ldr	r3, [pc, #112]	; (800cc44 <Sensor_ADC_Data_Average+0x84>)
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	601a      	str	r2, [r3, #0]
 800cbd6:	e019      	b.n	800cc0c <Sensor_ADC_Data_Average+0x4c>
	{
		Mag += ADC_Value[i++];
 800cbd8:	79fb      	ldrb	r3, [r7, #7]
 800cbda:	1c5a      	adds	r2, r3, #1
 800cbdc:	71fa      	strb	r2, [r7, #7]
 800cbde:	461a      	mov	r2, r3
 800cbe0:	4b19      	ldr	r3, [pc, #100]	; (800cc48 <Sensor_ADC_Data_Average+0x88>)
 800cbe2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	4b15      	ldr	r3, [pc, #84]	; (800cc40 <Sensor_ADC_Data_Average+0x80>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	4413      	add	r3, r2
 800cbee:	4a14      	ldr	r2, [pc, #80]	; (800cc40 <Sensor_ADC_Data_Average+0x80>)
 800cbf0:	6013      	str	r3, [r2, #0]
		Phs += ADC_Value[i++];
 800cbf2:	79fb      	ldrb	r3, [r7, #7]
 800cbf4:	1c5a      	adds	r2, r3, #1
 800cbf6:	71fa      	strb	r2, [r7, #7]
 800cbf8:	461a      	mov	r2, r3
 800cbfa:	4b13      	ldr	r3, [pc, #76]	; (800cc48 <Sensor_ADC_Data_Average+0x88>)
 800cbfc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cc00:	461a      	mov	r2, r3
 800cc02:	4b10      	ldr	r3, [pc, #64]	; (800cc44 <Sensor_ADC_Data_Average+0x84>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	4413      	add	r3, r2
 800cc08:	4a0e      	ldr	r2, [pc, #56]	; (800cc44 <Sensor_ADC_Data_Average+0x84>)
 800cc0a:	6013      	str	r3, [r2, #0]
	for (i=0, Mag=0, Phs=0; i<20;)
 800cc0c:	79fb      	ldrb	r3, [r7, #7]
 800cc0e:	2b13      	cmp	r3, #19
 800cc10:	d9e2      	bls.n	800cbd8 <Sensor_ADC_Data_Average+0x18>
	}
	Mag /= 10;
 800cc12:	4b0b      	ldr	r3, [pc, #44]	; (800cc40 <Sensor_ADC_Data_Average+0x80>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	4a0d      	ldr	r2, [pc, #52]	; (800cc4c <Sensor_ADC_Data_Average+0x8c>)
 800cc18:	fba2 2303 	umull	r2, r3, r2, r3
 800cc1c:	08db      	lsrs	r3, r3, #3
 800cc1e:	4a08      	ldr	r2, [pc, #32]	; (800cc40 <Sensor_ADC_Data_Average+0x80>)
 800cc20:	6013      	str	r3, [r2, #0]
	Phs /= 10;
 800cc22:	4b08      	ldr	r3, [pc, #32]	; (800cc44 <Sensor_ADC_Data_Average+0x84>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	4a09      	ldr	r2, [pc, #36]	; (800cc4c <Sensor_ADC_Data_Average+0x8c>)
 800cc28:	fba2 2303 	umull	r2, r3, r2, r3
 800cc2c:	08db      	lsrs	r3, r3, #3
 800cc2e:	4a05      	ldr	r2, [pc, #20]	; (800cc44 <Sensor_ADC_Data_Average+0x84>)
 800cc30:	6013      	str	r3, [r2, #0]
}
 800cc32:	bf00      	nop
 800cc34:	370c      	adds	r7, #12
 800cc36:	46bd      	mov	sp, r7
 800cc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3c:	4770      	bx	lr
 800cc3e:	bf00      	nop
 800cc40:	2000267c 	.word	0x2000267c
 800cc44:	20002680 	.word	0x20002680
 800cc48:	20002654 	.word	0x20002654
 800cc4c:	cccccccd 	.word	0xcccccccd

0800cc50 <Sensor_ADC_Process>:


void Sensor_ADC_Process()
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Value, 20);   // Start ADC
 800cc54:	2214      	movs	r2, #20
 800cc56:	490a      	ldr	r1, [pc, #40]	; (800cc80 <Sensor_ADC_Process+0x30>)
 800cc58:	480a      	ldr	r0, [pc, #40]	; (800cc84 <Sensor_ADC_Process+0x34>)
 800cc5a:	f7f5 fc17 	bl	800248c <HAL_ADC_Start_DMA>
	while(!adcConversionComplete);                          // Wait ADC to complete
 800cc5e:	bf00      	nop
 800cc60:	4b09      	ldr	r3, [pc, #36]	; (800cc88 <Sensor_ADC_Process+0x38>)
 800cc62:	781b      	ldrb	r3, [r3, #0]
 800cc64:	b2db      	uxtb	r3, r3
 800cc66:	f083 0301 	eor.w	r3, r3, #1
 800cc6a:	b2db      	uxtb	r3, r3
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d1f7      	bne.n	800cc60 <Sensor_ADC_Process+0x10>
	Sensor_ADC_Data_Average();                              // ADC Data
 800cc70:	f7ff ffa6 	bl	800cbc0 <Sensor_ADC_Data_Average>
	adcConversionComplete = false;                          // Reset flag
 800cc74:	4b04      	ldr	r3, [pc, #16]	; (800cc88 <Sensor_ADC_Process+0x38>)
 800cc76:	2200      	movs	r2, #0
 800cc78:	701a      	strb	r2, [r3, #0]
}
 800cc7a:	bf00      	nop
 800cc7c:	bd80      	pop	{r7, pc}
 800cc7e:	bf00      	nop
 800cc80:	20002654 	.word	0x20002654
 800cc84:	20000200 	.word	0x20000200
 800cc88:	20002684 	.word	0x20002684

0800cc8c <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800cc8c:	b480      	push	{r7}
 800cc8e:	b083      	sub	sp, #12
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
	adcConversionComplete = true;          // ADC Conversion Callback: Set the flag to start collect data
 800cc94:	4b04      	ldr	r3, [pc, #16]	; (800cca8 <HAL_ADC_ConvCpltCallback+0x1c>)
 800cc96:	2201      	movs	r2, #1
 800cc98:	701a      	strb	r2, [r3, #0]
}
 800cc9a:	bf00      	nop
 800cc9c:	370c      	adds	r7, #12
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca4:	4770      	bx	lr
 800cca6:	bf00      	nop
 800cca8:	20002684 	.word	0x20002684

0800ccac <Radio_Init>:


void Radio_Init( void )
{
 800ccac:	b590      	push	{r4, r7, lr}
 800ccae:	b08b      	sub	sp, #44	; 0x2c
 800ccb0:	af0a      	add	r7, sp, #40	; 0x28
	// Radio initialization
	RadioEvents.TxDone = OnTxDone;
 800ccb2:	4b2d      	ldr	r3, [pc, #180]	; (800cd68 <Radio_Init+0xbc>)
 800ccb4:	4a2d      	ldr	r2, [pc, #180]	; (800cd6c <Radio_Init+0xc0>)
 800ccb6:	601a      	str	r2, [r3, #0]
	RadioEvents.RxDone = OnRxDone;
 800ccb8:	4b2b      	ldr	r3, [pc, #172]	; (800cd68 <Radio_Init+0xbc>)
 800ccba:	4a2d      	ldr	r2, [pc, #180]	; (800cd70 <Radio_Init+0xc4>)
 800ccbc:	609a      	str	r2, [r3, #8]
	RadioEvents.TxTimeout = OnTxTimeout;
 800ccbe:	4b2a      	ldr	r3, [pc, #168]	; (800cd68 <Radio_Init+0xbc>)
 800ccc0:	4a2c      	ldr	r2, [pc, #176]	; (800cd74 <Radio_Init+0xc8>)
 800ccc2:	605a      	str	r2, [r3, #4]
	RadioEvents.RxTimeout = OnRxTimeout;
 800ccc4:	4b28      	ldr	r3, [pc, #160]	; (800cd68 <Radio_Init+0xbc>)
 800ccc6:	4a2c      	ldr	r2, [pc, #176]	; (800cd78 <Radio_Init+0xcc>)
 800ccc8:	60da      	str	r2, [r3, #12]
	RadioEvents.RxError = OnRxError;
 800ccca:	4b27      	ldr	r3, [pc, #156]	; (800cd68 <Radio_Init+0xbc>)
 800cccc:	4a2b      	ldr	r2, [pc, #172]	; (800cd7c <Radio_Init+0xd0>)
 800ccce:	611a      	str	r2, [r3, #16]

	Radio.Init( &RadioEvents );
 800ccd0:	4b2b      	ldr	r3, [pc, #172]	; (800cd80 <Radio_Init+0xd4>)
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	4824      	ldr	r0, [pc, #144]	; (800cd68 <Radio_Init+0xbc>)
 800ccd6:	4798      	blx	r3

	Radio.SetChannel( RF_FREQUENCY );
 800ccd8:	4b29      	ldr	r3, [pc, #164]	; (800cd80 <Radio_Init+0xd4>)
 800ccda:	68db      	ldr	r3, [r3, #12]
 800ccdc:	4829      	ldr	r0, [pc, #164]	; (800cd84 <Radio_Init+0xd8>)
 800ccde:	4798      	blx	r3

	Radio.SetTxConfig( MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800cce0:	4b27      	ldr	r3, [pc, #156]	; (800cd80 <Radio_Init+0xd4>)
 800cce2:	69dc      	ldr	r4, [r3, #28]
 800cce4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800cce8:	9308      	str	r3, [sp, #32]
 800ccea:	2300      	movs	r3, #0
 800ccec:	9307      	str	r3, [sp, #28]
 800ccee:	2300      	movs	r3, #0
 800ccf0:	9306      	str	r3, [sp, #24]
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	9305      	str	r3, [sp, #20]
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	9304      	str	r3, [sp, #16]
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	9303      	str	r3, [sp, #12]
 800ccfe:	2308      	movs	r3, #8
 800cd00:	9302      	str	r3, [sp, #8]
 800cd02:	2301      	movs	r3, #1
 800cd04:	9301      	str	r3, [sp, #4]
 800cd06:	2309      	movs	r3, #9
 800cd08:	9300      	str	r3, [sp, #0]
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	2116      	movs	r1, #22
 800cd10:	2001      	movs	r0, #1
 800cd12:	47a0      	blx	r4
	                               LORA_SPREADING_FACTOR, LORA_CODINGRATE,
	                               LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
	                               true, 0, 0, LORA_IQ_INVERSION_ON, 3000 );

	Radio.SetRxConfig( MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 800cd14:	4b1a      	ldr	r3, [pc, #104]	; (800cd80 <Radio_Init+0xd4>)
 800cd16:	699c      	ldr	r4, [r3, #24]
 800cd18:	2301      	movs	r3, #1
 800cd1a:	9309      	str	r3, [sp, #36]	; 0x24
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	9308      	str	r3, [sp, #32]
 800cd20:	2300      	movs	r3, #0
 800cd22:	9307      	str	r3, [sp, #28]
 800cd24:	2300      	movs	r3, #0
 800cd26:	9306      	str	r3, [sp, #24]
 800cd28:	2301      	movs	r3, #1
 800cd2a:	9305      	str	r3, [sp, #20]
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	9304      	str	r3, [sp, #16]
 800cd30:	2300      	movs	r3, #0
 800cd32:	9303      	str	r3, [sp, #12]
 800cd34:	2305      	movs	r3, #5
 800cd36:	9302      	str	r3, [sp, #8]
 800cd38:	2308      	movs	r3, #8
 800cd3a:	9301      	str	r3, [sp, #4]
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	9300      	str	r3, [sp, #0]
 800cd40:	2301      	movs	r3, #1
 800cd42:	2209      	movs	r2, #9
 800cd44:	2101      	movs	r1, #1
 800cd46:	2001      	movs	r0, #1
 800cd48:	47a0      	blx	r4
	                               LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
	                               LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
	                               0, true, 0, 0, LORA_IQ_INVERSION_ON, true );

	Radio.SetMaxPayloadLength( MODEM_LORA, RadioBufferLen );
 800cd4a:	4b0d      	ldr	r3, [pc, #52]	; (800cd80 <Radio_Init+0xd4>)
 800cd4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd4e:	2109      	movs	r1, #9
 800cd50:	2001      	movs	r0, #1
 800cd52:	4798      	blx	r3

	Radio.Rx( RX_TIMEOUT_VALUE );
 800cd54:	4b0a      	ldr	r3, [pc, #40]	; (800cd80 <Radio_Init+0xd4>)
 800cd56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cd5c:	4798      	blx	r3
}
 800cd5e:	bf00      	nop
 800cd60:	3704      	adds	r7, #4
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd90      	pop	{r4, r7, pc}
 800cd66:	bf00      	nop
 800cd68:	20005980 	.word	0x20005980
 800cd6c:	0800cf85 	.word	0x0800cf85
 800cd70:	0800cf9d 	.word	0x0800cf9d
 800cd74:	0800d1bd 	.word	0x0800d1bd
 800cd78:	0800d1d5 	.word	0x0800d1d5
 800cd7c:	0800d1ed 	.word	0x0800d1ed
 800cd80:	080138cc 	.word	0x080138cc
 800cd84:	3689cac0 	.word	0x3689cac0

0800cd88 <Radio_TX>:

void Radio_TX( uint16_t *buffer, uint16_t Bandlen )
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b084      	sub	sp, #16
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	460b      	mov	r3, r1
 800cd92:	807b      	strh	r3, [r7, #2]
	uint16_t i = 0;
 800cd94:	2300      	movs	r3, #0
 800cd96:	81fb      	strh	r3, [r7, #14]

	// Data streaming
    TxPkt.PktType = CLI_DATA;
 800cd98:	4b54      	ldr	r3, [pc, #336]	; (800ceec <Radio_TX+0x164>)
 800cd9a:	22ff      	movs	r2, #255	; 0xff
 800cd9c:	701a      	strb	r2, [r3, #0]
    TxPkt.Address = SensorID;
 800cd9e:	4b53      	ldr	r3, [pc, #332]	; (800ceec <Radio_TX+0x164>)
 800cda0:	2203      	movs	r2, #3
 800cda2:	705a      	strb	r2, [r3, #1]

    while(i < Bandlen)
 800cda4:	e076      	b.n	800ce94 <Radio_TX+0x10c>
    {
    	RadioBuffer[0] = TxPkt.PktType;
 800cda6:	4b51      	ldr	r3, [pc, #324]	; (800ceec <Radio_TX+0x164>)
 800cda8:	781a      	ldrb	r2, [r3, #0]
 800cdaa:	4b51      	ldr	r3, [pc, #324]	; (800cef0 <Radio_TX+0x168>)
 800cdac:	701a      	strb	r2, [r3, #0]
    	RadioBuffer[1] = TxPkt.Address;
 800cdae:	4b4f      	ldr	r3, [pc, #316]	; (800ceec <Radio_TX+0x164>)
 800cdb0:	785a      	ldrb	r2, [r3, #1]
 800cdb2:	4b4f      	ldr	r3, [pc, #316]	; (800cef0 <Radio_TX+0x168>)
 800cdb4:	705a      	strb	r2, [r3, #1]

    	// Frequency Index
    	RadioBuffer[2] = (uint8_t)(buffer[3*i] & 0xFF);       // Lower 8 bits
 800cdb6:	89fa      	ldrh	r2, [r7, #14]
 800cdb8:	4613      	mov	r3, r2
 800cdba:	005b      	lsls	r3, r3, #1
 800cdbc:	4413      	add	r3, r2
 800cdbe:	005b      	lsls	r3, r3, #1
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	4413      	add	r3, r2
 800cdc6:	881b      	ldrh	r3, [r3, #0]
 800cdc8:	b2da      	uxtb	r2, r3
 800cdca:	4b49      	ldr	r3, [pc, #292]	; (800cef0 <Radio_TX+0x168>)
 800cdcc:	709a      	strb	r2, [r3, #2]
    	RadioBuffer[3] = (uint8_t)((buffer[3*i] >> 8) & 0xFF); // Upper 8 bits
 800cdce:	89fa      	ldrh	r2, [r7, #14]
 800cdd0:	4613      	mov	r3, r2
 800cdd2:	005b      	lsls	r3, r3, #1
 800cdd4:	4413      	add	r3, r2
 800cdd6:	005b      	lsls	r3, r3, #1
 800cdd8:	461a      	mov	r2, r3
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	4413      	add	r3, r2
 800cdde:	881b      	ldrh	r3, [r3, #0]
 800cde0:	0a1b      	lsrs	r3, r3, #8
 800cde2:	b29b      	uxth	r3, r3
 800cde4:	b2da      	uxtb	r2, r3
 800cde6:	4b42      	ldr	r3, [pc, #264]	; (800cef0 <Radio_TX+0x168>)
 800cde8:	70da      	strb	r2, [r3, #3]

    	// Phase Data
    	RadioBuffer[4] = (uint8_t)(buffer[3*i+1] & 0xFF);       // Lower 8 bits
 800cdea:	89fa      	ldrh	r2, [r7, #14]
 800cdec:	4613      	mov	r3, r2
 800cdee:	005b      	lsls	r3, r3, #1
 800cdf0:	4413      	add	r3, r2
 800cdf2:	005b      	lsls	r3, r3, #1
 800cdf4:	3302      	adds	r3, #2
 800cdf6:	687a      	ldr	r2, [r7, #4]
 800cdf8:	4413      	add	r3, r2
 800cdfa:	881b      	ldrh	r3, [r3, #0]
 800cdfc:	b2da      	uxtb	r2, r3
 800cdfe:	4b3c      	ldr	r3, [pc, #240]	; (800cef0 <Radio_TX+0x168>)
 800ce00:	711a      	strb	r2, [r3, #4]
    	RadioBuffer[5] = (uint8_t)((buffer[3*i+1] >> 8) & 0xFF); // Upper 8 bits
 800ce02:	89fa      	ldrh	r2, [r7, #14]
 800ce04:	4613      	mov	r3, r2
 800ce06:	005b      	lsls	r3, r3, #1
 800ce08:	4413      	add	r3, r2
 800ce0a:	005b      	lsls	r3, r3, #1
 800ce0c:	3302      	adds	r3, #2
 800ce0e:	687a      	ldr	r2, [r7, #4]
 800ce10:	4413      	add	r3, r2
 800ce12:	881b      	ldrh	r3, [r3, #0]
 800ce14:	0a1b      	lsrs	r3, r3, #8
 800ce16:	b29b      	uxth	r3, r3
 800ce18:	b2da      	uxtb	r2, r3
 800ce1a:	4b35      	ldr	r3, [pc, #212]	; (800cef0 <Radio_TX+0x168>)
 800ce1c:	715a      	strb	r2, [r3, #5]

    	//Magnitude Data
    	RadioBuffer[6] = (uint8_t)(buffer[3*i+2] & 0xFF);       // Lower 8 bits
 800ce1e:	89fa      	ldrh	r2, [r7, #14]
 800ce20:	4613      	mov	r3, r2
 800ce22:	005b      	lsls	r3, r3, #1
 800ce24:	4413      	add	r3, r2
 800ce26:	005b      	lsls	r3, r3, #1
 800ce28:	3304      	adds	r3, #4
 800ce2a:	687a      	ldr	r2, [r7, #4]
 800ce2c:	4413      	add	r3, r2
 800ce2e:	881b      	ldrh	r3, [r3, #0]
 800ce30:	b2da      	uxtb	r2, r3
 800ce32:	4b2f      	ldr	r3, [pc, #188]	; (800cef0 <Radio_TX+0x168>)
 800ce34:	719a      	strb	r2, [r3, #6]
    	RadioBuffer[7] = (uint8_t)((buffer[3*i+2] >> 8) & 0xFF); // Upper 8 bits
 800ce36:	89fa      	ldrh	r2, [r7, #14]
 800ce38:	4613      	mov	r3, r2
 800ce3a:	005b      	lsls	r3, r3, #1
 800ce3c:	4413      	add	r3, r2
 800ce3e:	005b      	lsls	r3, r3, #1
 800ce40:	3304      	adds	r3, #4
 800ce42:	687a      	ldr	r2, [r7, #4]
 800ce44:	4413      	add	r3, r2
 800ce46:	881b      	ldrh	r3, [r3, #0]
 800ce48:	0a1b      	lsrs	r3, r3, #8
 800ce4a:	b29b      	uxth	r3, r3
 800ce4c:	b2da      	uxtb	r2, r3
 800ce4e:	4b28      	ldr	r3, [pc, #160]	; (800cef0 <Radio_TX+0x168>)
 800ce50:	71da      	strb	r2, [r3, #7]

    	//Parity for RadioBuffer[2]-[7]
    	RadioBuffer[8] = combine_parities(RadioBuffer);
 800ce52:	4827      	ldr	r0, [pc, #156]	; (800cef0 <Radio_TX+0x168>)
 800ce54:	f000 f86f 	bl	800cf36 <combine_parities>
 800ce58:	4603      	mov	r3, r0
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	4b24      	ldr	r3, [pc, #144]	; (800cef0 <Radio_TX+0x168>)
 800ce5e:	721a      	strb	r2, [r3, #8]

    	DelayMs(10);
 800ce60:	200a      	movs	r0, #10
 800ce62:	f7fd fb8d 	bl	800a580 <DelayMs>
    	Radio.Send(RadioBuffer, RadioBufferLen);
 800ce66:	4b23      	ldr	r3, [pc, #140]	; (800cef4 <Radio_TX+0x16c>)
 800ce68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce6a:	2109      	movs	r1, #9
 800ce6c:	4820      	ldr	r0, [pc, #128]	; (800cef0 <Radio_TX+0x168>)
 800ce6e:	4798      	blx	r3
    	// Wait for completing sending
    	while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800ce70:	bf00      	nop
 800ce72:	f7ff f8c9 	bl	800c008 <SX126xGetIrqStatus>
 800ce76:	4603      	mov	r3, r0
 800ce78:	f003 0301 	and.w	r3, r3, #1
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d1f8      	bne.n	800ce72 <Radio_TX+0xea>
    	if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800ce80:	4b1c      	ldr	r3, [pc, #112]	; (800cef4 <Radio_TX+0x16c>)
 800ce82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d002      	beq.n	800ce8e <Radio_TX+0x106>
 800ce88:	4b1a      	ldr	r3, [pc, #104]	; (800cef4 <Radio_TX+0x16c>)
 800ce8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce8c:	4798      	blx	r3
    	i++;
 800ce8e:	89fb      	ldrh	r3, [r7, #14]
 800ce90:	3301      	adds	r3, #1
 800ce92:	81fb      	strh	r3, [r7, #14]
    while(i < Bandlen)
 800ce94:	89fa      	ldrh	r2, [r7, #14]
 800ce96:	887b      	ldrh	r3, [r7, #2]
 800ce98:	429a      	cmp	r2, r3
 800ce9a:	d384      	bcc.n	800cda6 <Radio_TX+0x1e>
    }

    // Data streaming stop command
    TxPkt.PktType = DATA_STOP;
 800ce9c:	4b13      	ldr	r3, [pc, #76]	; (800ceec <Radio_TX+0x164>)
 800ce9e:	2276      	movs	r2, #118	; 0x76
 800cea0:	701a      	strb	r2, [r3, #0]
    TxPkt.Address = SensorID;
 800cea2:	4b12      	ldr	r3, [pc, #72]	; (800ceec <Radio_TX+0x164>)
 800cea4:	2203      	movs	r2, #3
 800cea6:	705a      	strb	r2, [r3, #1]
    RadioBuffer[0] = TxPkt.PktType;
 800cea8:	4b10      	ldr	r3, [pc, #64]	; (800ceec <Radio_TX+0x164>)
 800ceaa:	781a      	ldrb	r2, [r3, #0]
 800ceac:	4b10      	ldr	r3, [pc, #64]	; (800cef0 <Radio_TX+0x168>)
 800ceae:	701a      	strb	r2, [r3, #0]
    RadioBuffer[1] = TxPkt.Address;
 800ceb0:	4b0e      	ldr	r3, [pc, #56]	; (800ceec <Radio_TX+0x164>)
 800ceb2:	785a      	ldrb	r2, [r3, #1]
 800ceb4:	4b0e      	ldr	r3, [pc, #56]	; (800cef0 <Radio_TX+0x168>)
 800ceb6:	705a      	strb	r2, [r3, #1]
    Current_Time_TX_Format();
 800ceb8:	f000 fa4a 	bl	800d350 <Current_Time_TX_Format>

    Radio.Send(RadioBuffer, RadioBufferLen);
 800cebc:	4b0d      	ldr	r3, [pc, #52]	; (800cef4 <Radio_TX+0x16c>)
 800cebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cec0:	2109      	movs	r1, #9
 800cec2:	480b      	ldr	r0, [pc, #44]	; (800cef0 <Radio_TX+0x168>)
 800cec4:	4798      	blx	r3
    while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800cec6:	bf00      	nop
 800cec8:	f7ff f89e 	bl	800c008 <SX126xGetIrqStatus>
 800cecc:	4603      	mov	r3, r0
 800cece:	f003 0301 	and.w	r3, r3, #1
 800ced2:	2b01      	cmp	r3, #1
 800ced4:	d1f8      	bne.n	800cec8 <Radio_TX+0x140>
    if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800ced6:	4b07      	ldr	r3, [pc, #28]	; (800cef4 <Radio_TX+0x16c>)
 800ced8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d002      	beq.n	800cee4 <Radio_TX+0x15c>
 800cede:	4b05      	ldr	r3, [pc, #20]	; (800cef4 <Radio_TX+0x16c>)
 800cee0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cee2:	4798      	blx	r3
}
 800cee4:	bf00      	nop
 800cee6:	3710      	adds	r7, #16
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}
 800ceec:	20005958 	.word	0x20005958
 800cef0:	2000594c 	.word	0x2000594c
 800cef4:	080138cc 	.word	0x080138cc

0800cef8 <calculate_parity>:


uint8_t calculate_parity(uint8_t value)
{
 800cef8:	b480      	push	{r7}
 800cefa:	b085      	sub	sp, #20
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	4603      	mov	r3, r0
 800cf00:	71fb      	strb	r3, [r7, #7]
    uint8_t parity = 0;
 800cf02:	2300      	movs	r3, #0
 800cf04:	73fb      	strb	r3, [r7, #15]
    while (value)
 800cf06:	e00c      	b.n	800cf22 <calculate_parity+0x2a>
    {
        parity ^= 1;
 800cf08:	7bfb      	ldrb	r3, [r7, #15]
 800cf0a:	f083 0301 	eor.w	r3, r3, #1
 800cf0e:	73fb      	strb	r3, [r7, #15]
        value &= (value - 1);
 800cf10:	79fb      	ldrb	r3, [r7, #7]
 800cf12:	3b01      	subs	r3, #1
 800cf14:	b2db      	uxtb	r3, r3
 800cf16:	b25a      	sxtb	r2, r3
 800cf18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cf1c:	4013      	ands	r3, r2
 800cf1e:	b25b      	sxtb	r3, r3
 800cf20:	71fb      	strb	r3, [r7, #7]
    while (value)
 800cf22:	79fb      	ldrb	r3, [r7, #7]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d1ef      	bne.n	800cf08 <calculate_parity+0x10>
    }
    return parity;
 800cf28:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3714      	adds	r7, #20
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf34:	4770      	bx	lr

0800cf36 <combine_parities>:


uint8_t combine_parities(uint8_t *values)
{
 800cf36:	b580      	push	{r7, lr}
 800cf38:	b084      	sub	sp, #16
 800cf3a:	af00      	add	r7, sp, #0
 800cf3c:	6078      	str	r0, [r7, #4]
    uint8_t parity_byte = 0;
 800cf3e:	2300      	movs	r3, #0
 800cf40:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 8; i++)
 800cf42:	2300      	movs	r3, #0
 800cf44:	73bb      	strb	r3, [r7, #14]
 800cf46:	e015      	b.n	800cf74 <combine_parities+0x3e>
    {
        uint8_t parity_bit = calculate_parity(values[i]);
 800cf48:	7bbb      	ldrb	r3, [r7, #14]
 800cf4a:	687a      	ldr	r2, [r7, #4]
 800cf4c:	4413      	add	r3, r2
 800cf4e:	781b      	ldrb	r3, [r3, #0]
 800cf50:	4618      	mov	r0, r3
 800cf52:	f7ff ffd1 	bl	800cef8 <calculate_parity>
 800cf56:	4603      	mov	r3, r0
 800cf58:	737b      	strb	r3, [r7, #13]
        parity_byte |= (parity_bit << i);
 800cf5a:	7b7a      	ldrb	r2, [r7, #13]
 800cf5c:	7bbb      	ldrb	r3, [r7, #14]
 800cf5e:	fa02 f303 	lsl.w	r3, r2, r3
 800cf62:	b25a      	sxtb	r2, r3
 800cf64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf68:	4313      	orrs	r3, r2
 800cf6a:	b25b      	sxtb	r3, r3
 800cf6c:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 8; i++)
 800cf6e:	7bbb      	ldrb	r3, [r7, #14]
 800cf70:	3301      	adds	r3, #1
 800cf72:	73bb      	strb	r3, [r7, #14]
 800cf74:	7bbb      	ldrb	r3, [r7, #14]
 800cf76:	2b07      	cmp	r3, #7
 800cf78:	d9e6      	bls.n	800cf48 <combine_parities+0x12>
    }
    return parity_byte;
 800cf7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	3710      	adds	r7, #16
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}

0800cf84 <OnTxDone>:


void OnTxDone( void )
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	af00      	add	r7, sp, #0
	memset(RadioBuffer, 0, sizeof(RadioBuffer)); // Clear buffer by setting all elements to 0
 800cf88:	2209      	movs	r2, #9
 800cf8a:	2100      	movs	r1, #0
 800cf8c:	4802      	ldr	r0, [pc, #8]	; (800cf98 <OnTxDone+0x14>)
 800cf8e:	f000 fe13 	bl	800dbb8 <memset>
}
 800cf92:	bf00      	nop
 800cf94:	bd80      	pop	{r7, pc}
 800cf96:	bf00      	nop
 800cf98:	2000594c 	.word	0x2000594c

0800cf9c <OnRxDone>:

void OnRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b084      	sub	sp, #16
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	60f8      	str	r0, [r7, #12]
 800cfa4:	4608      	mov	r0, r1
 800cfa6:	4611      	mov	r1, r2
 800cfa8:	461a      	mov	r2, r3
 800cfaa:	4603      	mov	r3, r0
 800cfac:	817b      	strh	r3, [r7, #10]
 800cfae:	460b      	mov	r3, r1
 800cfb0:	813b      	strh	r3, [r7, #8]
 800cfb2:	4613      	mov	r3, r2
 800cfb4:	71fb      	strb	r3, [r7, #7]
	BufferSize = size;
 800cfb6:	4a73      	ldr	r2, [pc, #460]	; (800d184 <OnRxDone+0x1e8>)
 800cfb8:	897b      	ldrh	r3, [r7, #10]
 800cfba:	8013      	strh	r3, [r2, #0]
	memcpy( RadioBuffer, payload, BufferSize );
 800cfbc:	4b71      	ldr	r3, [pc, #452]	; (800d184 <OnRxDone+0x1e8>)
 800cfbe:	881b      	ldrh	r3, [r3, #0]
 800cfc0:	461a      	mov	r2, r3
 800cfc2:	68f9      	ldr	r1, [r7, #12]
 800cfc4:	4870      	ldr	r0, [pc, #448]	; (800d188 <OnRxDone+0x1ec>)
 800cfc6:	f000 fde9 	bl	800db9c <memcpy>
	RxPkt.PktType = RadioBuffer[0];
 800cfca:	4b6f      	ldr	r3, [pc, #444]	; (800d188 <OnRxDone+0x1ec>)
 800cfcc:	781a      	ldrb	r2, [r3, #0]
 800cfce:	4b6f      	ldr	r3, [pc, #444]	; (800d18c <OnRxDone+0x1f0>)
 800cfd0:	701a      	strb	r2, [r3, #0]
	RxPkt.Address = RadioBuffer[1];
 800cfd2:	4b6d      	ldr	r3, [pc, #436]	; (800d188 <OnRxDone+0x1ec>)
 800cfd4:	785a      	ldrb	r2, [r3, #1]
 800cfd6:	4b6d      	ldr	r3, [pc, #436]	; (800d18c <OnRxDone+0x1f0>)
 800cfd8:	705a      	strb	r2, [r3, #1]

	if(RxPkt.Address == SensorID) // Talking to correct sensor
 800cfda:	4b6c      	ldr	r3, [pc, #432]	; (800d18c <OnRxDone+0x1f0>)
 800cfdc:	785b      	ldrb	r3, [r3, #1]
 800cfde:	2b03      	cmp	r3, #3
 800cfe0:	f040 80c7 	bne.w	800d172 <OnRxDone+0x1d6>
	{
		if(RxPkt.PktType == CLI_WKUP)
 800cfe4:	4b69      	ldr	r3, [pc, #420]	; (800d18c <OnRxDone+0x1f0>)
 800cfe6:	781b      	ldrb	r3, [r3, #0]
 800cfe8:	2b01      	cmp	r3, #1
 800cfea:	d116      	bne.n	800d01a <OnRxDone+0x7e>
		{
		    MX_State = TX;
 800cfec:	4b68      	ldr	r3, [pc, #416]	; (800d190 <OnRxDone+0x1f4>)
 800cfee:	2203      	movs	r2, #3
 800cff0:	701a      	strb	r2, [r3, #0]
		    TX_cmd = CMD_ACK;
 800cff2:	4b68      	ldr	r3, [pc, #416]	; (800d194 <OnRxDone+0x1f8>)
 800cff4:	2200      	movs	r2, #0
 800cff6:	701a      	strb	r2, [r3, #0]

		    // Save wireless communication data
		    memcpy( UG_RX_Data[UG_RX_Num-3], payload, BufferSize );
 800cff8:	4b62      	ldr	r3, [pc, #392]	; (800d184 <OnRxDone+0x1e8>)
 800cffa:	881b      	ldrh	r3, [r3, #0]
 800cffc:	461a      	mov	r2, r3
 800cffe:	68f9      	ldr	r1, [r7, #12]
 800d000:	4865      	ldr	r0, [pc, #404]	; (800d198 <OnRxDone+0x1fc>)
 800d002:	f000 fdcb 	bl	800db9c <memcpy>
		    UG_RssiValue[UG_RX_Num-3] = rssi;
 800d006:	893b      	ldrh	r3, [r7, #8]
 800d008:	b25a      	sxtb	r2, r3
 800d00a:	4b64      	ldr	r3, [pc, #400]	; (800d19c <OnRxDone+0x200>)
 800d00c:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
		    UG_SnrValue[UG_RX_Num-3] = snr;
 800d010:	4a63      	ldr	r2, [pc, #396]	; (800d1a0 <OnRxDone+0x204>)
 800d012:	79fb      	ldrb	r3, [r7, #7]
 800d014:	f882 3172 	strb.w	r3, [r2, #370]	; 0x172
 800d018:	e0ab      	b.n	800d172 <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == TIM_CAL)
 800d01a:	4b5c      	ldr	r3, [pc, #368]	; (800d18c <OnRxDone+0x1f0>)
 800d01c:	781b      	ldrb	r3, [r3, #0]
 800d01e:	2b3e      	cmp	r3, #62	; 0x3e
 800d020:	d118      	bne.n	800d054 <OnRxDone+0xb8>
		{
			Set_RTC_Time();    // Calibrate real time
 800d022:	f000 fbc7 	bl	800d7b4 <Set_RTC_Time>
			MX_State = TX;
 800d026:	4b5a      	ldr	r3, [pc, #360]	; (800d190 <OnRxDone+0x1f4>)
 800d028:	2203      	movs	r2, #3
 800d02a:	701a      	strb	r2, [r3, #0]
			TX_cmd = TIME_ACK;
 800d02c:	4b59      	ldr	r3, [pc, #356]	; (800d194 <OnRxDone+0x1f8>)
 800d02e:	2201      	movs	r2, #1
 800d030:	701a      	strb	r2, [r3, #0]
			memcpy( UG_RX_Data[UG_RX_Num-2], payload, BufferSize );
 800d032:	4b54      	ldr	r3, [pc, #336]	; (800d184 <OnRxDone+0x1e8>)
 800d034:	881b      	ldrh	r3, [r3, #0]
 800d036:	461a      	mov	r2, r3
 800d038:	68f9      	ldr	r1, [r7, #12]
 800d03a:	485a      	ldr	r0, [pc, #360]	; (800d1a4 <OnRxDone+0x208>)
 800d03c:	f000 fdae 	bl	800db9c <memcpy>
			UG_RssiValue[UG_RX_Num-2] = rssi;
 800d040:	893b      	ldrh	r3, [r7, #8]
 800d042:	b25a      	sxtb	r2, r3
 800d044:	4b55      	ldr	r3, [pc, #340]	; (800d19c <OnRxDone+0x200>)
 800d046:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
			UG_SnrValue[UG_RX_Num-2] = snr;
 800d04a:	4a55      	ldr	r2, [pc, #340]	; (800d1a0 <OnRxDone+0x204>)
 800d04c:	79fb      	ldrb	r3, [r7, #7]
 800d04e:	f882 3173 	strb.w	r3, [r2, #371]	; 0x173
 800d052:	e08e      	b.n	800d172 <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == FID_ST)
 800d054:	4b4d      	ldr	r3, [pc, #308]	; (800d18c <OnRxDone+0x1f0>)
 800d056:	781b      	ldrb	r3, [r3, #0]
 800d058:	2b13      	cmp	r3, #19
 800d05a:	d112      	bne.n	800d082 <OnRxDone+0xe6>
		{

			Chosen_Bandlen = (RadioBuffer[2] << 8) + RadioBuffer[3];
 800d05c:	4b4a      	ldr	r3, [pc, #296]	; (800d188 <OnRxDone+0x1ec>)
 800d05e:	789b      	ldrb	r3, [r3, #2]
 800d060:	b29b      	uxth	r3, r3
 800d062:	021b      	lsls	r3, r3, #8
 800d064:	b29a      	uxth	r2, r3
 800d066:	4b48      	ldr	r3, [pc, #288]	; (800d188 <OnRxDone+0x1ec>)
 800d068:	78db      	ldrb	r3, [r3, #3]
 800d06a:	b29b      	uxth	r3, r3
 800d06c:	4413      	add	r3, r2
 800d06e:	b29a      	uxth	r2, r3
 800d070:	4b4d      	ldr	r3, [pc, #308]	; (800d1a8 <OnRxDone+0x20c>)
 800d072:	801a      	strh	r2, [r3, #0]
			FreID_cnt = 0;
 800d074:	4b4d      	ldr	r3, [pc, #308]	; (800d1ac <OnRxDone+0x210>)
 800d076:	2200      	movs	r2, #0
 800d078:	801a      	strh	r2, [r3, #0]
			FreID_rec_cnt = 0;
 800d07a:	4b4d      	ldr	r3, [pc, #308]	; (800d1b0 <OnRxDone+0x214>)
 800d07c:	2200      	movs	r2, #0
 800d07e:	801a      	strh	r2, [r3, #0]
 800d080:	e077      	b.n	800d172 <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == FID_DA)
 800d082:	4b42      	ldr	r3, [pc, #264]	; (800d18c <OnRxDone+0x1f0>)
 800d084:	781b      	ldrb	r3, [r3, #0]
 800d086:	2b25      	cmp	r3, #37	; 0x25
 800d088:	d12f      	bne.n	800d0ea <OnRxDone+0x14e>
		{
			if(FreID_rec_cnt < UG_RX_Num)
 800d08a:	4b49      	ldr	r3, [pc, #292]	; (800d1b0 <OnRxDone+0x214>)
 800d08c:	881b      	ldrh	r3, [r3, #0]
 800d08e:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
 800d092:	d820      	bhi.n	800d0d6 <OnRxDone+0x13a>
			{
				memcpy( UG_RX_Data[FreID_rec_cnt], payload, BufferSize );
 800d094:	4b46      	ldr	r3, [pc, #280]	; (800d1b0 <OnRxDone+0x214>)
 800d096:	881b      	ldrh	r3, [r3, #0]
 800d098:	461a      	mov	r2, r3
 800d09a:	4613      	mov	r3, r2
 800d09c:	00db      	lsls	r3, r3, #3
 800d09e:	4413      	add	r3, r2
 800d0a0:	4a44      	ldr	r2, [pc, #272]	; (800d1b4 <OnRxDone+0x218>)
 800d0a2:	4413      	add	r3, r2
 800d0a4:	4a37      	ldr	r2, [pc, #220]	; (800d184 <OnRxDone+0x1e8>)
 800d0a6:	8812      	ldrh	r2, [r2, #0]
 800d0a8:	68f9      	ldr	r1, [r7, #12]
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	f000 fd76 	bl	800db9c <memcpy>
				UG_RssiValue[FreID_rec_cnt] = rssi;
 800d0b0:	4b3f      	ldr	r3, [pc, #252]	; (800d1b0 <OnRxDone+0x214>)
 800d0b2:	881b      	ldrh	r3, [r3, #0]
 800d0b4:	461a      	mov	r2, r3
 800d0b6:	893b      	ldrh	r3, [r7, #8]
 800d0b8:	b259      	sxtb	r1, r3
 800d0ba:	4b38      	ldr	r3, [pc, #224]	; (800d19c <OnRxDone+0x200>)
 800d0bc:	5499      	strb	r1, [r3, r2]
				UG_SnrValue[FreID_rec_cnt] = snr;
 800d0be:	4b3c      	ldr	r3, [pc, #240]	; (800d1b0 <OnRxDone+0x214>)
 800d0c0:	881b      	ldrh	r3, [r3, #0]
 800d0c2:	4619      	mov	r1, r3
 800d0c4:	4a36      	ldr	r2, [pc, #216]	; (800d1a0 <OnRxDone+0x204>)
 800d0c6:	79fb      	ldrb	r3, [r7, #7]
 800d0c8:	5453      	strb	r3, [r2, r1]
				FreID_rec_cnt++;
 800d0ca:	4b39      	ldr	r3, [pc, #228]	; (800d1b0 <OnRxDone+0x214>)
 800d0cc:	881b      	ldrh	r3, [r3, #0]
 800d0ce:	3301      	adds	r3, #1
 800d0d0:	b29a      	uxth	r2, r3
 800d0d2:	4b37      	ldr	r3, [pc, #220]	; (800d1b0 <OnRxDone+0x214>)
 800d0d4:	801a      	strh	r2, [r3, #0]
			}
			FreID_cnt += RadioBuffer[8];
 800d0d6:	4b2c      	ldr	r3, [pc, #176]	; (800d188 <OnRxDone+0x1ec>)
 800d0d8:	7a1b      	ldrb	r3, [r3, #8]
 800d0da:	b29a      	uxth	r2, r3
 800d0dc:	4b33      	ldr	r3, [pc, #204]	; (800d1ac <OnRxDone+0x210>)
 800d0de:	881b      	ldrh	r3, [r3, #0]
 800d0e0:	4413      	add	r3, r2
 800d0e2:	b29a      	uxth	r2, r3
 800d0e4:	4b31      	ldr	r3, [pc, #196]	; (800d1ac <OnRxDone+0x210>)
 800d0e6:	801a      	strh	r2, [r3, #0]
 800d0e8:	e043      	b.n	800d172 <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == FID_STOP)
 800d0ea:	4b28      	ldr	r3, [pc, #160]	; (800d18c <OnRxDone+0x1f0>)
 800d0ec:	781b      	ldrb	r3, [r3, #0]
 800d0ee:	2b57      	cmp	r3, #87	; 0x57
 800d0f0:	d113      	bne.n	800d11a <OnRxDone+0x17e>
		{
			if(FreID_cnt == Chosen_Bandlen)
 800d0f2:	4b2e      	ldr	r3, [pc, #184]	; (800d1ac <OnRxDone+0x210>)
 800d0f4:	881a      	ldrh	r2, [r3, #0]
 800d0f6:	4b2c      	ldr	r3, [pc, #176]	; (800d1a8 <OnRxDone+0x20c>)
 800d0f8:	881b      	ldrh	r3, [r3, #0]
 800d0fa:	429a      	cmp	r2, r3
 800d0fc:	d106      	bne.n	800d10c <OnRxDone+0x170>
			{
				MX_State = TX;
 800d0fe:	4b24      	ldr	r3, [pc, #144]	; (800d190 <OnRxDone+0x1f4>)
 800d100:	2203      	movs	r2, #3
 800d102:	701a      	strb	r2, [r3, #0]
				TX_cmd = Fre_Done;
 800d104:	4b23      	ldr	r3, [pc, #140]	; (800d194 <OnRxDone+0x1f8>)
 800d106:	2202      	movs	r2, #2
 800d108:	701a      	strb	r2, [r3, #0]
 800d10a:	e032      	b.n	800d172 <OnRxDone+0x1d6>
			}
			else
			{
				MX_State = TX;
 800d10c:	4b20      	ldr	r3, [pc, #128]	; (800d190 <OnRxDone+0x1f4>)
 800d10e:	2203      	movs	r2, #3
 800d110:	701a      	strb	r2, [r3, #0]
				TX_cmd = Fre_rqst;
 800d112:	4b20      	ldr	r3, [pc, #128]	; (800d194 <OnRxDone+0x1f8>)
 800d114:	2203      	movs	r2, #3
 800d116:	701a      	strb	r2, [r3, #0]
 800d118:	e02b      	b.n	800d172 <OnRxDone+0x1d6>
			}
		}
		else if(RxPkt.PktType == ST_DATA )
 800d11a:	4b1c      	ldr	r3, [pc, #112]	; (800d18c <OnRxDone+0x1f0>)
 800d11c:	781b      	ldrb	r3, [r3, #0]
 800d11e:	2b42      	cmp	r3, #66	; 0x42
 800d120:	d116      	bne.n	800d150 <OnRxDone+0x1b4>
		{
			MX_State = TX;
 800d122:	4b1b      	ldr	r3, [pc, #108]	; (800d190 <OnRxDone+0x1f4>)
 800d124:	2203      	movs	r2, #3
 800d126:	701a      	strb	r2, [r3, #0]
		    TX_cmd = DATA_TX;
 800d128:	4b1a      	ldr	r3, [pc, #104]	; (800d194 <OnRxDone+0x1f8>)
 800d12a:	2204      	movs	r2, #4
 800d12c:	701a      	strb	r2, [r3, #0]

		    // Save wireless communication data
		    memcpy( UG_RX_Data[UG_RX_Num-1], payload, BufferSize );
 800d12e:	4b15      	ldr	r3, [pc, #84]	; (800d184 <OnRxDone+0x1e8>)
 800d130:	881b      	ldrh	r3, [r3, #0]
 800d132:	461a      	mov	r2, r3
 800d134:	68f9      	ldr	r1, [r7, #12]
 800d136:	4820      	ldr	r0, [pc, #128]	; (800d1b8 <OnRxDone+0x21c>)
 800d138:	f000 fd30 	bl	800db9c <memcpy>
		    UG_RssiValue[UG_RX_Num-1] = rssi;
 800d13c:	893b      	ldrh	r3, [r7, #8]
 800d13e:	b25a      	sxtb	r2, r3
 800d140:	4b16      	ldr	r3, [pc, #88]	; (800d19c <OnRxDone+0x200>)
 800d142:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
		    UG_SnrValue[UG_RX_Num-1] = snr;
 800d146:	4a16      	ldr	r2, [pc, #88]	; (800d1a0 <OnRxDone+0x204>)
 800d148:	79fb      	ldrb	r3, [r7, #7]
 800d14a:	f882 3174 	strb.w	r3, [r2, #372]	; 0x174
 800d14e:	e010      	b.n	800d172 <OnRxDone+0x1d6>
		}
		else if (RxPkt.PktType == RST_DATA)
 800d150:	4b0e      	ldr	r3, [pc, #56]	; (800d18c <OnRxDone+0x1f0>)
 800d152:	781b      	ldrb	r3, [r3, #0]
 800d154:	2bb3      	cmp	r3, #179	; 0xb3
 800d156:	d106      	bne.n	800d166 <OnRxDone+0x1ca>
		{
			MX_State = TX;
 800d158:	4b0d      	ldr	r3, [pc, #52]	; (800d190 <OnRxDone+0x1f4>)
 800d15a:	2203      	movs	r2, #3
 800d15c:	701a      	strb	r2, [r3, #0]
			TX_cmd = DATA_RESEND;
 800d15e:	4b0d      	ldr	r3, [pc, #52]	; (800d194 <OnRxDone+0x1f8>)
 800d160:	2205      	movs	r2, #5
 800d162:	701a      	strb	r2, [r3, #0]
 800d164:	e005      	b.n	800d172 <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == DONE_DATA )
 800d166:	4b09      	ldr	r3, [pc, #36]	; (800d18c <OnRxDone+0x1f0>)
 800d168:	781b      	ldrb	r3, [r3, #0]
 800d16a:	2b85      	cmp	r3, #133	; 0x85
 800d16c:	d101      	bne.n	800d172 <OnRxDone+0x1d6>
		{
			MCU_Enter_Shallow_Sleep();
 800d16e:	f000 fc8d 	bl	800da8c <MCU_Enter_Shallow_Sleep>
	}

	// the other condition: ID not matched
	// Enter Low Power Mode if no incoming packets in 3s.

    memset(RadioBuffer, 0, sizeof(RadioBuffer)); // Clear buffer by setting all elements to 0
 800d172:	2209      	movs	r2, #9
 800d174:	2100      	movs	r1, #0
 800d176:	4804      	ldr	r0, [pc, #16]	; (800d188 <OnRxDone+0x1ec>)
 800d178:	f000 fd1e 	bl	800dbb8 <memset>
}
 800d17c:	bf00      	nop
 800d17e:	3710      	adds	r7, #16
 800d180:	46bd      	mov	sp, r7
 800d182:	bd80      	pop	{r7, pc}
 800d184:	2000000c 	.word	0x2000000c
 800d188:	2000594c 	.word	0x2000594c
 800d18c:	2000595c 	.word	0x2000595c
 800d190:	20005956 	.word	0x20005956
 800d194:	20005955 	.word	0x20005955
 800d198:	2000338a 	.word	0x2000338a
 800d19c:	200033a8 	.word	0x200033a8
 800d1a0:	20003520 	.word	0x20003520
 800d1a4:	20003393 	.word	0x20003393
 800d1a8:	20003696 	.word	0x20003696
 800d1ac:	20003698 	.word	0x20003698
 800d1b0:	2000369a 	.word	0x2000369a
 800d1b4:	20002688 	.word	0x20002688
 800d1b8:	2000339c 	.word	0x2000339c

0800d1bc <OnTxTimeout>:

void OnTxTimeout( void )
{
 800d1bc:	b480      	push	{r7}
 800d1be:	af00      	add	r7, sp, #0
    MX_State = TX_TIMEOUT;
 800d1c0:	4b03      	ldr	r3, [pc, #12]	; (800d1d0 <OnTxTimeout+0x14>)
 800d1c2:	2204      	movs	r2, #4
 800d1c4:	701a      	strb	r2, [r3, #0]
}
 800d1c6:	bf00      	nop
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ce:	4770      	bx	lr
 800d1d0:	20005956 	.word	0x20005956

0800d1d4 <OnRxTimeout>:

void OnRxTimeout( void )
{
 800d1d4:	b480      	push	{r7}
 800d1d6:	af00      	add	r7, sp, #0
    MX_State = RX_TIMEOUT;
 800d1d8:	4b03      	ldr	r3, [pc, #12]	; (800d1e8 <OnRxTimeout+0x14>)
 800d1da:	2201      	movs	r2, #1
 800d1dc:	701a      	strb	r2, [r3, #0]
}
 800d1de:	bf00      	nop
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e6:	4770      	bx	lr
 800d1e8:	20005956 	.word	0x20005956

0800d1ec <OnRxError>:

void OnRxError( void )
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	af00      	add	r7, sp, #0
    MX_State = RX_ERROR;
 800d1f0:	4b03      	ldr	r3, [pc, #12]	; (800d200 <OnRxError+0x14>)
 800d1f2:	2202      	movs	r2, #2
 800d1f4:	701a      	strb	r2, [r3, #0]
}
 800d1f6:	bf00      	nop
 800d1f8:	46bd      	mov	sp, r7
 800d1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fe:	4770      	bx	lr
 800d200:	20005956 	.word	0x20005956

0800d204 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b082      	sub	sp, #8
 800d208:	af00      	add	r7, sp, #0
 800d20a:	4603      	mov	r3, r0
 800d20c:	80fb      	strh	r3, [r7, #6]
	RadioOnDioIrq();
 800d20e:	f7fe fadb 	bl	800b7c8 <RadioOnDioIrq>
}
 800d212:	bf00      	nop
 800d214:	3708      	adds	r7, #8
 800d216:	46bd      	mov	sp, r7
 800d218:	bd80      	pop	{r7, pc}
	...

0800d21c <Get_FreIDs>:

void Get_FreIDs( void )
{
 800d21c:	b480      	push	{r7}
 800d21e:	b083      	sub	sp, #12
 800d220:	af00      	add	r7, sp, #0
	if(UG_RX_Data[0][3] == 'a' &&
 800d222:	4b47      	ldr	r3, [pc, #284]	; (800d340 <Get_FreIDs+0x124>)
 800d224:	78db      	ldrb	r3, [r3, #3]
 800d226:	2b61      	cmp	r3, #97	; 0x61
 800d228:	d11e      	bne.n	800d268 <Get_FreIDs+0x4c>
	   UG_RX_Data[0][5] == 'l' &&
 800d22a:	4b45      	ldr	r3, [pc, #276]	; (800d340 <Get_FreIDs+0x124>)
 800d22c:	795b      	ldrb	r3, [r3, #5]
	if(UG_RX_Data[0][3] == 'a' &&
 800d22e:	2b6c      	cmp	r3, #108	; 0x6c
 800d230:	d11a      	bne.n	800d268 <Get_FreIDs+0x4c>
	   UG_RX_Data[0][7] == 'f')
 800d232:	4b43      	ldr	r3, [pc, #268]	; (800d340 <Get_FreIDs+0x124>)
 800d234:	79db      	ldrb	r3, [r3, #7]
	   UG_RX_Data[0][5] == 'l' &&
 800d236:	2b66      	cmp	r3, #102	; 0x66
 800d238:	d116      	bne.n	800d268 <Get_FreIDs+0x4c>
	{
		for(uint16_t i=0; i<Fre_size; i++) FreID[i] = i+1;
 800d23a:	2300      	movs	r3, #0
 800d23c:	80fb      	strh	r3, [r7, #6]
 800d23e:	e009      	b.n	800d254 <Get_FreIDs+0x38>
 800d240:	88fb      	ldrh	r3, [r7, #6]
 800d242:	88fa      	ldrh	r2, [r7, #6]
 800d244:	3201      	adds	r2, #1
 800d246:	b291      	uxth	r1, r2
 800d248:	4a3e      	ldr	r2, [pc, #248]	; (800d344 <Get_FreIDs+0x128>)
 800d24a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800d24e:	88fb      	ldrh	r3, [r7, #6]
 800d250:	3301      	adds	r3, #1
 800d252:	80fb      	strh	r3, [r7, #6]
 800d254:	88fb      	ldrh	r3, [r7, #6]
 800d256:	f240 4255 	movw	r2, #1109	; 0x455
 800d25a:	4293      	cmp	r3, r2
 800d25c:	d9f0      	bls.n	800d240 <Get_FreIDs+0x24>
		Chosen_Bandlen = Fre_size;
 800d25e:	4b3a      	ldr	r3, [pc, #232]	; (800d348 <Get_FreIDs+0x12c>)
 800d260:	f240 4256 	movw	r2, #1110	; 0x456
 800d264:	801a      	strh	r2, [r3, #0]
 800d266:	e064      	b.n	800d332 <Get_FreIDs+0x116>
	}
	else
	{
		for(uint16_t i=0; i<FreID_rec_cnt; i++)
 800d268:	2300      	movs	r3, #0
 800d26a:	80bb      	strh	r3, [r7, #4]
 800d26c:	e05b      	b.n	800d326 <Get_FreIDs+0x10a>
		{
			FreID[3*i] = (UG_RX_Data[i][2] << 8) + UG_RX_Data[i][3];
 800d26e:	88ba      	ldrh	r2, [r7, #4]
 800d270:	4933      	ldr	r1, [pc, #204]	; (800d340 <Get_FreIDs+0x124>)
 800d272:	4613      	mov	r3, r2
 800d274:	00db      	lsls	r3, r3, #3
 800d276:	4413      	add	r3, r2
 800d278:	440b      	add	r3, r1
 800d27a:	3302      	adds	r3, #2
 800d27c:	781b      	ldrb	r3, [r3, #0]
 800d27e:	b29b      	uxth	r3, r3
 800d280:	021b      	lsls	r3, r3, #8
 800d282:	b298      	uxth	r0, r3
 800d284:	88ba      	ldrh	r2, [r7, #4]
 800d286:	492e      	ldr	r1, [pc, #184]	; (800d340 <Get_FreIDs+0x124>)
 800d288:	4613      	mov	r3, r2
 800d28a:	00db      	lsls	r3, r3, #3
 800d28c:	4413      	add	r3, r2
 800d28e:	440b      	add	r3, r1
 800d290:	3303      	adds	r3, #3
 800d292:	781b      	ldrb	r3, [r3, #0]
 800d294:	b299      	uxth	r1, r3
 800d296:	88ba      	ldrh	r2, [r7, #4]
 800d298:	4613      	mov	r3, r2
 800d29a:	005b      	lsls	r3, r3, #1
 800d29c:	4413      	add	r3, r2
 800d29e:	1842      	adds	r2, r0, r1
 800d2a0:	b291      	uxth	r1, r2
 800d2a2:	4a28      	ldr	r2, [pc, #160]	; (800d344 <Get_FreIDs+0x128>)
 800d2a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			FreID[3*i+1] = (UG_RX_Data[i][4] << 8) + UG_RX_Data[i][5];
 800d2a8:	88ba      	ldrh	r2, [r7, #4]
 800d2aa:	4925      	ldr	r1, [pc, #148]	; (800d340 <Get_FreIDs+0x124>)
 800d2ac:	4613      	mov	r3, r2
 800d2ae:	00db      	lsls	r3, r3, #3
 800d2b0:	4413      	add	r3, r2
 800d2b2:	440b      	add	r3, r1
 800d2b4:	3304      	adds	r3, #4
 800d2b6:	781b      	ldrb	r3, [r3, #0]
 800d2b8:	b29b      	uxth	r3, r3
 800d2ba:	021b      	lsls	r3, r3, #8
 800d2bc:	b298      	uxth	r0, r3
 800d2be:	88ba      	ldrh	r2, [r7, #4]
 800d2c0:	491f      	ldr	r1, [pc, #124]	; (800d340 <Get_FreIDs+0x124>)
 800d2c2:	4613      	mov	r3, r2
 800d2c4:	00db      	lsls	r3, r3, #3
 800d2c6:	4413      	add	r3, r2
 800d2c8:	440b      	add	r3, r1
 800d2ca:	3305      	adds	r3, #5
 800d2cc:	781b      	ldrb	r3, [r3, #0]
 800d2ce:	b299      	uxth	r1, r3
 800d2d0:	88ba      	ldrh	r2, [r7, #4]
 800d2d2:	4613      	mov	r3, r2
 800d2d4:	005b      	lsls	r3, r3, #1
 800d2d6:	4413      	add	r3, r2
 800d2d8:	3301      	adds	r3, #1
 800d2da:	1842      	adds	r2, r0, r1
 800d2dc:	b291      	uxth	r1, r2
 800d2de:	4a19      	ldr	r2, [pc, #100]	; (800d344 <Get_FreIDs+0x128>)
 800d2e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			FreID[3*i+2] = (UG_RX_Data[i][6] << 8) + UG_RX_Data[i][7];
 800d2e4:	88ba      	ldrh	r2, [r7, #4]
 800d2e6:	4916      	ldr	r1, [pc, #88]	; (800d340 <Get_FreIDs+0x124>)
 800d2e8:	4613      	mov	r3, r2
 800d2ea:	00db      	lsls	r3, r3, #3
 800d2ec:	4413      	add	r3, r2
 800d2ee:	440b      	add	r3, r1
 800d2f0:	3306      	adds	r3, #6
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	b29b      	uxth	r3, r3
 800d2f6:	021b      	lsls	r3, r3, #8
 800d2f8:	b298      	uxth	r0, r3
 800d2fa:	88ba      	ldrh	r2, [r7, #4]
 800d2fc:	4910      	ldr	r1, [pc, #64]	; (800d340 <Get_FreIDs+0x124>)
 800d2fe:	4613      	mov	r3, r2
 800d300:	00db      	lsls	r3, r3, #3
 800d302:	4413      	add	r3, r2
 800d304:	440b      	add	r3, r1
 800d306:	3307      	adds	r3, #7
 800d308:	781b      	ldrb	r3, [r3, #0]
 800d30a:	b299      	uxth	r1, r3
 800d30c:	88ba      	ldrh	r2, [r7, #4]
 800d30e:	4613      	mov	r3, r2
 800d310:	005b      	lsls	r3, r3, #1
 800d312:	4413      	add	r3, r2
 800d314:	3302      	adds	r3, #2
 800d316:	1842      	adds	r2, r0, r1
 800d318:	b291      	uxth	r1, r2
 800d31a:	4a0a      	ldr	r2, [pc, #40]	; (800d344 <Get_FreIDs+0x128>)
 800d31c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint16_t i=0; i<FreID_rec_cnt; i++)
 800d320:	88bb      	ldrh	r3, [r7, #4]
 800d322:	3301      	adds	r3, #1
 800d324:	80bb      	strh	r3, [r7, #4]
 800d326:	4b09      	ldr	r3, [pc, #36]	; (800d34c <Get_FreIDs+0x130>)
 800d328:	881b      	ldrh	r3, [r3, #0]
 800d32a:	88ba      	ldrh	r2, [r7, #4]
 800d32c:	429a      	cmp	r2, r3
 800d32e:	d39e      	bcc.n	800d26e <Get_FreIDs+0x52>
		}
	}
}
 800d330:	bf00      	nop
 800d332:	bf00      	nop
 800d334:	370c      	adds	r7, #12
 800d336:	46bd      	mov	sp, r7
 800d338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33c:	4770      	bx	lr
 800d33e:	bf00      	nop
 800d340:	20002688 	.word	0x20002688
 800d344:	200050a0 	.word	0x200050a0
 800d348:	20003696 	.word	0x20003696
 800d34c:	2000369a 	.word	0x2000369a

0800d350 <Current_Time_TX_Format>:

void Current_Time_TX_Format( void )
{
 800d350:	b580      	push	{r7, lr}
 800d352:	af00      	add	r7, sp, #0
	Get_Current_Time();
 800d354:	f000 faaa 	bl	800d8ac <Get_Current_Time>

	RadioBuffer[2] = sDate.Year;
 800d358:	4b0e      	ldr	r3, [pc, #56]	; (800d394 <Current_Time_TX_Format+0x44>)
 800d35a:	78da      	ldrb	r2, [r3, #3]
 800d35c:	4b0e      	ldr	r3, [pc, #56]	; (800d398 <Current_Time_TX_Format+0x48>)
 800d35e:	709a      	strb	r2, [r3, #2]
	RadioBuffer[3] = sDate.Month;
 800d360:	4b0c      	ldr	r3, [pc, #48]	; (800d394 <Current_Time_TX_Format+0x44>)
 800d362:	785a      	ldrb	r2, [r3, #1]
 800d364:	4b0c      	ldr	r3, [pc, #48]	; (800d398 <Current_Time_TX_Format+0x48>)
 800d366:	70da      	strb	r2, [r3, #3]
	RadioBuffer[4] = sDate.Date;
 800d368:	4b0a      	ldr	r3, [pc, #40]	; (800d394 <Current_Time_TX_Format+0x44>)
 800d36a:	789a      	ldrb	r2, [r3, #2]
 800d36c:	4b0a      	ldr	r3, [pc, #40]	; (800d398 <Current_Time_TX_Format+0x48>)
 800d36e:	711a      	strb	r2, [r3, #4]
	RadioBuffer[5] = sDate.WeekDay;
 800d370:	4b08      	ldr	r3, [pc, #32]	; (800d394 <Current_Time_TX_Format+0x44>)
 800d372:	781a      	ldrb	r2, [r3, #0]
 800d374:	4b08      	ldr	r3, [pc, #32]	; (800d398 <Current_Time_TX_Format+0x48>)
 800d376:	715a      	strb	r2, [r3, #5]
	RadioBuffer[6] = sTime.Hours;
 800d378:	4b08      	ldr	r3, [pc, #32]	; (800d39c <Current_Time_TX_Format+0x4c>)
 800d37a:	781a      	ldrb	r2, [r3, #0]
 800d37c:	4b06      	ldr	r3, [pc, #24]	; (800d398 <Current_Time_TX_Format+0x48>)
 800d37e:	719a      	strb	r2, [r3, #6]
	RadioBuffer[7] = sTime.Minutes;
 800d380:	4b06      	ldr	r3, [pc, #24]	; (800d39c <Current_Time_TX_Format+0x4c>)
 800d382:	785a      	ldrb	r2, [r3, #1]
 800d384:	4b04      	ldr	r3, [pc, #16]	; (800d398 <Current_Time_TX_Format+0x48>)
 800d386:	71da      	strb	r2, [r3, #7]
	RadioBuffer[8] = sTime.Seconds;
 800d388:	4b04      	ldr	r3, [pc, #16]	; (800d39c <Current_Time_TX_Format+0x4c>)
 800d38a:	789a      	ldrb	r2, [r3, #2]
 800d38c:	4b02      	ldr	r3, [pc, #8]	; (800d398 <Current_Time_TX_Format+0x48>)
 800d38e:	721a      	strb	r2, [r3, #8]
}
 800d390:	bf00      	nop
 800d392:	bd80      	pop	{r7, pc}
 800d394:	2000597c 	.word	0x2000597c
 800d398:	2000594c 	.word	0x2000594c
 800d39c:	20005968 	.word	0x20005968

0800d3a0 <Save_UG_RX_data>:

void Save_UG_RX_data( void )
{
 800d3a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3a2:	b09d      	sub	sp, #116	; 0x74
 800d3a4:	af0a      	add	r7, sp, #40	; 0x28
	Get_Current_Time();
 800d3a6:	f000 fa81 	bl	800d8ac <Get_Current_Time>
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
			SensorID, sDate.Year, sDate.Month, sDate.Date,
 800d3aa:	4ba6      	ldr	r3, [pc, #664]	; (800d644 <Save_UG_RX_data+0x2a4>)
 800d3ac:	78db      	ldrb	r3, [r3, #3]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3ae:	461d      	mov	r5, r3
			SensorID, sDate.Year, sDate.Month, sDate.Date,
 800d3b0:	4ba4      	ldr	r3, [pc, #656]	; (800d644 <Save_UG_RX_data+0x2a4>)
 800d3b2:	785b      	ldrb	r3, [r3, #1]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3b4:	461a      	mov	r2, r3
			SensorID, sDate.Year, sDate.Month, sDate.Date,
 800d3b6:	4ba3      	ldr	r3, [pc, #652]	; (800d644 <Save_UG_RX_data+0x2a4>)
 800d3b8:	789b      	ldrb	r3, [r3, #2]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3ba:	4619      	mov	r1, r3
			sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d3bc:	4ba2      	ldr	r3, [pc, #648]	; (800d648 <Save_UG_RX_data+0x2a8>)
 800d3be:	781b      	ldrb	r3, [r3, #0]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3c0:	4618      	mov	r0, r3
			sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d3c2:	4ba1      	ldr	r3, [pc, #644]	; (800d648 <Save_UG_RX_data+0x2a8>)
 800d3c4:	785b      	ldrb	r3, [r3, #1]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3c6:	461c      	mov	r4, r3
			sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d3c8:	4b9f      	ldr	r3, [pc, #636]	; (800d648 <Save_UG_RX_data+0x2a8>)
 800d3ca:	789b      	ldrb	r3, [r3, #2]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3cc:	9304      	str	r3, [sp, #16]
 800d3ce:	9403      	str	r4, [sp, #12]
 800d3d0:	9002      	str	r0, [sp, #8]
 800d3d2:	9101      	str	r1, [sp, #4]
 800d3d4:	9200      	str	r2, [sp, #0]
 800d3d6:	462b      	mov	r3, r5
 800d3d8:	2203      	movs	r2, #3
 800d3da:	499c      	ldr	r1, [pc, #624]	; (800d64c <Save_UG_RX_data+0x2ac>)
 800d3dc:	489c      	ldr	r0, [pc, #624]	; (800d650 <Save_UG_RX_data+0x2b0>)
 800d3de:	f001 fa73 	bl	800e8c8 <siprintf>

	f_open(&userFILE, CurrentFileName, FA_WRITE | FA_CREATE_ALWAYS);
 800d3e2:	220a      	movs	r2, #10
 800d3e4:	499a      	ldr	r1, [pc, #616]	; (800d650 <Save_UG_RX_data+0x2b0>)
 800d3e6:	489b      	ldr	r0, [pc, #620]	; (800d654 <Save_UG_RX_data+0x2b4>)
 800d3e8:	f7fc fb5a 	bl	8009aa0 <f_open>

	char outputform[50];

	for(uint16_t i=0; i<FreID_rec_cnt; i++)
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800d3f2:	e086      	b.n	800d502 <Save_UG_RX_data+0x162>
	{

		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d3f4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d3f8:	4997      	ldr	r1, [pc, #604]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d3fa:	4613      	mov	r3, r2
 800d3fc:	00db      	lsls	r3, r3, #3
 800d3fe:	4413      	add	r3, r2
 800d400:	440b      	add	r3, r1
 800d402:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d404:	469c      	mov	ip, r3
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d406:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d40a:	4993      	ldr	r1, [pc, #588]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d40c:	4613      	mov	r3, r2
 800d40e:	00db      	lsls	r3, r3, #3
 800d410:	4413      	add	r3, r2
 800d412:	440b      	add	r3, r1
 800d414:	3301      	adds	r3, #1
 800d416:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d418:	469e      	mov	lr, r3
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d41a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d41e:	498e      	ldr	r1, [pc, #568]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d420:	4613      	mov	r3, r2
 800d422:	00db      	lsls	r3, r3, #3
 800d424:	4413      	add	r3, r2
 800d426:	440b      	add	r3, r1
 800d428:	3302      	adds	r3, #2
 800d42a:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d42c:	461c      	mov	r4, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d42e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d432:	4989      	ldr	r1, [pc, #548]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d434:	4613      	mov	r3, r2
 800d436:	00db      	lsls	r3, r3, #3
 800d438:	4413      	add	r3, r2
 800d43a:	440b      	add	r3, r1
 800d43c:	3303      	adds	r3, #3
 800d43e:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d440:	461d      	mov	r5, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d442:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d446:	4984      	ldr	r1, [pc, #528]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d448:	4613      	mov	r3, r2
 800d44a:	00db      	lsls	r3, r3, #3
 800d44c:	4413      	add	r3, r2
 800d44e:	440b      	add	r3, r1
 800d450:	3304      	adds	r3, #4
 800d452:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d454:	461e      	mov	r6, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d456:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d45a:	497f      	ldr	r1, [pc, #508]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d45c:	4613      	mov	r3, r2
 800d45e:	00db      	lsls	r3, r3, #3
 800d460:	4413      	add	r3, r2
 800d462:	440b      	add	r3, r1
 800d464:	3305      	adds	r3, #5
 800d466:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d468:	60fb      	str	r3, [r7, #12]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d46a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d46e:	497a      	ldr	r1, [pc, #488]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d470:	4613      	mov	r3, r2
 800d472:	00db      	lsls	r3, r3, #3
 800d474:	4413      	add	r3, r2
 800d476:	440b      	add	r3, r1
 800d478:	3306      	adds	r3, #6
 800d47a:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d47c:	60bb      	str	r3, [r7, #8]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d47e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d482:	4975      	ldr	r1, [pc, #468]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d484:	4613      	mov	r3, r2
 800d486:	00db      	lsls	r3, r3, #3
 800d488:	4413      	add	r3, r2
 800d48a:	440b      	add	r3, r1
 800d48c:	3307      	adds	r3, #7
 800d48e:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d490:	607b      	str	r3, [r7, #4]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d492:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d496:	4970      	ldr	r1, [pc, #448]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d498:	4613      	mov	r3, r2
 800d49a:	00db      	lsls	r3, r3, #3
 800d49c:	4413      	add	r3, r2
 800d49e:	440b      	add	r3, r1
 800d4a0:	3308      	adds	r3, #8
 800d4a2:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d4a4:	4619      	mov	r1, r3
				UG_RssiValue[i], UG_SnrValue[i]);
 800d4a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800d4aa:	4a6c      	ldr	r2, [pc, #432]	; (800d65c <Save_UG_RX_data+0x2bc>)
 800d4ac:	56d3      	ldrsb	r3, [r2, r3]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d4ae:	603b      	str	r3, [r7, #0]
				UG_RssiValue[i], UG_SnrValue[i]);
 800d4b0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800d4b4:	4a6a      	ldr	r2, [pc, #424]	; (800d660 <Save_UG_RX_data+0x2c0>)
 800d4b6:	56d3      	ldrsb	r3, [r2, r3]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d4b8:	f107 0010 	add.w	r0, r7, #16
 800d4bc:	9308      	str	r3, [sp, #32]
 800d4be:	683a      	ldr	r2, [r7, #0]
 800d4c0:	9207      	str	r2, [sp, #28]
 800d4c2:	9106      	str	r1, [sp, #24]
 800d4c4:	687a      	ldr	r2, [r7, #4]
 800d4c6:	9205      	str	r2, [sp, #20]
 800d4c8:	68ba      	ldr	r2, [r7, #8]
 800d4ca:	9204      	str	r2, [sp, #16]
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	9303      	str	r3, [sp, #12]
 800d4d0:	9602      	str	r6, [sp, #8]
 800d4d2:	9501      	str	r5, [sp, #4]
 800d4d4:	9400      	str	r4, [sp, #0]
 800d4d6:	4673      	mov	r3, lr
 800d4d8:	4662      	mov	r2, ip
 800d4da:	4962      	ldr	r1, [pc, #392]	; (800d664 <Save_UG_RX_data+0x2c4>)
 800d4dc:	f001 f9f4 	bl	800e8c8 <siprintf>

		f_write(&userFILE, outputform, strlen(outputform), &userBytes);
 800d4e0:	f107 0310 	add.w	r3, r7, #16
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f7f2 fe73 	bl	80001d0 <strlen>
 800d4ea:	4602      	mov	r2, r0
 800d4ec:	f107 0110 	add.w	r1, r7, #16
 800d4f0:	4b5d      	ldr	r3, [pc, #372]	; (800d668 <Save_UG_RX_data+0x2c8>)
 800d4f2:	4858      	ldr	r0, [pc, #352]	; (800d654 <Save_UG_RX_data+0x2b4>)
 800d4f4:	f7fc fca0 	bl	8009e38 <f_write>
	for(uint16_t i=0; i<FreID_rec_cnt; i++)
 800d4f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800d4fc:	3301      	adds	r3, #1
 800d4fe:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800d502:	4b5a      	ldr	r3, [pc, #360]	; (800d66c <Save_UG_RX_data+0x2cc>)
 800d504:	881b      	ldrh	r3, [r3, #0]
 800d506:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d50a:	429a      	cmp	r2, r3
 800d50c:	f4ff af72 	bcc.w	800d3f4 <Save_UG_RX_data+0x54>

	}
	for(uint16_t i=UG_RX_Num-3; i<UG_RX_Num; i++)
 800d510:	f44f 73b9 	mov.w	r3, #370	; 0x172
 800d514:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800d518:	e086      	b.n	800d628 <Save_UG_RX_data+0x288>
	{
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d51a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d51e:	494e      	ldr	r1, [pc, #312]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d520:	4613      	mov	r3, r2
 800d522:	00db      	lsls	r3, r3, #3
 800d524:	4413      	add	r3, r2
 800d526:	440b      	add	r3, r1
 800d528:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d52a:	469c      	mov	ip, r3
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d52c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d530:	4949      	ldr	r1, [pc, #292]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d532:	4613      	mov	r3, r2
 800d534:	00db      	lsls	r3, r3, #3
 800d536:	4413      	add	r3, r2
 800d538:	440b      	add	r3, r1
 800d53a:	3301      	adds	r3, #1
 800d53c:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d53e:	469e      	mov	lr, r3
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d540:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d544:	4944      	ldr	r1, [pc, #272]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d546:	4613      	mov	r3, r2
 800d548:	00db      	lsls	r3, r3, #3
 800d54a:	4413      	add	r3, r2
 800d54c:	440b      	add	r3, r1
 800d54e:	3302      	adds	r3, #2
 800d550:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d552:	461c      	mov	r4, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d554:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d558:	493f      	ldr	r1, [pc, #252]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d55a:	4613      	mov	r3, r2
 800d55c:	00db      	lsls	r3, r3, #3
 800d55e:	4413      	add	r3, r2
 800d560:	440b      	add	r3, r1
 800d562:	3303      	adds	r3, #3
 800d564:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d566:	461d      	mov	r5, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d568:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d56c:	493a      	ldr	r1, [pc, #232]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d56e:	4613      	mov	r3, r2
 800d570:	00db      	lsls	r3, r3, #3
 800d572:	4413      	add	r3, r2
 800d574:	440b      	add	r3, r1
 800d576:	3304      	adds	r3, #4
 800d578:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d57a:	461e      	mov	r6, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d57c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d580:	4935      	ldr	r1, [pc, #212]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d582:	4613      	mov	r3, r2
 800d584:	00db      	lsls	r3, r3, #3
 800d586:	4413      	add	r3, r2
 800d588:	440b      	add	r3, r1
 800d58a:	3305      	adds	r3, #5
 800d58c:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d58e:	60fb      	str	r3, [r7, #12]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d590:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d594:	4930      	ldr	r1, [pc, #192]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d596:	4613      	mov	r3, r2
 800d598:	00db      	lsls	r3, r3, #3
 800d59a:	4413      	add	r3, r2
 800d59c:	440b      	add	r3, r1
 800d59e:	3306      	adds	r3, #6
 800d5a0:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5a2:	60bb      	str	r3, [r7, #8]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d5a4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d5a8:	492b      	ldr	r1, [pc, #172]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d5aa:	4613      	mov	r3, r2
 800d5ac:	00db      	lsls	r3, r3, #3
 800d5ae:	4413      	add	r3, r2
 800d5b0:	440b      	add	r3, r1
 800d5b2:	3307      	adds	r3, #7
 800d5b4:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5b6:	607b      	str	r3, [r7, #4]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d5b8:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d5bc:	4926      	ldr	r1, [pc, #152]	; (800d658 <Save_UG_RX_data+0x2b8>)
 800d5be:	4613      	mov	r3, r2
 800d5c0:	00db      	lsls	r3, r3, #3
 800d5c2:	4413      	add	r3, r2
 800d5c4:	440b      	add	r3, r1
 800d5c6:	3308      	adds	r3, #8
 800d5c8:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5ca:	4619      	mov	r1, r3
				UG_RssiValue[i], UG_SnrValue[i]);
 800d5cc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800d5d0:	4a22      	ldr	r2, [pc, #136]	; (800d65c <Save_UG_RX_data+0x2bc>)
 800d5d2:	56d3      	ldrsb	r3, [r2, r3]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5d4:	603b      	str	r3, [r7, #0]
				UG_RssiValue[i], UG_SnrValue[i]);
 800d5d6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800d5da:	4a21      	ldr	r2, [pc, #132]	; (800d660 <Save_UG_RX_data+0x2c0>)
 800d5dc:	56d3      	ldrsb	r3, [r2, r3]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5de:	f107 0010 	add.w	r0, r7, #16
 800d5e2:	9308      	str	r3, [sp, #32]
 800d5e4:	683a      	ldr	r2, [r7, #0]
 800d5e6:	9207      	str	r2, [sp, #28]
 800d5e8:	9106      	str	r1, [sp, #24]
 800d5ea:	687a      	ldr	r2, [r7, #4]
 800d5ec:	9205      	str	r2, [sp, #20]
 800d5ee:	68ba      	ldr	r2, [r7, #8]
 800d5f0:	9204      	str	r2, [sp, #16]
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	9303      	str	r3, [sp, #12]
 800d5f6:	9602      	str	r6, [sp, #8]
 800d5f8:	9501      	str	r5, [sp, #4]
 800d5fa:	9400      	str	r4, [sp, #0]
 800d5fc:	4673      	mov	r3, lr
 800d5fe:	4662      	mov	r2, ip
 800d600:	4918      	ldr	r1, [pc, #96]	; (800d664 <Save_UG_RX_data+0x2c4>)
 800d602:	f001 f961 	bl	800e8c8 <siprintf>
		f_write(&userFILE, outputform, strlen(outputform), &userBytes);
 800d606:	f107 0310 	add.w	r3, r7, #16
 800d60a:	4618      	mov	r0, r3
 800d60c:	f7f2 fde0 	bl	80001d0 <strlen>
 800d610:	4602      	mov	r2, r0
 800d612:	f107 0110 	add.w	r1, r7, #16
 800d616:	4b14      	ldr	r3, [pc, #80]	; (800d668 <Save_UG_RX_data+0x2c8>)
 800d618:	480e      	ldr	r0, [pc, #56]	; (800d654 <Save_UG_RX_data+0x2b4>)
 800d61a:	f7fc fc0d 	bl	8009e38 <f_write>
	for(uint16_t i=UG_RX_Num-3; i<UG_RX_Num; i++)
 800d61e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800d622:	3301      	adds	r3, #1
 800d624:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800d628:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800d62c:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
 800d630:	f67f af73 	bls.w	800d51a <Save_UG_RX_data+0x17a>
	}
	f_close(&userFILE);
 800d634:	4807      	ldr	r0, [pc, #28]	; (800d654 <Save_UG_RX_data+0x2b4>)
 800d636:	f7fc fe11 	bl	800a25c <f_close>
}
 800d63a:	bf00      	nop
 800d63c:	374c      	adds	r7, #76	; 0x4c
 800d63e:	46bd      	mov	sp, r7
 800d640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d642:	bf00      	nop
 800d644:	2000597c 	.word	0x2000597c
 800d648:	20005968 	.word	0x20005968
 800d64c:	08013378 	.word	0x08013378
 800d650:	20002618 	.word	0x20002618
 800d654:	200015e4 	.word	0x200015e4
 800d658:	20002688 	.word	0x20002688
 800d65c:	200033a8 	.word	0x200033a8
 800d660:	20003520 	.word	0x20003520
 800d664:	0801339c 	.word	0x0801339c
 800d668:	20002614 	.word	0x20002614
 800d66c:	2000369a 	.word	0x2000369a

0800d670 <MCU_Exit_Deep_Sleep>:

void MCU_Exit_Deep_Sleep( void )
{
 800d670:	b580      	push	{r7, lr}
 800d672:	af00      	add	r7, sp, #0
	// Check if the MCU wakes up from Standby mode
	// The SB flag is set
	if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 800d674:	4b09      	ldr	r3, [pc, #36]	; (800d69c <MCU_Exit_Deep_Sleep+0x2c>)
 800d676:	685b      	ldr	r3, [r3, #4]
 800d678:	f003 0302 	and.w	r3, r3, #2
 800d67c:	2b02      	cmp	r3, #2
 800d67e:	d10b      	bne.n	800d698 <MCU_Exit_Deep_Sleep+0x28>
	{
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);   // Clear the flag
 800d680:	4b06      	ldr	r3, [pc, #24]	; (800d69c <MCU_Exit_Deep_Sleep+0x2c>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	4a05      	ldr	r2, [pc, #20]	; (800d69c <MCU_Exit_Deep_Sleep+0x2c>)
 800d686:	f043 0308 	orr.w	r3, r3, #8
 800d68a:	6013      	str	r3, [r2, #0]

	  	// Deactivate the RTC wakeup
	  	HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 800d68c:	4804      	ldr	r0, [pc, #16]	; (800d6a0 <MCU_Exit_Deep_Sleep+0x30>)
 800d68e:	f7f7 fbfb 	bl	8004e88 <HAL_RTCEx_DeactivateWakeUpTimer>

	  	Time_Track( true );
 800d692:	2001      	movs	r0, #1
 800d694:	f000 f91e 	bl	800d8d4 <Time_Track>
	}
}
 800d698:	bf00      	nop
 800d69a:	bd80      	pop	{r7, pc}
 800d69c:	40007000 	.word	0x40007000
 800d6a0:	200002a8 	.word	0x200002a8

0800d6a4 <RTC_Time_Setup>:

void RTC_Time_Setup( void )
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	af00      	add	r7, sp, #0
	if((HAL_RTCEx_BKUPRead(&hrtc, FLAG_ADDRESS) != FLAG_VALUE))
 800d6a8:	2101      	movs	r1, #1
 800d6aa:	481b      	ldr	r0, [pc, #108]	; (800d718 <RTC_Time_Setup+0x74>)
 800d6ac:	f7f7 fc8c 	bl	8004fc8 <HAL_RTCEx_BKUPRead>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	f24a 52a5 	movw	r2, #42405	; 0xa5a5
 800d6b6:	4293      	cmp	r3, r2
 800d6b8:	d02b      	beq.n	800d712 <RTC_Time_Setup+0x6e>
	{
		//Initialize RTC and set the Time and Date
		sTime.Hours = userHour;
 800d6ba:	4b18      	ldr	r3, [pc, #96]	; (800d71c <RTC_Time_Setup+0x78>)
 800d6bc:	220f      	movs	r2, #15
 800d6be:	701a      	strb	r2, [r3, #0]
		sTime.Minutes = userMinute;
 800d6c0:	4b16      	ldr	r3, [pc, #88]	; (800d71c <RTC_Time_Setup+0x78>)
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	705a      	strb	r2, [r3, #1]
		sTime.Seconds = userSecond;
 800d6c6:	4b15      	ldr	r3, [pc, #84]	; (800d71c <RTC_Time_Setup+0x78>)
 800d6c8:	2200      	movs	r2, #0
 800d6ca:	709a      	strb	r2, [r3, #2]
		sTime.DayLightSaving = RTC_DAYLIGHTSAVING_SUB1H;
 800d6cc:	4b13      	ldr	r3, [pc, #76]	; (800d71c <RTC_Time_Setup+0x78>)
 800d6ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d6d2:	60da      	str	r2, [r3, #12]
		sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800d6d4:	4b11      	ldr	r3, [pc, #68]	; (800d71c <RTC_Time_Setup+0x78>)
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	611a      	str	r2, [r3, #16]
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800d6da:	2200      	movs	r2, #0
 800d6dc:	490f      	ldr	r1, [pc, #60]	; (800d71c <RTC_Time_Setup+0x78>)
 800d6de:	480e      	ldr	r0, [pc, #56]	; (800d718 <RTC_Time_Setup+0x74>)
 800d6e0:	f7f6 ff00 	bl	80044e4 <HAL_RTC_SetTime>

		sDate.WeekDay = userWeekday;
 800d6e4:	4b0e      	ldr	r3, [pc, #56]	; (800d720 <RTC_Time_Setup+0x7c>)
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	701a      	strb	r2, [r3, #0]
		sDate.Month = userMonth;
 800d6ea:	4b0d      	ldr	r3, [pc, #52]	; (800d720 <RTC_Time_Setup+0x7c>)
 800d6ec:	2206      	movs	r2, #6
 800d6ee:	705a      	strb	r2, [r3, #1]
		sDate.Date = userDate;
 800d6f0:	4b0b      	ldr	r3, [pc, #44]	; (800d720 <RTC_Time_Setup+0x7c>)
 800d6f2:	220a      	movs	r2, #10
 800d6f4:	709a      	strb	r2, [r3, #2]
		sDate.Year = userYear;
 800d6f6:	4b0a      	ldr	r3, [pc, #40]	; (800d720 <RTC_Time_Setup+0x7c>)
 800d6f8:	2218      	movs	r2, #24
 800d6fa:	70da      	strb	r2, [r3, #3]
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	4908      	ldr	r1, [pc, #32]	; (800d720 <RTC_Time_Setup+0x7c>)
 800d700:	4805      	ldr	r0, [pc, #20]	; (800d718 <RTC_Time_Setup+0x74>)
 800d702:	f7f6 ffe7 	bl	80046d4 <HAL_RTC_SetDate>

		// Writes a data in a RTC Backup data Register 1
		HAL_RTCEx_BKUPWrite(&hrtc, FLAG_ADDRESS, FLAG_VALUE);
 800d706:	f24a 52a5 	movw	r2, #42405	; 0xa5a5
 800d70a:	2101      	movs	r1, #1
 800d70c:	4802      	ldr	r0, [pc, #8]	; (800d718 <RTC_Time_Setup+0x74>)
 800d70e:	f7f7 fc41 	bl	8004f94 <HAL_RTCEx_BKUPWrite>
	}
}
 800d712:	bf00      	nop
 800d714:	bd80      	pop	{r7, pc}
 800d716:	bf00      	nop
 800d718:	200002a8 	.word	0x200002a8
 800d71c:	20005968 	.word	0x20005968
 800d720:	2000597c 	.word	0x2000597c

0800d724 <Alarms_Setup>:


void Alarms_Setup( void )
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b08a      	sub	sp, #40	; 0x28
 800d728:	af00      	add	r7, sp, #0
	RTC_AlarmTypeDef sAlarm = {0};
 800d72a:	463b      	mov	r3, r7
 800d72c:	2228      	movs	r2, #40	; 0x28
 800d72e:	2100      	movs	r1, #0
 800d730:	4618      	mov	r0, r3
 800d732:	f000 fa41 	bl	800dbb8 <memset>

	sAlarm.AlarmTime.Hours =  DSleepHourAm;
 800d736:	230b      	movs	r3, #11
 800d738:	703b      	strb	r3, [r7, #0]
	sAlarm.AlarmTime.Minutes = 59;
 800d73a:	233b      	movs	r3, #59	; 0x3b
 800d73c:	707b      	strb	r3, [r7, #1]
	sAlarm.AlarmTime.Seconds = 30;
 800d73e:	231e      	movs	r3, #30
 800d740:	70bb      	strb	r3, [r7, #2]
	sAlarm.AlarmTime.SubSeconds = 0;
 800d742:	2300      	movs	r3, #0
 800d744:	607b      	str	r3, [r7, #4]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_SUB1H;
 800d746:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800d74a:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800d74c:	2300      	movs	r3, #0
 800d74e:	613b      	str	r3, [r7, #16]
	sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800d750:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d754:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800d756:	2300      	movs	r3, #0
 800d758:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800d75a:	2300      	movs	r3, #0
 800d75c:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmDateWeekDay = 1;
 800d75e:	2301      	movs	r3, #1
 800d760:	f887 3020 	strb.w	r3, [r7, #32]
	sAlarm.Alarm = RTC_ALARM_A;
 800d764:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d768:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800d76a:	463b      	mov	r3, r7
 800d76c:	2200      	movs	r2, #0
 800d76e:	4619      	mov	r1, r3
 800d770:	480f      	ldr	r0, [pc, #60]	; (800d7b0 <Alarms_Setup+0x8c>)
 800d772:	f7f7 f883 	bl	800487c <HAL_RTC_SetAlarm_IT>
 800d776:	4603      	mov	r3, r0
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d001      	beq.n	800d780 <Alarms_Setup+0x5c>
	{
		Error_Handler();
 800d77c:	f7f3 ffc8 	bl	8001710 <Error_Handler>
	}

	// Enable Alarm B
	sAlarm.AlarmTime.Hours = DSleepHourPm;
 800d780:	2317      	movs	r3, #23
 800d782:	703b      	strb	r3, [r7, #0]
	sAlarm.AlarmTime.Minutes = 59;
 800d784:	233b      	movs	r3, #59	; 0x3b
 800d786:	707b      	strb	r3, [r7, #1]
	sAlarm.AlarmTime.Seconds = 30;
 800d788:	231e      	movs	r3, #30
 800d78a:	70bb      	strb	r3, [r7, #2]
	sAlarm.Alarm = RTC_ALARM_B;
 800d78c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d790:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800d792:	463b      	mov	r3, r7
 800d794:	2200      	movs	r2, #0
 800d796:	4619      	mov	r1, r3
 800d798:	4805      	ldr	r0, [pc, #20]	; (800d7b0 <Alarms_Setup+0x8c>)
 800d79a:	f7f7 f86f 	bl	800487c <HAL_RTC_SetAlarm_IT>
 800d79e:	4603      	mov	r3, r0
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d001      	beq.n	800d7a8 <Alarms_Setup+0x84>
	{
		Error_Handler();
 800d7a4:	f7f3 ffb4 	bl	8001710 <Error_Handler>
	}
}
 800d7a8:	bf00      	nop
 800d7aa:	3728      	adds	r7, #40	; 0x28
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	bd80      	pop	{r7, pc}
 800d7b0:	200002a8 	.word	0x200002a8

0800d7b4 <Set_RTC_Time>:


void Set_RTC_Time( void )
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	af00      	add	r7, sp, #0
	 * RadioBuffer[4] <-> date      RadioBuffer[4] <-> weekday
	 * RadioBuffer[5] <-> hours     RadioBuffer[6] <-> minutes
	 * RadioBuffer[7] <-> seconds
	 */

	sDate.Year = RadioBuffer[2];
 800d7b8:	4b38      	ldr	r3, [pc, #224]	; (800d89c <Set_RTC_Time+0xe8>)
 800d7ba:	789a      	ldrb	r2, [r3, #2]
 800d7bc:	4b38      	ldr	r3, [pc, #224]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d7be:	70da      	strb	r2, [r3, #3]
	sDate.Month = RadioBuffer[3];
 800d7c0:	4b36      	ldr	r3, [pc, #216]	; (800d89c <Set_RTC_Time+0xe8>)
 800d7c2:	78da      	ldrb	r2, [r3, #3]
 800d7c4:	4b36      	ldr	r3, [pc, #216]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d7c6:	705a      	strb	r2, [r3, #1]
	sDate.Date = RadioBuffer[4];
 800d7c8:	4b34      	ldr	r3, [pc, #208]	; (800d89c <Set_RTC_Time+0xe8>)
 800d7ca:	791a      	ldrb	r2, [r3, #4]
 800d7cc:	4b34      	ldr	r3, [pc, #208]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d7ce:	709a      	strb	r2, [r3, #2]
	sDate.WeekDay = RadioBuffer[5];
 800d7d0:	4b32      	ldr	r3, [pc, #200]	; (800d89c <Set_RTC_Time+0xe8>)
 800d7d2:	795a      	ldrb	r2, [r3, #5]
 800d7d4:	4b32      	ldr	r3, [pc, #200]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d7d6:	701a      	strb	r2, [r3, #0]

	sTime.Hours = RadioBuffer[6];
 800d7d8:	4b30      	ldr	r3, [pc, #192]	; (800d89c <Set_RTC_Time+0xe8>)
 800d7da:	799a      	ldrb	r2, [r3, #6]
 800d7dc:	4b31      	ldr	r3, [pc, #196]	; (800d8a4 <Set_RTC_Time+0xf0>)
 800d7de:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = RadioBuffer[7];
 800d7e0:	4b2e      	ldr	r3, [pc, #184]	; (800d89c <Set_RTC_Time+0xe8>)
 800d7e2:	79da      	ldrb	r2, [r3, #7]
 800d7e4:	4b2f      	ldr	r3, [pc, #188]	; (800d8a4 <Set_RTC_Time+0xf0>)
 800d7e6:	705a      	strb	r2, [r3, #1]
	sTime.Seconds = RadioBuffer[8];
 800d7e8:	4b2c      	ldr	r3, [pc, #176]	; (800d89c <Set_RTC_Time+0xe8>)
 800d7ea:	7a1a      	ldrb	r2, [r3, #8]
 800d7ec:	4b2d      	ldr	r3, [pc, #180]	; (800d8a4 <Set_RTC_Time+0xf0>)
 800d7ee:	709a      	strb	r2, [r3, #2]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_SUB1H;
 800d7f0:	4b2c      	ldr	r3, [pc, #176]	; (800d8a4 <Set_RTC_Time+0xf0>)
 800d7f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d7f6:	60da      	str	r2, [r3, #12]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800d7f8:	4b2a      	ldr	r3, [pc, #168]	; (800d8a4 <Set_RTC_Time+0xf0>)
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	611a      	str	r2, [r3, #16]


	// Make sure a valid date and time
	if(IS_RTC_WEEKDAY(sDate.WeekDay) && IS_RTC_YEAR(sDate.Year) &&
 800d7fe:	4b28      	ldr	r3, [pc, #160]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d800:	781b      	ldrb	r3, [r3, #0]
 800d802:	2b01      	cmp	r3, #1
 800d804:	d017      	beq.n	800d836 <Set_RTC_Time+0x82>
 800d806:	4b26      	ldr	r3, [pc, #152]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d808:	781b      	ldrb	r3, [r3, #0]
 800d80a:	2b02      	cmp	r3, #2
 800d80c:	d013      	beq.n	800d836 <Set_RTC_Time+0x82>
 800d80e:	4b24      	ldr	r3, [pc, #144]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d810:	781b      	ldrb	r3, [r3, #0]
 800d812:	2b03      	cmp	r3, #3
 800d814:	d00f      	beq.n	800d836 <Set_RTC_Time+0x82>
 800d816:	4b22      	ldr	r3, [pc, #136]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d818:	781b      	ldrb	r3, [r3, #0]
 800d81a:	2b04      	cmp	r3, #4
 800d81c:	d00b      	beq.n	800d836 <Set_RTC_Time+0x82>
 800d81e:	4b20      	ldr	r3, [pc, #128]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d820:	781b      	ldrb	r3, [r3, #0]
 800d822:	2b05      	cmp	r3, #5
 800d824:	d007      	beq.n	800d836 <Set_RTC_Time+0x82>
 800d826:	4b1e      	ldr	r3, [pc, #120]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d828:	781b      	ldrb	r3, [r3, #0]
 800d82a:	2b06      	cmp	r3, #6
 800d82c:	d003      	beq.n	800d836 <Set_RTC_Time+0x82>
 800d82e:	4b1c      	ldr	r3, [pc, #112]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	2b07      	cmp	r3, #7
 800d834:	d12f      	bne.n	800d896 <Set_RTC_Time+0xe2>
 800d836:	4b1a      	ldr	r3, [pc, #104]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d838:	78db      	ldrb	r3, [r3, #3]
 800d83a:	2b63      	cmp	r3, #99	; 0x63
 800d83c:	d82b      	bhi.n	800d896 <Set_RTC_Time+0xe2>
	   IS_RTC_MONTH(sDate.Month)     && IS_RTC_DATE(sDate.Date) &&
 800d83e:	4b18      	ldr	r3, [pc, #96]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d840:	785b      	ldrb	r3, [r3, #1]
	if(IS_RTC_WEEKDAY(sDate.WeekDay) && IS_RTC_YEAR(sDate.Year) &&
 800d842:	2b00      	cmp	r3, #0
 800d844:	d027      	beq.n	800d896 <Set_RTC_Time+0xe2>
	   IS_RTC_MONTH(sDate.Month)     && IS_RTC_DATE(sDate.Date) &&
 800d846:	4b16      	ldr	r3, [pc, #88]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d848:	785b      	ldrb	r3, [r3, #1]
 800d84a:	2b0c      	cmp	r3, #12
 800d84c:	d823      	bhi.n	800d896 <Set_RTC_Time+0xe2>
 800d84e:	4b14      	ldr	r3, [pc, #80]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d850:	789b      	ldrb	r3, [r3, #2]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d01f      	beq.n	800d896 <Set_RTC_Time+0xe2>
 800d856:	4b12      	ldr	r3, [pc, #72]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d858:	789b      	ldrb	r3, [r3, #2]
 800d85a:	2b1f      	cmp	r3, #31
 800d85c:	d81b      	bhi.n	800d896 <Set_RTC_Time+0xe2>
	   IS_RTC_HOUR24(sTime.Hours)    && IS_RTC_MINUTES(sTime.Minutes) &&
 800d85e:	4b11      	ldr	r3, [pc, #68]	; (800d8a4 <Set_RTC_Time+0xf0>)
 800d860:	781b      	ldrb	r3, [r3, #0]
	   IS_RTC_MONTH(sDate.Month)     && IS_RTC_DATE(sDate.Date) &&
 800d862:	2b17      	cmp	r3, #23
 800d864:	d817      	bhi.n	800d896 <Set_RTC_Time+0xe2>
	   IS_RTC_HOUR24(sTime.Hours)    && IS_RTC_MINUTES(sTime.Minutes) &&
 800d866:	4b0f      	ldr	r3, [pc, #60]	; (800d8a4 <Set_RTC_Time+0xf0>)
 800d868:	785b      	ldrb	r3, [r3, #1]
 800d86a:	2b3b      	cmp	r3, #59	; 0x3b
 800d86c:	d813      	bhi.n	800d896 <Set_RTC_Time+0xe2>
	   IS_RTC_SECONDS(sTime.Seconds))
 800d86e:	4b0d      	ldr	r3, [pc, #52]	; (800d8a4 <Set_RTC_Time+0xf0>)
 800d870:	789b      	ldrb	r3, [r3, #2]
	   IS_RTC_HOUR24(sTime.Hours)    && IS_RTC_MINUTES(sTime.Minutes) &&
 800d872:	2b3b      	cmp	r3, #59	; 0x3b
 800d874:	d80f      	bhi.n	800d896 <Set_RTC_Time+0xe2>
	{
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800d876:	2200      	movs	r2, #0
 800d878:	490a      	ldr	r1, [pc, #40]	; (800d8a4 <Set_RTC_Time+0xf0>)
 800d87a:	480b      	ldr	r0, [pc, #44]	; (800d8a8 <Set_RTC_Time+0xf4>)
 800d87c:	f7f6 fe32 	bl	80044e4 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800d880:	2200      	movs	r2, #0
 800d882:	4907      	ldr	r1, [pc, #28]	; (800d8a0 <Set_RTC_Time+0xec>)
 800d884:	4808      	ldr	r0, [pc, #32]	; (800d8a8 <Set_RTC_Time+0xf4>)
 800d886:	f7f6 ff25 	bl	80046d4 <HAL_RTC_SetDate>
		// Writes a data in a RTC Backup data Register 1
		HAL_RTCEx_BKUPWrite(&hrtc, FLAG_ADDRESS, FLAG_VALUE);
 800d88a:	f24a 52a5 	movw	r2, #42405	; 0xa5a5
 800d88e:	2101      	movs	r1, #1
 800d890:	4805      	ldr	r0, [pc, #20]	; (800d8a8 <Set_RTC_Time+0xf4>)
 800d892:	f7f7 fb7f 	bl	8004f94 <HAL_RTCEx_BKUPWrite>
	}
}
 800d896:	bf00      	nop
 800d898:	bd80      	pop	{r7, pc}
 800d89a:	bf00      	nop
 800d89c:	2000594c 	.word	0x2000594c
 800d8a0:	2000597c 	.word	0x2000597c
 800d8a4:	20005968 	.word	0x20005968
 800d8a8:	200002a8 	.word	0x200002a8

0800d8ac <Get_Current_Time>:


void Get_Current_Time( void )
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	af00      	add	r7, sp, #0
	// Get the RTC current time
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	4905      	ldr	r1, [pc, #20]	; (800d8c8 <Get_Current_Time+0x1c>)
 800d8b4:	4805      	ldr	r0, [pc, #20]	; (800d8cc <Get_Current_Time+0x20>)
 800d8b6:	f7f6 feaf 	bl	8004618 <HAL_RTC_GetTime>
	// Get the RTC current Date
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	4904      	ldr	r1, [pc, #16]	; (800d8d0 <Get_Current_Time+0x24>)
 800d8be:	4803      	ldr	r0, [pc, #12]	; (800d8cc <Get_Current_Time+0x20>)
 800d8c0:	f7f6 ff8c 	bl	80047dc <HAL_RTC_GetDate>
}
 800d8c4:	bf00      	nop
 800d8c6:	bd80      	pop	{r7, pc}
 800d8c8:	20005968 	.word	0x20005968
 800d8cc:	200002a8 	.word	0x200002a8
 800d8d0:	2000597c 	.word	0x2000597c

0800d8d4 <Time_Track>:

void Time_Track( bool Exit_LP )
{
 800d8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d8d6:	b099      	sub	sp, #100	; 0x64
 800d8d8:	af06      	add	r7, sp, #24
 800d8da:	4603      	mov	r3, r0
 800d8dc:	71fb      	strb	r3, [r7, #7]
	char Str_buff[64];

	Get_Current_Time();
 800d8de:	f7ff ffe5 	bl	800d8ac <Get_Current_Time>

	if(Exit_LP)
 800d8e2:	79fb      	ldrb	r3, [r7, #7]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d01d      	beq.n	800d924 <Time_Track+0x50>
	{
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d8e8:	4b30      	ldr	r3, [pc, #192]	; (800d9ac <Time_Track+0xd8>)
 800d8ea:	785b      	ldrb	r3, [r3, #1]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d8ec:	461e      	mov	r6, r3
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d8ee:	4b2f      	ldr	r3, [pc, #188]	; (800d9ac <Time_Track+0xd8>)
 800d8f0:	789b      	ldrb	r3, [r3, #2]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d8f2:	461a      	mov	r2, r3
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d8f4:	4b2d      	ldr	r3, [pc, #180]	; (800d9ac <Time_Track+0xd8>)
 800d8f6:	78db      	ldrb	r3, [r3, #3]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d8f8:	4619      	mov	r1, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d8fa:	4b2d      	ldr	r3, [pc, #180]	; (800d9b0 <Time_Track+0xdc>)
 800d8fc:	781b      	ldrb	r3, [r3, #0]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d8fe:	461c      	mov	r4, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d900:	4b2b      	ldr	r3, [pc, #172]	; (800d9b0 <Time_Track+0xdc>)
 800d902:	785b      	ldrb	r3, [r3, #1]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d904:	461d      	mov	r5, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d906:	4b2a      	ldr	r3, [pc, #168]	; (800d9b0 <Time_Track+0xdc>)
 800d908:	789b      	ldrb	r3, [r3, #2]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d90a:	f107 0008 	add.w	r0, r7, #8
 800d90e:	9304      	str	r3, [sp, #16]
 800d910:	9503      	str	r5, [sp, #12]
 800d912:	9402      	str	r4, [sp, #8]
 800d914:	9101      	str	r1, [sp, #4]
 800d916:	9200      	str	r2, [sp, #0]
 800d918:	4633      	mov	r3, r6
 800d91a:	2203      	movs	r2, #3
 800d91c:	4925      	ldr	r1, [pc, #148]	; (800d9b4 <Time_Track+0xe0>)
 800d91e:	f000 ffd3 	bl	800e8c8 <siprintf>
 800d922:	e01c      	b.n	800d95e <Time_Track+0x8a>
	}
	else
	{
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d924:	4b21      	ldr	r3, [pc, #132]	; (800d9ac <Time_Track+0xd8>)
 800d926:	785b      	ldrb	r3, [r3, #1]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d928:	461e      	mov	r6, r3
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d92a:	4b20      	ldr	r3, [pc, #128]	; (800d9ac <Time_Track+0xd8>)
 800d92c:	789b      	ldrb	r3, [r3, #2]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d92e:	461a      	mov	r2, r3
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d930:	4b1e      	ldr	r3, [pc, #120]	; (800d9ac <Time_Track+0xd8>)
 800d932:	78db      	ldrb	r3, [r3, #3]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d934:	4619      	mov	r1, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d936:	4b1e      	ldr	r3, [pc, #120]	; (800d9b0 <Time_Track+0xdc>)
 800d938:	781b      	ldrb	r3, [r3, #0]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d93a:	461c      	mov	r4, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d93c:	4b1c      	ldr	r3, [pc, #112]	; (800d9b0 <Time_Track+0xdc>)
 800d93e:	785b      	ldrb	r3, [r3, #1]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d940:	461d      	mov	r5, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d942:	4b1b      	ldr	r3, [pc, #108]	; (800d9b0 <Time_Track+0xdc>)
 800d944:	789b      	ldrb	r3, [r3, #2]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d946:	f107 0008 	add.w	r0, r7, #8
 800d94a:	9304      	str	r3, [sp, #16]
 800d94c:	9503      	str	r5, [sp, #12]
 800d94e:	9402      	str	r4, [sp, #8]
 800d950:	9101      	str	r1, [sp, #4]
 800d952:	9200      	str	r2, [sp, #0]
 800d954:	4633      	mov	r3, r6
 800d956:	2203      	movs	r2, #3
 800d958:	4917      	ldr	r1, [pc, #92]	; (800d9b8 <Time_Track+0xe4>)
 800d95a:	f000 ffb5 	bl	800e8c8 <siprintf>

	}

	HAL_GPIO_WritePin(GPIOE, POWER_EN1_Pin, GPIO_PIN_SET);    //3.3V On
 800d95e:	2201      	movs	r2, #1
 800d960:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d964:	4815      	ldr	r0, [pc, #84]	; (800d9bc <Time_Track+0xe8>)
 800d966:	f7f5 ff8b 	bl	8003880 <HAL_GPIO_WritePin>
	HAL_Delay(20);   //wait for a stable power
 800d96a:	2014      	movs	r0, #20
 800d96c:	f7f4 fd06 	bl	800237c <HAL_Delay>

	if (SDCard_Mount())
 800d970:	f7ff f8f8 	bl	800cb64 <SDCard_Mount>
 800d974:	4603      	mov	r3, r0
 800d976:	2b00      	cmp	r3, #0
 800d978:	d013      	beq.n	800d9a2 <Time_Track+0xce>
	{

		f_open(&userFILE, "logger.txt", FA_OPEN_APPEND | FA_WRITE);
 800d97a:	2232      	movs	r2, #50	; 0x32
 800d97c:	4910      	ldr	r1, [pc, #64]	; (800d9c0 <Time_Track+0xec>)
 800d97e:	4811      	ldr	r0, [pc, #68]	; (800d9c4 <Time_Track+0xf0>)
 800d980:	f7fc f88e 	bl	8009aa0 <f_open>
	    f_write(&userFILE, Str_buff, strlen(Str_buff), &userBytes);
 800d984:	f107 0308 	add.w	r3, r7, #8
 800d988:	4618      	mov	r0, r3
 800d98a:	f7f2 fc21 	bl	80001d0 <strlen>
 800d98e:	4602      	mov	r2, r0
 800d990:	f107 0108 	add.w	r1, r7, #8
 800d994:	4b0c      	ldr	r3, [pc, #48]	; (800d9c8 <Time_Track+0xf4>)
 800d996:	480b      	ldr	r0, [pc, #44]	; (800d9c4 <Time_Track+0xf0>)
 800d998:	f7fc fa4e 	bl	8009e38 <f_write>
	    f_close(&userFILE);
 800d99c:	4809      	ldr	r0, [pc, #36]	; (800d9c4 <Time_Track+0xf0>)
 800d99e:	f7fc fc5d 	bl	800a25c <f_close>
	}
}
 800d9a2:	bf00      	nop
 800d9a4:	374c      	adds	r7, #76	; 0x4c
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9aa:	bf00      	nop
 800d9ac:	2000597c 	.word	0x2000597c
 800d9b0:	20005968 	.word	0x20005968
 800d9b4:	080133cc 	.word	0x080133cc
 800d9b8:	08013404 	.word	0x08013404
 800d9bc:	40021000 	.word	0x40021000
 800d9c0:	0801343c 	.word	0x0801343c
 800d9c4:	200015e4 	.word	0x200015e4
 800d9c8:	20002614 	.word	0x20002614

0800d9cc <HAL_RTC_AlarmAEventCallback>:


void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *myhrtc)
{
 800d9cc:	b580      	push	{r7, lr}
 800d9ce:	b082      	sub	sp, #8
 800d9d0:	af00      	add	r7, sp, #0
 800d9d2:	6078      	str	r0, [r7, #4]
	// Resume systick
	// Reconfigure system clock
	if (MCU_State == Shallow_LP)
 800d9d4:	4b12      	ldr	r3, [pc, #72]	; (800da20 <HAL_RTC_AlarmAEventCallback+0x54>)
 800d9d6:	781b      	ldrb	r3, [r3, #0]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d106      	bne.n	800d9ea <HAL_RTC_AlarmAEventCallback+0x1e>
	{
		MCU_Exit_Shallow_Sleep();
 800d9dc:	f000 f874 	bl	800dac8 <MCU_Exit_Shallow_Sleep>
		rxStartTime = HAL_GetTick();
 800d9e0:	f7f4 fcc0 	bl	8002364 <HAL_GetTick>
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	4a0f      	ldr	r2, [pc, #60]	; (800da24 <HAL_RTC_AlarmAEventCallback+0x58>)
 800d9e8:	6013      	str	r3, [r2, #0]
	}

	// Check if Alarm A triggered the callback
	if (__HAL_RTC_ALARM_GET_FLAG(myhrtc, RTC_FLAG_ALRAF))
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	68db      	ldr	r3, [r3, #12]
 800d9f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d00b      	beq.n	800da10 <HAL_RTC_AlarmAEventCallback+0x44>
	{
		__HAL_RTC_ALARM_CLEAR_FLAG(myhrtc, RTC_FLAG_ALRAF); // Clear the Alarm A flag
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	68db      	ldr	r3, [r3, #12]
 800d9fe:	b2da      	uxtb	r2, r3
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800da08:	60da      	str	r2, [r3, #12]
		// Handle Alarm A event
		Deep_LP_AlarmA = true;
 800da0a:	4b07      	ldr	r3, [pc, #28]	; (800da28 <HAL_RTC_AlarmAEventCallback+0x5c>)
 800da0c:	2201      	movs	r2, #1
 800da0e:	701a      	strb	r2, [r3, #0]
	}
	// Deep sleep mode
	MCU_State = Deep_LP;
 800da10:	4b03      	ldr	r3, [pc, #12]	; (800da20 <HAL_RTC_AlarmAEventCallback+0x54>)
 800da12:	2201      	movs	r2, #1
 800da14:	701a      	strb	r2, [r3, #0]
}
 800da16:	bf00      	nop
 800da18:	3708      	adds	r7, #8
 800da1a:	46bd      	mov	sp, r7
 800da1c:	bd80      	pop	{r7, pc}
 800da1e:	bf00      	nop
 800da20:	20005957 	.word	0x20005957
 800da24:	20005960 	.word	0x20005960
 800da28:	20005964 	.word	0x20005964

0800da2c <HAL_RTCEx_AlarmBEventCallback>:


void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *myhrtc)
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b082      	sub	sp, #8
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
	// Resume systick
	// Reconfigure system clock
	if (MCU_State == Shallow_LP)
 800da34:	4b12      	ldr	r3, [pc, #72]	; (800da80 <HAL_RTCEx_AlarmBEventCallback+0x54>)
 800da36:	781b      	ldrb	r3, [r3, #0]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d106      	bne.n	800da4a <HAL_RTCEx_AlarmBEventCallback+0x1e>
	{
		MCU_Exit_Shallow_Sleep();
 800da3c:	f000 f844 	bl	800dac8 <MCU_Exit_Shallow_Sleep>
		rxStartTime = HAL_GetTick();
 800da40:	f7f4 fc90 	bl	8002364 <HAL_GetTick>
 800da44:	4603      	mov	r3, r0
 800da46:	4a0f      	ldr	r2, [pc, #60]	; (800da84 <HAL_RTCEx_AlarmBEventCallback+0x58>)
 800da48:	6013      	str	r3, [r2, #0]
	}

	// Check if Alarm B triggered the callback
	if (__HAL_RTC_ALARM_GET_FLAG(myhrtc, RTC_FLAG_ALRBF))
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	68db      	ldr	r3, [r3, #12]
 800da50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800da54:	2b00      	cmp	r3, #0
 800da56:	d00b      	beq.n	800da70 <HAL_RTCEx_AlarmBEventCallback+0x44>
	{
		__HAL_RTC_ALARM_CLEAR_FLAG(myhrtc, RTC_FLAG_ALRBF); // Clear the Alarm B flag
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	68db      	ldr	r3, [r3, #12]
 800da5e:	b2da      	uxtb	r2, r3
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	f462 7220 	orn	r2, r2, #640	; 0x280
 800da68:	60da      	str	r2, [r3, #12]
		// Handle Alarm B event
		Deep_LP_AlarmA = false;
 800da6a:	4b07      	ldr	r3, [pc, #28]	; (800da88 <HAL_RTCEx_AlarmBEventCallback+0x5c>)
 800da6c:	2200      	movs	r2, #0
 800da6e:	701a      	strb	r2, [r3, #0]
	}
	// Deep sleep mode
	MCU_State = Deep_LP;
 800da70:	4b03      	ldr	r3, [pc, #12]	; (800da80 <HAL_RTCEx_AlarmBEventCallback+0x54>)
 800da72:	2201      	movs	r2, #1
 800da74:	701a      	strb	r2, [r3, #0]
}
 800da76:	bf00      	nop
 800da78:	3708      	adds	r7, #8
 800da7a:	46bd      	mov	sp, r7
 800da7c:	bd80      	pop	{r7, pc}
 800da7e:	bf00      	nop
 800da80:	20005957 	.word	0x20005957
 800da84:	20005960 	.word	0x20005960
 800da88:	20005964 	.word	0x20005964

0800da8c <MCU_Enter_Shallow_Sleep>:

void MCU_Enter_Shallow_Sleep( void )
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	af00      	add	r7, sp, #0
	// Enter STOP mode
	MX_State = RX;
 800da90:	4b0a      	ldr	r3, [pc, #40]	; (800dabc <MCU_Enter_Shallow_Sleep+0x30>)
 800da92:	2200      	movs	r2, #0
 800da94:	701a      	strb	r2, [r3, #0]
	Radio.Rx( RX_TIMEOUT_VALUE );
 800da96:	4b0a      	ldr	r3, [pc, #40]	; (800dac0 <MCU_Enter_Shallow_Sleep+0x34>)
 800da98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800da9e:	4798      	blx	r3

	MCU_State = Shallow_LP;
 800daa0:	4b08      	ldr	r3, [pc, #32]	; (800dac4 <MCU_Enter_Shallow_Sleep+0x38>)
 800daa2:	2200      	movs	r2, #0
 800daa4:	701a      	strb	r2, [r3, #0]

	LOWPOWER_GPIO_DeInit();
 800daa6:	f7f3 fd69 	bl	800157c <LOWPOWER_GPIO_DeInit>

	HAL_SuspendTick();
 800daaa:	f7f4 fc8b 	bl	80023c4 <HAL_SuspendTick>
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800daae:	2101      	movs	r1, #1
 800dab0:	2001      	movs	r0, #1
 800dab2:	f7f5 ff17 	bl	80038e4 <HAL_PWR_EnterSTOPMode>
}
 800dab6:	bf00      	nop
 800dab8:	bd80      	pop	{r7, pc}
 800daba:	bf00      	nop
 800dabc:	20005956 	.word	0x20005956
 800dac0:	080138cc 	.word	0x080138cc
 800dac4:	20005957 	.word	0x20005957

0800dac8 <MCU_Exit_Shallow_Sleep>:

void MCU_Exit_Shallow_Sleep( void )
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	af00      	add	r7, sp, #0
	// Exit STOP Mode
	SystemClock_Config();
 800dacc:	f7f3 fdb4 	bl	8001638 <SystemClock_Config>
	HAL_ResumeTick();
 800dad0:	f7f4 fc88 	bl	80023e4 <HAL_ResumeTick>
	LOWPOWER_GPIO_Init();
 800dad4:	f7f3 fd00 	bl	80014d8 <LOWPOWER_GPIO_Init>
}
 800dad8:	bf00      	nop
 800dada:	bd80      	pop	{r7, pc}

0800dadc <MCU_Enter_Deep_Sleep>:

void MCU_Enter_Deep_Sleep( void )
{
 800dadc:	b580      	push	{r7, lr}
 800dade:	af00      	add	r7, sp, #0
	// MCU enters Standby Mode
	// Radio enters SLEEP Mode before MCU enters Standby mode
	SX126xAntSwOff();
 800dae0:	f7fc ffd4 	bl	800aa8c <SX126xAntSwOff>
	Radio.Sleep();
 800dae4:	4b14      	ldr	r3, [pc, #80]	; (800db38 <MCU_Enter_Deep_Sleep+0x5c>)
 800dae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dae8:	4798      	blx	r3

	Time_Track(false);
 800daea:	2000      	movs	r0, #0
 800daec:	f7ff fef2 	bl	800d8d4 <Time_Track>

	// clear the WU flag
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800daf0:	4b12      	ldr	r3, [pc, #72]	; (800db3c <MCU_Enter_Deep_Sleep+0x60>)
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	4a11      	ldr	r2, [pc, #68]	; (800db3c <MCU_Enter_Deep_Sleep+0x60>)
 800daf6:	f043 0304 	orr.w	r3, r3, #4
 800dafa:	6013      	str	r3, [r2, #0]
	// clear the RTC Wake UP flag
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 800dafc:	4b10      	ldr	r3, [pc, #64]	; (800db40 <MCU_Enter_Deep_Sleep+0x64>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	68db      	ldr	r3, [r3, #12]
 800db02:	b2da      	uxtb	r2, r3
 800db04:	4b0e      	ldr	r3, [pc, #56]	; (800db40 <MCU_Enter_Deep_Sleep+0x64>)
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800db0c:	60da      	str	r2, [r3, #12]

	// Enable the WakeUp
	if(Deep_LP_AlarmA)
 800db0e:	4b0d      	ldr	r3, [pc, #52]	; (800db44 <MCU_Enter_Deep_Sleep+0x68>)
 800db10:	781b      	ldrb	r3, [r3, #0]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d006      	beq.n	800db24 <MCU_Enter_Deep_Sleep+0x48>
	{
		HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, DsleepDurAm*60*60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 800db16:	2204      	movs	r2, #4
 800db18:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 800db1c:	4808      	ldr	r0, [pc, #32]	; (800db40 <MCU_Enter_Deep_Sleep+0x64>)
 800db1e:	f7f7 f8f3 	bl	8004d08 <HAL_RTCEx_SetWakeUpTimer_IT>
 800db22:	e005      	b.n	800db30 <MCU_Enter_Deep_Sleep+0x54>
	}
	else
	{
		HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, DsleepDurPm*60*60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 800db24:	2204      	movs	r2, #4
 800db26:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 800db2a:	4805      	ldr	r0, [pc, #20]	; (800db40 <MCU_Enter_Deep_Sleep+0x64>)
 800db2c:	f7f7 f8ec 	bl	8004d08 <HAL_RTCEx_SetWakeUpTimer_IT>
	}

	// Finally enter the standby mode
	HAL_PWR_EnterSTANDBYMode();
 800db30:	f7f5 ff04 	bl	800393c <HAL_PWR_EnterSTANDBYMode>
}
 800db34:	bf00      	nop
 800db36:	bd80      	pop	{r7, pc}
 800db38:	080138cc 	.word	0x080138cc
 800db3c:	40007000 	.word	0x40007000
 800db40:	200002a8 	.word	0x200002a8
 800db44:	20005964 	.word	0x20005964

0800db48 <__errno>:
 800db48:	4b01      	ldr	r3, [pc, #4]	; (800db50 <__errno+0x8>)
 800db4a:	6818      	ldr	r0, [r3, #0]
 800db4c:	4770      	bx	lr
 800db4e:	bf00      	nop
 800db50:	20000010 	.word	0x20000010

0800db54 <__libc_init_array>:
 800db54:	b570      	push	{r4, r5, r6, lr}
 800db56:	4d0d      	ldr	r5, [pc, #52]	; (800db8c <__libc_init_array+0x38>)
 800db58:	4c0d      	ldr	r4, [pc, #52]	; (800db90 <__libc_init_array+0x3c>)
 800db5a:	1b64      	subs	r4, r4, r5
 800db5c:	10a4      	asrs	r4, r4, #2
 800db5e:	2600      	movs	r6, #0
 800db60:	42a6      	cmp	r6, r4
 800db62:	d109      	bne.n	800db78 <__libc_init_array+0x24>
 800db64:	4d0b      	ldr	r5, [pc, #44]	; (800db94 <__libc_init_array+0x40>)
 800db66:	4c0c      	ldr	r4, [pc, #48]	; (800db98 <__libc_init_array+0x44>)
 800db68:	f005 fba8 	bl	80132bc <_init>
 800db6c:	1b64      	subs	r4, r4, r5
 800db6e:	10a4      	asrs	r4, r4, #2
 800db70:	2600      	movs	r6, #0
 800db72:	42a6      	cmp	r6, r4
 800db74:	d105      	bne.n	800db82 <__libc_init_array+0x2e>
 800db76:	bd70      	pop	{r4, r5, r6, pc}
 800db78:	f855 3b04 	ldr.w	r3, [r5], #4
 800db7c:	4798      	blx	r3
 800db7e:	3601      	adds	r6, #1
 800db80:	e7ee      	b.n	800db60 <__libc_init_array+0xc>
 800db82:	f855 3b04 	ldr.w	r3, [r5], #4
 800db86:	4798      	blx	r3
 800db88:	3601      	adds	r6, #1
 800db8a:	e7f2      	b.n	800db72 <__libc_init_array+0x1e>
 800db8c:	08013ed0 	.word	0x08013ed0
 800db90:	08013ed0 	.word	0x08013ed0
 800db94:	08013ed0 	.word	0x08013ed0
 800db98:	08013ed4 	.word	0x08013ed4

0800db9c <memcpy>:
 800db9c:	440a      	add	r2, r1
 800db9e:	4291      	cmp	r1, r2
 800dba0:	f100 33ff 	add.w	r3, r0, #4294967295
 800dba4:	d100      	bne.n	800dba8 <memcpy+0xc>
 800dba6:	4770      	bx	lr
 800dba8:	b510      	push	{r4, lr}
 800dbaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbb2:	4291      	cmp	r1, r2
 800dbb4:	d1f9      	bne.n	800dbaa <memcpy+0xe>
 800dbb6:	bd10      	pop	{r4, pc}

0800dbb8 <memset>:
 800dbb8:	4402      	add	r2, r0
 800dbba:	4603      	mov	r3, r0
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d100      	bne.n	800dbc2 <memset+0xa>
 800dbc0:	4770      	bx	lr
 800dbc2:	f803 1b01 	strb.w	r1, [r3], #1
 800dbc6:	e7f9      	b.n	800dbbc <memset+0x4>

0800dbc8 <__cvt>:
 800dbc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dbcc:	ec55 4b10 	vmov	r4, r5, d0
 800dbd0:	2d00      	cmp	r5, #0
 800dbd2:	460e      	mov	r6, r1
 800dbd4:	4619      	mov	r1, r3
 800dbd6:	462b      	mov	r3, r5
 800dbd8:	bfbb      	ittet	lt
 800dbda:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dbde:	461d      	movlt	r5, r3
 800dbe0:	2300      	movge	r3, #0
 800dbe2:	232d      	movlt	r3, #45	; 0x2d
 800dbe4:	700b      	strb	r3, [r1, #0]
 800dbe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbe8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dbec:	4691      	mov	r9, r2
 800dbee:	f023 0820 	bic.w	r8, r3, #32
 800dbf2:	bfbc      	itt	lt
 800dbf4:	4622      	movlt	r2, r4
 800dbf6:	4614      	movlt	r4, r2
 800dbf8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dbfc:	d005      	beq.n	800dc0a <__cvt+0x42>
 800dbfe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800dc02:	d100      	bne.n	800dc06 <__cvt+0x3e>
 800dc04:	3601      	adds	r6, #1
 800dc06:	2102      	movs	r1, #2
 800dc08:	e000      	b.n	800dc0c <__cvt+0x44>
 800dc0a:	2103      	movs	r1, #3
 800dc0c:	ab03      	add	r3, sp, #12
 800dc0e:	9301      	str	r3, [sp, #4]
 800dc10:	ab02      	add	r3, sp, #8
 800dc12:	9300      	str	r3, [sp, #0]
 800dc14:	ec45 4b10 	vmov	d0, r4, r5
 800dc18:	4653      	mov	r3, sl
 800dc1a:	4632      	mov	r2, r6
 800dc1c:	f001 fdac 	bl	800f778 <_dtoa_r>
 800dc20:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dc24:	4607      	mov	r7, r0
 800dc26:	d102      	bne.n	800dc2e <__cvt+0x66>
 800dc28:	f019 0f01 	tst.w	r9, #1
 800dc2c:	d022      	beq.n	800dc74 <__cvt+0xac>
 800dc2e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dc32:	eb07 0906 	add.w	r9, r7, r6
 800dc36:	d110      	bne.n	800dc5a <__cvt+0x92>
 800dc38:	783b      	ldrb	r3, [r7, #0]
 800dc3a:	2b30      	cmp	r3, #48	; 0x30
 800dc3c:	d10a      	bne.n	800dc54 <__cvt+0x8c>
 800dc3e:	2200      	movs	r2, #0
 800dc40:	2300      	movs	r3, #0
 800dc42:	4620      	mov	r0, r4
 800dc44:	4629      	mov	r1, r5
 800dc46:	f7f2 ff3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc4a:	b918      	cbnz	r0, 800dc54 <__cvt+0x8c>
 800dc4c:	f1c6 0601 	rsb	r6, r6, #1
 800dc50:	f8ca 6000 	str.w	r6, [sl]
 800dc54:	f8da 3000 	ldr.w	r3, [sl]
 800dc58:	4499      	add	r9, r3
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	4620      	mov	r0, r4
 800dc60:	4629      	mov	r1, r5
 800dc62:	f7f2 ff31 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc66:	b108      	cbz	r0, 800dc6c <__cvt+0xa4>
 800dc68:	f8cd 900c 	str.w	r9, [sp, #12]
 800dc6c:	2230      	movs	r2, #48	; 0x30
 800dc6e:	9b03      	ldr	r3, [sp, #12]
 800dc70:	454b      	cmp	r3, r9
 800dc72:	d307      	bcc.n	800dc84 <__cvt+0xbc>
 800dc74:	9b03      	ldr	r3, [sp, #12]
 800dc76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc78:	1bdb      	subs	r3, r3, r7
 800dc7a:	4638      	mov	r0, r7
 800dc7c:	6013      	str	r3, [r2, #0]
 800dc7e:	b004      	add	sp, #16
 800dc80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc84:	1c59      	adds	r1, r3, #1
 800dc86:	9103      	str	r1, [sp, #12]
 800dc88:	701a      	strb	r2, [r3, #0]
 800dc8a:	e7f0      	b.n	800dc6e <__cvt+0xa6>

0800dc8c <__exponent>:
 800dc8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc8e:	4603      	mov	r3, r0
 800dc90:	2900      	cmp	r1, #0
 800dc92:	bfb8      	it	lt
 800dc94:	4249      	neglt	r1, r1
 800dc96:	f803 2b02 	strb.w	r2, [r3], #2
 800dc9a:	bfb4      	ite	lt
 800dc9c:	222d      	movlt	r2, #45	; 0x2d
 800dc9e:	222b      	movge	r2, #43	; 0x2b
 800dca0:	2909      	cmp	r1, #9
 800dca2:	7042      	strb	r2, [r0, #1]
 800dca4:	dd2a      	ble.n	800dcfc <__exponent+0x70>
 800dca6:	f10d 0407 	add.w	r4, sp, #7
 800dcaa:	46a4      	mov	ip, r4
 800dcac:	270a      	movs	r7, #10
 800dcae:	46a6      	mov	lr, r4
 800dcb0:	460a      	mov	r2, r1
 800dcb2:	fb91 f6f7 	sdiv	r6, r1, r7
 800dcb6:	fb07 1516 	mls	r5, r7, r6, r1
 800dcba:	3530      	adds	r5, #48	; 0x30
 800dcbc:	2a63      	cmp	r2, #99	; 0x63
 800dcbe:	f104 34ff 	add.w	r4, r4, #4294967295
 800dcc2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dcc6:	4631      	mov	r1, r6
 800dcc8:	dcf1      	bgt.n	800dcae <__exponent+0x22>
 800dcca:	3130      	adds	r1, #48	; 0x30
 800dccc:	f1ae 0502 	sub.w	r5, lr, #2
 800dcd0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dcd4:	1c44      	adds	r4, r0, #1
 800dcd6:	4629      	mov	r1, r5
 800dcd8:	4561      	cmp	r1, ip
 800dcda:	d30a      	bcc.n	800dcf2 <__exponent+0x66>
 800dcdc:	f10d 0209 	add.w	r2, sp, #9
 800dce0:	eba2 020e 	sub.w	r2, r2, lr
 800dce4:	4565      	cmp	r5, ip
 800dce6:	bf88      	it	hi
 800dce8:	2200      	movhi	r2, #0
 800dcea:	4413      	add	r3, r2
 800dcec:	1a18      	subs	r0, r3, r0
 800dcee:	b003      	add	sp, #12
 800dcf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dcf6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dcfa:	e7ed      	b.n	800dcd8 <__exponent+0x4c>
 800dcfc:	2330      	movs	r3, #48	; 0x30
 800dcfe:	3130      	adds	r1, #48	; 0x30
 800dd00:	7083      	strb	r3, [r0, #2]
 800dd02:	70c1      	strb	r1, [r0, #3]
 800dd04:	1d03      	adds	r3, r0, #4
 800dd06:	e7f1      	b.n	800dcec <__exponent+0x60>

0800dd08 <_printf_float>:
 800dd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd0c:	ed2d 8b02 	vpush	{d8}
 800dd10:	b08d      	sub	sp, #52	; 0x34
 800dd12:	460c      	mov	r4, r1
 800dd14:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800dd18:	4616      	mov	r6, r2
 800dd1a:	461f      	mov	r7, r3
 800dd1c:	4605      	mov	r5, r0
 800dd1e:	f002 fe89 	bl	8010a34 <_localeconv_r>
 800dd22:	f8d0 a000 	ldr.w	sl, [r0]
 800dd26:	4650      	mov	r0, sl
 800dd28:	f7f2 fa52 	bl	80001d0 <strlen>
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	930a      	str	r3, [sp, #40]	; 0x28
 800dd30:	6823      	ldr	r3, [r4, #0]
 800dd32:	9305      	str	r3, [sp, #20]
 800dd34:	f8d8 3000 	ldr.w	r3, [r8]
 800dd38:	f894 b018 	ldrb.w	fp, [r4, #24]
 800dd3c:	3307      	adds	r3, #7
 800dd3e:	f023 0307 	bic.w	r3, r3, #7
 800dd42:	f103 0208 	add.w	r2, r3, #8
 800dd46:	f8c8 2000 	str.w	r2, [r8]
 800dd4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd4e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dd52:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dd56:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dd5a:	9307      	str	r3, [sp, #28]
 800dd5c:	f8cd 8018 	str.w	r8, [sp, #24]
 800dd60:	ee08 0a10 	vmov	s16, r0
 800dd64:	4b9f      	ldr	r3, [pc, #636]	; (800dfe4 <_printf_float+0x2dc>)
 800dd66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd6a:	f04f 32ff 	mov.w	r2, #4294967295
 800dd6e:	f7f2 fedd 	bl	8000b2c <__aeabi_dcmpun>
 800dd72:	bb88      	cbnz	r0, 800ddd8 <_printf_float+0xd0>
 800dd74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd78:	4b9a      	ldr	r3, [pc, #616]	; (800dfe4 <_printf_float+0x2dc>)
 800dd7a:	f04f 32ff 	mov.w	r2, #4294967295
 800dd7e:	f7f2 feb7 	bl	8000af0 <__aeabi_dcmple>
 800dd82:	bb48      	cbnz	r0, 800ddd8 <_printf_float+0xd0>
 800dd84:	2200      	movs	r2, #0
 800dd86:	2300      	movs	r3, #0
 800dd88:	4640      	mov	r0, r8
 800dd8a:	4649      	mov	r1, r9
 800dd8c:	f7f2 fea6 	bl	8000adc <__aeabi_dcmplt>
 800dd90:	b110      	cbz	r0, 800dd98 <_printf_float+0x90>
 800dd92:	232d      	movs	r3, #45	; 0x2d
 800dd94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd98:	4b93      	ldr	r3, [pc, #588]	; (800dfe8 <_printf_float+0x2e0>)
 800dd9a:	4894      	ldr	r0, [pc, #592]	; (800dfec <_printf_float+0x2e4>)
 800dd9c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800dda0:	bf94      	ite	ls
 800dda2:	4698      	movls	r8, r3
 800dda4:	4680      	movhi	r8, r0
 800dda6:	2303      	movs	r3, #3
 800dda8:	6123      	str	r3, [r4, #16]
 800ddaa:	9b05      	ldr	r3, [sp, #20]
 800ddac:	f023 0204 	bic.w	r2, r3, #4
 800ddb0:	6022      	str	r2, [r4, #0]
 800ddb2:	f04f 0900 	mov.w	r9, #0
 800ddb6:	9700      	str	r7, [sp, #0]
 800ddb8:	4633      	mov	r3, r6
 800ddba:	aa0b      	add	r2, sp, #44	; 0x2c
 800ddbc:	4621      	mov	r1, r4
 800ddbe:	4628      	mov	r0, r5
 800ddc0:	f000 f9d8 	bl	800e174 <_printf_common>
 800ddc4:	3001      	adds	r0, #1
 800ddc6:	f040 8090 	bne.w	800deea <_printf_float+0x1e2>
 800ddca:	f04f 30ff 	mov.w	r0, #4294967295
 800ddce:	b00d      	add	sp, #52	; 0x34
 800ddd0:	ecbd 8b02 	vpop	{d8}
 800ddd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddd8:	4642      	mov	r2, r8
 800ddda:	464b      	mov	r3, r9
 800dddc:	4640      	mov	r0, r8
 800ddde:	4649      	mov	r1, r9
 800dde0:	f7f2 fea4 	bl	8000b2c <__aeabi_dcmpun>
 800dde4:	b140      	cbz	r0, 800ddf8 <_printf_float+0xf0>
 800dde6:	464b      	mov	r3, r9
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	bfbc      	itt	lt
 800ddec:	232d      	movlt	r3, #45	; 0x2d
 800ddee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ddf2:	487f      	ldr	r0, [pc, #508]	; (800dff0 <_printf_float+0x2e8>)
 800ddf4:	4b7f      	ldr	r3, [pc, #508]	; (800dff4 <_printf_float+0x2ec>)
 800ddf6:	e7d1      	b.n	800dd9c <_printf_float+0x94>
 800ddf8:	6863      	ldr	r3, [r4, #4]
 800ddfa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ddfe:	9206      	str	r2, [sp, #24]
 800de00:	1c5a      	adds	r2, r3, #1
 800de02:	d13f      	bne.n	800de84 <_printf_float+0x17c>
 800de04:	2306      	movs	r3, #6
 800de06:	6063      	str	r3, [r4, #4]
 800de08:	9b05      	ldr	r3, [sp, #20]
 800de0a:	6861      	ldr	r1, [r4, #4]
 800de0c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800de10:	2300      	movs	r3, #0
 800de12:	9303      	str	r3, [sp, #12]
 800de14:	ab0a      	add	r3, sp, #40	; 0x28
 800de16:	e9cd b301 	strd	fp, r3, [sp, #4]
 800de1a:	ab09      	add	r3, sp, #36	; 0x24
 800de1c:	ec49 8b10 	vmov	d0, r8, r9
 800de20:	9300      	str	r3, [sp, #0]
 800de22:	6022      	str	r2, [r4, #0]
 800de24:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800de28:	4628      	mov	r0, r5
 800de2a:	f7ff fecd 	bl	800dbc8 <__cvt>
 800de2e:	9b06      	ldr	r3, [sp, #24]
 800de30:	9909      	ldr	r1, [sp, #36]	; 0x24
 800de32:	2b47      	cmp	r3, #71	; 0x47
 800de34:	4680      	mov	r8, r0
 800de36:	d108      	bne.n	800de4a <_printf_float+0x142>
 800de38:	1cc8      	adds	r0, r1, #3
 800de3a:	db02      	blt.n	800de42 <_printf_float+0x13a>
 800de3c:	6863      	ldr	r3, [r4, #4]
 800de3e:	4299      	cmp	r1, r3
 800de40:	dd41      	ble.n	800dec6 <_printf_float+0x1be>
 800de42:	f1ab 0b02 	sub.w	fp, fp, #2
 800de46:	fa5f fb8b 	uxtb.w	fp, fp
 800de4a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800de4e:	d820      	bhi.n	800de92 <_printf_float+0x18a>
 800de50:	3901      	subs	r1, #1
 800de52:	465a      	mov	r2, fp
 800de54:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800de58:	9109      	str	r1, [sp, #36]	; 0x24
 800de5a:	f7ff ff17 	bl	800dc8c <__exponent>
 800de5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de60:	1813      	adds	r3, r2, r0
 800de62:	2a01      	cmp	r2, #1
 800de64:	4681      	mov	r9, r0
 800de66:	6123      	str	r3, [r4, #16]
 800de68:	dc02      	bgt.n	800de70 <_printf_float+0x168>
 800de6a:	6822      	ldr	r2, [r4, #0]
 800de6c:	07d2      	lsls	r2, r2, #31
 800de6e:	d501      	bpl.n	800de74 <_printf_float+0x16c>
 800de70:	3301      	adds	r3, #1
 800de72:	6123      	str	r3, [r4, #16]
 800de74:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d09c      	beq.n	800ddb6 <_printf_float+0xae>
 800de7c:	232d      	movs	r3, #45	; 0x2d
 800de7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de82:	e798      	b.n	800ddb6 <_printf_float+0xae>
 800de84:	9a06      	ldr	r2, [sp, #24]
 800de86:	2a47      	cmp	r2, #71	; 0x47
 800de88:	d1be      	bne.n	800de08 <_printf_float+0x100>
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d1bc      	bne.n	800de08 <_printf_float+0x100>
 800de8e:	2301      	movs	r3, #1
 800de90:	e7b9      	b.n	800de06 <_printf_float+0xfe>
 800de92:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800de96:	d118      	bne.n	800deca <_printf_float+0x1c2>
 800de98:	2900      	cmp	r1, #0
 800de9a:	6863      	ldr	r3, [r4, #4]
 800de9c:	dd0b      	ble.n	800deb6 <_printf_float+0x1ae>
 800de9e:	6121      	str	r1, [r4, #16]
 800dea0:	b913      	cbnz	r3, 800dea8 <_printf_float+0x1a0>
 800dea2:	6822      	ldr	r2, [r4, #0]
 800dea4:	07d0      	lsls	r0, r2, #31
 800dea6:	d502      	bpl.n	800deae <_printf_float+0x1a6>
 800dea8:	3301      	adds	r3, #1
 800deaa:	440b      	add	r3, r1
 800deac:	6123      	str	r3, [r4, #16]
 800deae:	65a1      	str	r1, [r4, #88]	; 0x58
 800deb0:	f04f 0900 	mov.w	r9, #0
 800deb4:	e7de      	b.n	800de74 <_printf_float+0x16c>
 800deb6:	b913      	cbnz	r3, 800debe <_printf_float+0x1b6>
 800deb8:	6822      	ldr	r2, [r4, #0]
 800deba:	07d2      	lsls	r2, r2, #31
 800debc:	d501      	bpl.n	800dec2 <_printf_float+0x1ba>
 800debe:	3302      	adds	r3, #2
 800dec0:	e7f4      	b.n	800deac <_printf_float+0x1a4>
 800dec2:	2301      	movs	r3, #1
 800dec4:	e7f2      	b.n	800deac <_printf_float+0x1a4>
 800dec6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800deca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800decc:	4299      	cmp	r1, r3
 800dece:	db05      	blt.n	800dedc <_printf_float+0x1d4>
 800ded0:	6823      	ldr	r3, [r4, #0]
 800ded2:	6121      	str	r1, [r4, #16]
 800ded4:	07d8      	lsls	r0, r3, #31
 800ded6:	d5ea      	bpl.n	800deae <_printf_float+0x1a6>
 800ded8:	1c4b      	adds	r3, r1, #1
 800deda:	e7e7      	b.n	800deac <_printf_float+0x1a4>
 800dedc:	2900      	cmp	r1, #0
 800dede:	bfd4      	ite	le
 800dee0:	f1c1 0202 	rsble	r2, r1, #2
 800dee4:	2201      	movgt	r2, #1
 800dee6:	4413      	add	r3, r2
 800dee8:	e7e0      	b.n	800deac <_printf_float+0x1a4>
 800deea:	6823      	ldr	r3, [r4, #0]
 800deec:	055a      	lsls	r2, r3, #21
 800deee:	d407      	bmi.n	800df00 <_printf_float+0x1f8>
 800def0:	6923      	ldr	r3, [r4, #16]
 800def2:	4642      	mov	r2, r8
 800def4:	4631      	mov	r1, r6
 800def6:	4628      	mov	r0, r5
 800def8:	47b8      	blx	r7
 800defa:	3001      	adds	r0, #1
 800defc:	d12c      	bne.n	800df58 <_printf_float+0x250>
 800defe:	e764      	b.n	800ddca <_printf_float+0xc2>
 800df00:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800df04:	f240 80e0 	bls.w	800e0c8 <_printf_float+0x3c0>
 800df08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800df0c:	2200      	movs	r2, #0
 800df0e:	2300      	movs	r3, #0
 800df10:	f7f2 fdda 	bl	8000ac8 <__aeabi_dcmpeq>
 800df14:	2800      	cmp	r0, #0
 800df16:	d034      	beq.n	800df82 <_printf_float+0x27a>
 800df18:	4a37      	ldr	r2, [pc, #220]	; (800dff8 <_printf_float+0x2f0>)
 800df1a:	2301      	movs	r3, #1
 800df1c:	4631      	mov	r1, r6
 800df1e:	4628      	mov	r0, r5
 800df20:	47b8      	blx	r7
 800df22:	3001      	adds	r0, #1
 800df24:	f43f af51 	beq.w	800ddca <_printf_float+0xc2>
 800df28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df2c:	429a      	cmp	r2, r3
 800df2e:	db02      	blt.n	800df36 <_printf_float+0x22e>
 800df30:	6823      	ldr	r3, [r4, #0]
 800df32:	07d8      	lsls	r0, r3, #31
 800df34:	d510      	bpl.n	800df58 <_printf_float+0x250>
 800df36:	ee18 3a10 	vmov	r3, s16
 800df3a:	4652      	mov	r2, sl
 800df3c:	4631      	mov	r1, r6
 800df3e:	4628      	mov	r0, r5
 800df40:	47b8      	blx	r7
 800df42:	3001      	adds	r0, #1
 800df44:	f43f af41 	beq.w	800ddca <_printf_float+0xc2>
 800df48:	f04f 0800 	mov.w	r8, #0
 800df4c:	f104 091a 	add.w	r9, r4, #26
 800df50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df52:	3b01      	subs	r3, #1
 800df54:	4543      	cmp	r3, r8
 800df56:	dc09      	bgt.n	800df6c <_printf_float+0x264>
 800df58:	6823      	ldr	r3, [r4, #0]
 800df5a:	079b      	lsls	r3, r3, #30
 800df5c:	f100 8105 	bmi.w	800e16a <_printf_float+0x462>
 800df60:	68e0      	ldr	r0, [r4, #12]
 800df62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df64:	4298      	cmp	r0, r3
 800df66:	bfb8      	it	lt
 800df68:	4618      	movlt	r0, r3
 800df6a:	e730      	b.n	800ddce <_printf_float+0xc6>
 800df6c:	2301      	movs	r3, #1
 800df6e:	464a      	mov	r2, r9
 800df70:	4631      	mov	r1, r6
 800df72:	4628      	mov	r0, r5
 800df74:	47b8      	blx	r7
 800df76:	3001      	adds	r0, #1
 800df78:	f43f af27 	beq.w	800ddca <_printf_float+0xc2>
 800df7c:	f108 0801 	add.w	r8, r8, #1
 800df80:	e7e6      	b.n	800df50 <_printf_float+0x248>
 800df82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df84:	2b00      	cmp	r3, #0
 800df86:	dc39      	bgt.n	800dffc <_printf_float+0x2f4>
 800df88:	4a1b      	ldr	r2, [pc, #108]	; (800dff8 <_printf_float+0x2f0>)
 800df8a:	2301      	movs	r3, #1
 800df8c:	4631      	mov	r1, r6
 800df8e:	4628      	mov	r0, r5
 800df90:	47b8      	blx	r7
 800df92:	3001      	adds	r0, #1
 800df94:	f43f af19 	beq.w	800ddca <_printf_float+0xc2>
 800df98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df9c:	4313      	orrs	r3, r2
 800df9e:	d102      	bne.n	800dfa6 <_printf_float+0x29e>
 800dfa0:	6823      	ldr	r3, [r4, #0]
 800dfa2:	07d9      	lsls	r1, r3, #31
 800dfa4:	d5d8      	bpl.n	800df58 <_printf_float+0x250>
 800dfa6:	ee18 3a10 	vmov	r3, s16
 800dfaa:	4652      	mov	r2, sl
 800dfac:	4631      	mov	r1, r6
 800dfae:	4628      	mov	r0, r5
 800dfb0:	47b8      	blx	r7
 800dfb2:	3001      	adds	r0, #1
 800dfb4:	f43f af09 	beq.w	800ddca <_printf_float+0xc2>
 800dfb8:	f04f 0900 	mov.w	r9, #0
 800dfbc:	f104 0a1a 	add.w	sl, r4, #26
 800dfc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfc2:	425b      	negs	r3, r3
 800dfc4:	454b      	cmp	r3, r9
 800dfc6:	dc01      	bgt.n	800dfcc <_printf_float+0x2c4>
 800dfc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfca:	e792      	b.n	800def2 <_printf_float+0x1ea>
 800dfcc:	2301      	movs	r3, #1
 800dfce:	4652      	mov	r2, sl
 800dfd0:	4631      	mov	r1, r6
 800dfd2:	4628      	mov	r0, r5
 800dfd4:	47b8      	blx	r7
 800dfd6:	3001      	adds	r0, #1
 800dfd8:	f43f aef7 	beq.w	800ddca <_printf_float+0xc2>
 800dfdc:	f109 0901 	add.w	r9, r9, #1
 800dfe0:	e7ee      	b.n	800dfc0 <_printf_float+0x2b8>
 800dfe2:	bf00      	nop
 800dfe4:	7fefffff 	.word	0x7fefffff
 800dfe8:	080139f0 	.word	0x080139f0
 800dfec:	080139f4 	.word	0x080139f4
 800dff0:	080139fc 	.word	0x080139fc
 800dff4:	080139f8 	.word	0x080139f8
 800dff8:	08013a00 	.word	0x08013a00
 800dffc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dffe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e000:	429a      	cmp	r2, r3
 800e002:	bfa8      	it	ge
 800e004:	461a      	movge	r2, r3
 800e006:	2a00      	cmp	r2, #0
 800e008:	4691      	mov	r9, r2
 800e00a:	dc37      	bgt.n	800e07c <_printf_float+0x374>
 800e00c:	f04f 0b00 	mov.w	fp, #0
 800e010:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e014:	f104 021a 	add.w	r2, r4, #26
 800e018:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e01a:	9305      	str	r3, [sp, #20]
 800e01c:	eba3 0309 	sub.w	r3, r3, r9
 800e020:	455b      	cmp	r3, fp
 800e022:	dc33      	bgt.n	800e08c <_printf_float+0x384>
 800e024:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e028:	429a      	cmp	r2, r3
 800e02a:	db3b      	blt.n	800e0a4 <_printf_float+0x39c>
 800e02c:	6823      	ldr	r3, [r4, #0]
 800e02e:	07da      	lsls	r2, r3, #31
 800e030:	d438      	bmi.n	800e0a4 <_printf_float+0x39c>
 800e032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e034:	9a05      	ldr	r2, [sp, #20]
 800e036:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e038:	1a9a      	subs	r2, r3, r2
 800e03a:	eba3 0901 	sub.w	r9, r3, r1
 800e03e:	4591      	cmp	r9, r2
 800e040:	bfa8      	it	ge
 800e042:	4691      	movge	r9, r2
 800e044:	f1b9 0f00 	cmp.w	r9, #0
 800e048:	dc35      	bgt.n	800e0b6 <_printf_float+0x3ae>
 800e04a:	f04f 0800 	mov.w	r8, #0
 800e04e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e052:	f104 0a1a 	add.w	sl, r4, #26
 800e056:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e05a:	1a9b      	subs	r3, r3, r2
 800e05c:	eba3 0309 	sub.w	r3, r3, r9
 800e060:	4543      	cmp	r3, r8
 800e062:	f77f af79 	ble.w	800df58 <_printf_float+0x250>
 800e066:	2301      	movs	r3, #1
 800e068:	4652      	mov	r2, sl
 800e06a:	4631      	mov	r1, r6
 800e06c:	4628      	mov	r0, r5
 800e06e:	47b8      	blx	r7
 800e070:	3001      	adds	r0, #1
 800e072:	f43f aeaa 	beq.w	800ddca <_printf_float+0xc2>
 800e076:	f108 0801 	add.w	r8, r8, #1
 800e07a:	e7ec      	b.n	800e056 <_printf_float+0x34e>
 800e07c:	4613      	mov	r3, r2
 800e07e:	4631      	mov	r1, r6
 800e080:	4642      	mov	r2, r8
 800e082:	4628      	mov	r0, r5
 800e084:	47b8      	blx	r7
 800e086:	3001      	adds	r0, #1
 800e088:	d1c0      	bne.n	800e00c <_printf_float+0x304>
 800e08a:	e69e      	b.n	800ddca <_printf_float+0xc2>
 800e08c:	2301      	movs	r3, #1
 800e08e:	4631      	mov	r1, r6
 800e090:	4628      	mov	r0, r5
 800e092:	9205      	str	r2, [sp, #20]
 800e094:	47b8      	blx	r7
 800e096:	3001      	adds	r0, #1
 800e098:	f43f ae97 	beq.w	800ddca <_printf_float+0xc2>
 800e09c:	9a05      	ldr	r2, [sp, #20]
 800e09e:	f10b 0b01 	add.w	fp, fp, #1
 800e0a2:	e7b9      	b.n	800e018 <_printf_float+0x310>
 800e0a4:	ee18 3a10 	vmov	r3, s16
 800e0a8:	4652      	mov	r2, sl
 800e0aa:	4631      	mov	r1, r6
 800e0ac:	4628      	mov	r0, r5
 800e0ae:	47b8      	blx	r7
 800e0b0:	3001      	adds	r0, #1
 800e0b2:	d1be      	bne.n	800e032 <_printf_float+0x32a>
 800e0b4:	e689      	b.n	800ddca <_printf_float+0xc2>
 800e0b6:	9a05      	ldr	r2, [sp, #20]
 800e0b8:	464b      	mov	r3, r9
 800e0ba:	4442      	add	r2, r8
 800e0bc:	4631      	mov	r1, r6
 800e0be:	4628      	mov	r0, r5
 800e0c0:	47b8      	blx	r7
 800e0c2:	3001      	adds	r0, #1
 800e0c4:	d1c1      	bne.n	800e04a <_printf_float+0x342>
 800e0c6:	e680      	b.n	800ddca <_printf_float+0xc2>
 800e0c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0ca:	2a01      	cmp	r2, #1
 800e0cc:	dc01      	bgt.n	800e0d2 <_printf_float+0x3ca>
 800e0ce:	07db      	lsls	r3, r3, #31
 800e0d0:	d538      	bpl.n	800e144 <_printf_float+0x43c>
 800e0d2:	2301      	movs	r3, #1
 800e0d4:	4642      	mov	r2, r8
 800e0d6:	4631      	mov	r1, r6
 800e0d8:	4628      	mov	r0, r5
 800e0da:	47b8      	blx	r7
 800e0dc:	3001      	adds	r0, #1
 800e0de:	f43f ae74 	beq.w	800ddca <_printf_float+0xc2>
 800e0e2:	ee18 3a10 	vmov	r3, s16
 800e0e6:	4652      	mov	r2, sl
 800e0e8:	4631      	mov	r1, r6
 800e0ea:	4628      	mov	r0, r5
 800e0ec:	47b8      	blx	r7
 800e0ee:	3001      	adds	r0, #1
 800e0f0:	f43f ae6b 	beq.w	800ddca <_printf_float+0xc2>
 800e0f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	f7f2 fce4 	bl	8000ac8 <__aeabi_dcmpeq>
 800e100:	b9d8      	cbnz	r0, 800e13a <_printf_float+0x432>
 800e102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e104:	f108 0201 	add.w	r2, r8, #1
 800e108:	3b01      	subs	r3, #1
 800e10a:	4631      	mov	r1, r6
 800e10c:	4628      	mov	r0, r5
 800e10e:	47b8      	blx	r7
 800e110:	3001      	adds	r0, #1
 800e112:	d10e      	bne.n	800e132 <_printf_float+0x42a>
 800e114:	e659      	b.n	800ddca <_printf_float+0xc2>
 800e116:	2301      	movs	r3, #1
 800e118:	4652      	mov	r2, sl
 800e11a:	4631      	mov	r1, r6
 800e11c:	4628      	mov	r0, r5
 800e11e:	47b8      	blx	r7
 800e120:	3001      	adds	r0, #1
 800e122:	f43f ae52 	beq.w	800ddca <_printf_float+0xc2>
 800e126:	f108 0801 	add.w	r8, r8, #1
 800e12a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e12c:	3b01      	subs	r3, #1
 800e12e:	4543      	cmp	r3, r8
 800e130:	dcf1      	bgt.n	800e116 <_printf_float+0x40e>
 800e132:	464b      	mov	r3, r9
 800e134:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e138:	e6dc      	b.n	800def4 <_printf_float+0x1ec>
 800e13a:	f04f 0800 	mov.w	r8, #0
 800e13e:	f104 0a1a 	add.w	sl, r4, #26
 800e142:	e7f2      	b.n	800e12a <_printf_float+0x422>
 800e144:	2301      	movs	r3, #1
 800e146:	4642      	mov	r2, r8
 800e148:	e7df      	b.n	800e10a <_printf_float+0x402>
 800e14a:	2301      	movs	r3, #1
 800e14c:	464a      	mov	r2, r9
 800e14e:	4631      	mov	r1, r6
 800e150:	4628      	mov	r0, r5
 800e152:	47b8      	blx	r7
 800e154:	3001      	adds	r0, #1
 800e156:	f43f ae38 	beq.w	800ddca <_printf_float+0xc2>
 800e15a:	f108 0801 	add.w	r8, r8, #1
 800e15e:	68e3      	ldr	r3, [r4, #12]
 800e160:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e162:	1a5b      	subs	r3, r3, r1
 800e164:	4543      	cmp	r3, r8
 800e166:	dcf0      	bgt.n	800e14a <_printf_float+0x442>
 800e168:	e6fa      	b.n	800df60 <_printf_float+0x258>
 800e16a:	f04f 0800 	mov.w	r8, #0
 800e16e:	f104 0919 	add.w	r9, r4, #25
 800e172:	e7f4      	b.n	800e15e <_printf_float+0x456>

0800e174 <_printf_common>:
 800e174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e178:	4616      	mov	r6, r2
 800e17a:	4699      	mov	r9, r3
 800e17c:	688a      	ldr	r2, [r1, #8]
 800e17e:	690b      	ldr	r3, [r1, #16]
 800e180:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e184:	4293      	cmp	r3, r2
 800e186:	bfb8      	it	lt
 800e188:	4613      	movlt	r3, r2
 800e18a:	6033      	str	r3, [r6, #0]
 800e18c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e190:	4607      	mov	r7, r0
 800e192:	460c      	mov	r4, r1
 800e194:	b10a      	cbz	r2, 800e19a <_printf_common+0x26>
 800e196:	3301      	adds	r3, #1
 800e198:	6033      	str	r3, [r6, #0]
 800e19a:	6823      	ldr	r3, [r4, #0]
 800e19c:	0699      	lsls	r1, r3, #26
 800e19e:	bf42      	ittt	mi
 800e1a0:	6833      	ldrmi	r3, [r6, #0]
 800e1a2:	3302      	addmi	r3, #2
 800e1a4:	6033      	strmi	r3, [r6, #0]
 800e1a6:	6825      	ldr	r5, [r4, #0]
 800e1a8:	f015 0506 	ands.w	r5, r5, #6
 800e1ac:	d106      	bne.n	800e1bc <_printf_common+0x48>
 800e1ae:	f104 0a19 	add.w	sl, r4, #25
 800e1b2:	68e3      	ldr	r3, [r4, #12]
 800e1b4:	6832      	ldr	r2, [r6, #0]
 800e1b6:	1a9b      	subs	r3, r3, r2
 800e1b8:	42ab      	cmp	r3, r5
 800e1ba:	dc26      	bgt.n	800e20a <_printf_common+0x96>
 800e1bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e1c0:	1e13      	subs	r3, r2, #0
 800e1c2:	6822      	ldr	r2, [r4, #0]
 800e1c4:	bf18      	it	ne
 800e1c6:	2301      	movne	r3, #1
 800e1c8:	0692      	lsls	r2, r2, #26
 800e1ca:	d42b      	bmi.n	800e224 <_printf_common+0xb0>
 800e1cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e1d0:	4649      	mov	r1, r9
 800e1d2:	4638      	mov	r0, r7
 800e1d4:	47c0      	blx	r8
 800e1d6:	3001      	adds	r0, #1
 800e1d8:	d01e      	beq.n	800e218 <_printf_common+0xa4>
 800e1da:	6823      	ldr	r3, [r4, #0]
 800e1dc:	68e5      	ldr	r5, [r4, #12]
 800e1de:	6832      	ldr	r2, [r6, #0]
 800e1e0:	f003 0306 	and.w	r3, r3, #6
 800e1e4:	2b04      	cmp	r3, #4
 800e1e6:	bf08      	it	eq
 800e1e8:	1aad      	subeq	r5, r5, r2
 800e1ea:	68a3      	ldr	r3, [r4, #8]
 800e1ec:	6922      	ldr	r2, [r4, #16]
 800e1ee:	bf0c      	ite	eq
 800e1f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e1f4:	2500      	movne	r5, #0
 800e1f6:	4293      	cmp	r3, r2
 800e1f8:	bfc4      	itt	gt
 800e1fa:	1a9b      	subgt	r3, r3, r2
 800e1fc:	18ed      	addgt	r5, r5, r3
 800e1fe:	2600      	movs	r6, #0
 800e200:	341a      	adds	r4, #26
 800e202:	42b5      	cmp	r5, r6
 800e204:	d11a      	bne.n	800e23c <_printf_common+0xc8>
 800e206:	2000      	movs	r0, #0
 800e208:	e008      	b.n	800e21c <_printf_common+0xa8>
 800e20a:	2301      	movs	r3, #1
 800e20c:	4652      	mov	r2, sl
 800e20e:	4649      	mov	r1, r9
 800e210:	4638      	mov	r0, r7
 800e212:	47c0      	blx	r8
 800e214:	3001      	adds	r0, #1
 800e216:	d103      	bne.n	800e220 <_printf_common+0xac>
 800e218:	f04f 30ff 	mov.w	r0, #4294967295
 800e21c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e220:	3501      	adds	r5, #1
 800e222:	e7c6      	b.n	800e1b2 <_printf_common+0x3e>
 800e224:	18e1      	adds	r1, r4, r3
 800e226:	1c5a      	adds	r2, r3, #1
 800e228:	2030      	movs	r0, #48	; 0x30
 800e22a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e22e:	4422      	add	r2, r4
 800e230:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e234:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e238:	3302      	adds	r3, #2
 800e23a:	e7c7      	b.n	800e1cc <_printf_common+0x58>
 800e23c:	2301      	movs	r3, #1
 800e23e:	4622      	mov	r2, r4
 800e240:	4649      	mov	r1, r9
 800e242:	4638      	mov	r0, r7
 800e244:	47c0      	blx	r8
 800e246:	3001      	adds	r0, #1
 800e248:	d0e6      	beq.n	800e218 <_printf_common+0xa4>
 800e24a:	3601      	adds	r6, #1
 800e24c:	e7d9      	b.n	800e202 <_printf_common+0x8e>
	...

0800e250 <_printf_i>:
 800e250:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e254:	7e0f      	ldrb	r7, [r1, #24]
 800e256:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e258:	2f78      	cmp	r7, #120	; 0x78
 800e25a:	4691      	mov	r9, r2
 800e25c:	4680      	mov	r8, r0
 800e25e:	460c      	mov	r4, r1
 800e260:	469a      	mov	sl, r3
 800e262:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e266:	d807      	bhi.n	800e278 <_printf_i+0x28>
 800e268:	2f62      	cmp	r7, #98	; 0x62
 800e26a:	d80a      	bhi.n	800e282 <_printf_i+0x32>
 800e26c:	2f00      	cmp	r7, #0
 800e26e:	f000 80d8 	beq.w	800e422 <_printf_i+0x1d2>
 800e272:	2f58      	cmp	r7, #88	; 0x58
 800e274:	f000 80a3 	beq.w	800e3be <_printf_i+0x16e>
 800e278:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e27c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e280:	e03a      	b.n	800e2f8 <_printf_i+0xa8>
 800e282:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e286:	2b15      	cmp	r3, #21
 800e288:	d8f6      	bhi.n	800e278 <_printf_i+0x28>
 800e28a:	a101      	add	r1, pc, #4	; (adr r1, 800e290 <_printf_i+0x40>)
 800e28c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e290:	0800e2e9 	.word	0x0800e2e9
 800e294:	0800e2fd 	.word	0x0800e2fd
 800e298:	0800e279 	.word	0x0800e279
 800e29c:	0800e279 	.word	0x0800e279
 800e2a0:	0800e279 	.word	0x0800e279
 800e2a4:	0800e279 	.word	0x0800e279
 800e2a8:	0800e2fd 	.word	0x0800e2fd
 800e2ac:	0800e279 	.word	0x0800e279
 800e2b0:	0800e279 	.word	0x0800e279
 800e2b4:	0800e279 	.word	0x0800e279
 800e2b8:	0800e279 	.word	0x0800e279
 800e2bc:	0800e409 	.word	0x0800e409
 800e2c0:	0800e32d 	.word	0x0800e32d
 800e2c4:	0800e3eb 	.word	0x0800e3eb
 800e2c8:	0800e279 	.word	0x0800e279
 800e2cc:	0800e279 	.word	0x0800e279
 800e2d0:	0800e42b 	.word	0x0800e42b
 800e2d4:	0800e279 	.word	0x0800e279
 800e2d8:	0800e32d 	.word	0x0800e32d
 800e2dc:	0800e279 	.word	0x0800e279
 800e2e0:	0800e279 	.word	0x0800e279
 800e2e4:	0800e3f3 	.word	0x0800e3f3
 800e2e8:	682b      	ldr	r3, [r5, #0]
 800e2ea:	1d1a      	adds	r2, r3, #4
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	602a      	str	r2, [r5, #0]
 800e2f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e2f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e2f8:	2301      	movs	r3, #1
 800e2fa:	e0a3      	b.n	800e444 <_printf_i+0x1f4>
 800e2fc:	6820      	ldr	r0, [r4, #0]
 800e2fe:	6829      	ldr	r1, [r5, #0]
 800e300:	0606      	lsls	r6, r0, #24
 800e302:	f101 0304 	add.w	r3, r1, #4
 800e306:	d50a      	bpl.n	800e31e <_printf_i+0xce>
 800e308:	680e      	ldr	r6, [r1, #0]
 800e30a:	602b      	str	r3, [r5, #0]
 800e30c:	2e00      	cmp	r6, #0
 800e30e:	da03      	bge.n	800e318 <_printf_i+0xc8>
 800e310:	232d      	movs	r3, #45	; 0x2d
 800e312:	4276      	negs	r6, r6
 800e314:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e318:	485e      	ldr	r0, [pc, #376]	; (800e494 <_printf_i+0x244>)
 800e31a:	230a      	movs	r3, #10
 800e31c:	e019      	b.n	800e352 <_printf_i+0x102>
 800e31e:	680e      	ldr	r6, [r1, #0]
 800e320:	602b      	str	r3, [r5, #0]
 800e322:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e326:	bf18      	it	ne
 800e328:	b236      	sxthne	r6, r6
 800e32a:	e7ef      	b.n	800e30c <_printf_i+0xbc>
 800e32c:	682b      	ldr	r3, [r5, #0]
 800e32e:	6820      	ldr	r0, [r4, #0]
 800e330:	1d19      	adds	r1, r3, #4
 800e332:	6029      	str	r1, [r5, #0]
 800e334:	0601      	lsls	r1, r0, #24
 800e336:	d501      	bpl.n	800e33c <_printf_i+0xec>
 800e338:	681e      	ldr	r6, [r3, #0]
 800e33a:	e002      	b.n	800e342 <_printf_i+0xf2>
 800e33c:	0646      	lsls	r6, r0, #25
 800e33e:	d5fb      	bpl.n	800e338 <_printf_i+0xe8>
 800e340:	881e      	ldrh	r6, [r3, #0]
 800e342:	4854      	ldr	r0, [pc, #336]	; (800e494 <_printf_i+0x244>)
 800e344:	2f6f      	cmp	r7, #111	; 0x6f
 800e346:	bf0c      	ite	eq
 800e348:	2308      	moveq	r3, #8
 800e34a:	230a      	movne	r3, #10
 800e34c:	2100      	movs	r1, #0
 800e34e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e352:	6865      	ldr	r5, [r4, #4]
 800e354:	60a5      	str	r5, [r4, #8]
 800e356:	2d00      	cmp	r5, #0
 800e358:	bfa2      	ittt	ge
 800e35a:	6821      	ldrge	r1, [r4, #0]
 800e35c:	f021 0104 	bicge.w	r1, r1, #4
 800e360:	6021      	strge	r1, [r4, #0]
 800e362:	b90e      	cbnz	r6, 800e368 <_printf_i+0x118>
 800e364:	2d00      	cmp	r5, #0
 800e366:	d04d      	beq.n	800e404 <_printf_i+0x1b4>
 800e368:	4615      	mov	r5, r2
 800e36a:	fbb6 f1f3 	udiv	r1, r6, r3
 800e36e:	fb03 6711 	mls	r7, r3, r1, r6
 800e372:	5dc7      	ldrb	r7, [r0, r7]
 800e374:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e378:	4637      	mov	r7, r6
 800e37a:	42bb      	cmp	r3, r7
 800e37c:	460e      	mov	r6, r1
 800e37e:	d9f4      	bls.n	800e36a <_printf_i+0x11a>
 800e380:	2b08      	cmp	r3, #8
 800e382:	d10b      	bne.n	800e39c <_printf_i+0x14c>
 800e384:	6823      	ldr	r3, [r4, #0]
 800e386:	07de      	lsls	r6, r3, #31
 800e388:	d508      	bpl.n	800e39c <_printf_i+0x14c>
 800e38a:	6923      	ldr	r3, [r4, #16]
 800e38c:	6861      	ldr	r1, [r4, #4]
 800e38e:	4299      	cmp	r1, r3
 800e390:	bfde      	ittt	le
 800e392:	2330      	movle	r3, #48	; 0x30
 800e394:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e398:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e39c:	1b52      	subs	r2, r2, r5
 800e39e:	6122      	str	r2, [r4, #16]
 800e3a0:	f8cd a000 	str.w	sl, [sp]
 800e3a4:	464b      	mov	r3, r9
 800e3a6:	aa03      	add	r2, sp, #12
 800e3a8:	4621      	mov	r1, r4
 800e3aa:	4640      	mov	r0, r8
 800e3ac:	f7ff fee2 	bl	800e174 <_printf_common>
 800e3b0:	3001      	adds	r0, #1
 800e3b2:	d14c      	bne.n	800e44e <_printf_i+0x1fe>
 800e3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b8:	b004      	add	sp, #16
 800e3ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3be:	4835      	ldr	r0, [pc, #212]	; (800e494 <_printf_i+0x244>)
 800e3c0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e3c4:	6829      	ldr	r1, [r5, #0]
 800e3c6:	6823      	ldr	r3, [r4, #0]
 800e3c8:	f851 6b04 	ldr.w	r6, [r1], #4
 800e3cc:	6029      	str	r1, [r5, #0]
 800e3ce:	061d      	lsls	r5, r3, #24
 800e3d0:	d514      	bpl.n	800e3fc <_printf_i+0x1ac>
 800e3d2:	07df      	lsls	r7, r3, #31
 800e3d4:	bf44      	itt	mi
 800e3d6:	f043 0320 	orrmi.w	r3, r3, #32
 800e3da:	6023      	strmi	r3, [r4, #0]
 800e3dc:	b91e      	cbnz	r6, 800e3e6 <_printf_i+0x196>
 800e3de:	6823      	ldr	r3, [r4, #0]
 800e3e0:	f023 0320 	bic.w	r3, r3, #32
 800e3e4:	6023      	str	r3, [r4, #0]
 800e3e6:	2310      	movs	r3, #16
 800e3e8:	e7b0      	b.n	800e34c <_printf_i+0xfc>
 800e3ea:	6823      	ldr	r3, [r4, #0]
 800e3ec:	f043 0320 	orr.w	r3, r3, #32
 800e3f0:	6023      	str	r3, [r4, #0]
 800e3f2:	2378      	movs	r3, #120	; 0x78
 800e3f4:	4828      	ldr	r0, [pc, #160]	; (800e498 <_printf_i+0x248>)
 800e3f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e3fa:	e7e3      	b.n	800e3c4 <_printf_i+0x174>
 800e3fc:	0659      	lsls	r1, r3, #25
 800e3fe:	bf48      	it	mi
 800e400:	b2b6      	uxthmi	r6, r6
 800e402:	e7e6      	b.n	800e3d2 <_printf_i+0x182>
 800e404:	4615      	mov	r5, r2
 800e406:	e7bb      	b.n	800e380 <_printf_i+0x130>
 800e408:	682b      	ldr	r3, [r5, #0]
 800e40a:	6826      	ldr	r6, [r4, #0]
 800e40c:	6961      	ldr	r1, [r4, #20]
 800e40e:	1d18      	adds	r0, r3, #4
 800e410:	6028      	str	r0, [r5, #0]
 800e412:	0635      	lsls	r5, r6, #24
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	d501      	bpl.n	800e41c <_printf_i+0x1cc>
 800e418:	6019      	str	r1, [r3, #0]
 800e41a:	e002      	b.n	800e422 <_printf_i+0x1d2>
 800e41c:	0670      	lsls	r0, r6, #25
 800e41e:	d5fb      	bpl.n	800e418 <_printf_i+0x1c8>
 800e420:	8019      	strh	r1, [r3, #0]
 800e422:	2300      	movs	r3, #0
 800e424:	6123      	str	r3, [r4, #16]
 800e426:	4615      	mov	r5, r2
 800e428:	e7ba      	b.n	800e3a0 <_printf_i+0x150>
 800e42a:	682b      	ldr	r3, [r5, #0]
 800e42c:	1d1a      	adds	r2, r3, #4
 800e42e:	602a      	str	r2, [r5, #0]
 800e430:	681d      	ldr	r5, [r3, #0]
 800e432:	6862      	ldr	r2, [r4, #4]
 800e434:	2100      	movs	r1, #0
 800e436:	4628      	mov	r0, r5
 800e438:	f7f1 fed2 	bl	80001e0 <memchr>
 800e43c:	b108      	cbz	r0, 800e442 <_printf_i+0x1f2>
 800e43e:	1b40      	subs	r0, r0, r5
 800e440:	6060      	str	r0, [r4, #4]
 800e442:	6863      	ldr	r3, [r4, #4]
 800e444:	6123      	str	r3, [r4, #16]
 800e446:	2300      	movs	r3, #0
 800e448:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e44c:	e7a8      	b.n	800e3a0 <_printf_i+0x150>
 800e44e:	6923      	ldr	r3, [r4, #16]
 800e450:	462a      	mov	r2, r5
 800e452:	4649      	mov	r1, r9
 800e454:	4640      	mov	r0, r8
 800e456:	47d0      	blx	sl
 800e458:	3001      	adds	r0, #1
 800e45a:	d0ab      	beq.n	800e3b4 <_printf_i+0x164>
 800e45c:	6823      	ldr	r3, [r4, #0]
 800e45e:	079b      	lsls	r3, r3, #30
 800e460:	d413      	bmi.n	800e48a <_printf_i+0x23a>
 800e462:	68e0      	ldr	r0, [r4, #12]
 800e464:	9b03      	ldr	r3, [sp, #12]
 800e466:	4298      	cmp	r0, r3
 800e468:	bfb8      	it	lt
 800e46a:	4618      	movlt	r0, r3
 800e46c:	e7a4      	b.n	800e3b8 <_printf_i+0x168>
 800e46e:	2301      	movs	r3, #1
 800e470:	4632      	mov	r2, r6
 800e472:	4649      	mov	r1, r9
 800e474:	4640      	mov	r0, r8
 800e476:	47d0      	blx	sl
 800e478:	3001      	adds	r0, #1
 800e47a:	d09b      	beq.n	800e3b4 <_printf_i+0x164>
 800e47c:	3501      	adds	r5, #1
 800e47e:	68e3      	ldr	r3, [r4, #12]
 800e480:	9903      	ldr	r1, [sp, #12]
 800e482:	1a5b      	subs	r3, r3, r1
 800e484:	42ab      	cmp	r3, r5
 800e486:	dcf2      	bgt.n	800e46e <_printf_i+0x21e>
 800e488:	e7eb      	b.n	800e462 <_printf_i+0x212>
 800e48a:	2500      	movs	r5, #0
 800e48c:	f104 0619 	add.w	r6, r4, #25
 800e490:	e7f5      	b.n	800e47e <_printf_i+0x22e>
 800e492:	bf00      	nop
 800e494:	08013a02 	.word	0x08013a02
 800e498:	08013a13 	.word	0x08013a13

0800e49c <_scanf_float>:
 800e49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4a0:	b087      	sub	sp, #28
 800e4a2:	4617      	mov	r7, r2
 800e4a4:	9303      	str	r3, [sp, #12]
 800e4a6:	688b      	ldr	r3, [r1, #8]
 800e4a8:	1e5a      	subs	r2, r3, #1
 800e4aa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e4ae:	bf83      	ittte	hi
 800e4b0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e4b4:	195b      	addhi	r3, r3, r5
 800e4b6:	9302      	strhi	r3, [sp, #8]
 800e4b8:	2300      	movls	r3, #0
 800e4ba:	bf86      	itte	hi
 800e4bc:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e4c0:	608b      	strhi	r3, [r1, #8]
 800e4c2:	9302      	strls	r3, [sp, #8]
 800e4c4:	680b      	ldr	r3, [r1, #0]
 800e4c6:	468b      	mov	fp, r1
 800e4c8:	2500      	movs	r5, #0
 800e4ca:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e4ce:	f84b 3b1c 	str.w	r3, [fp], #28
 800e4d2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e4d6:	4680      	mov	r8, r0
 800e4d8:	460c      	mov	r4, r1
 800e4da:	465e      	mov	r6, fp
 800e4dc:	46aa      	mov	sl, r5
 800e4de:	46a9      	mov	r9, r5
 800e4e0:	9501      	str	r5, [sp, #4]
 800e4e2:	68a2      	ldr	r2, [r4, #8]
 800e4e4:	b152      	cbz	r2, 800e4fc <_scanf_float+0x60>
 800e4e6:	683b      	ldr	r3, [r7, #0]
 800e4e8:	781b      	ldrb	r3, [r3, #0]
 800e4ea:	2b4e      	cmp	r3, #78	; 0x4e
 800e4ec:	d864      	bhi.n	800e5b8 <_scanf_float+0x11c>
 800e4ee:	2b40      	cmp	r3, #64	; 0x40
 800e4f0:	d83c      	bhi.n	800e56c <_scanf_float+0xd0>
 800e4f2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e4f6:	b2c8      	uxtb	r0, r1
 800e4f8:	280e      	cmp	r0, #14
 800e4fa:	d93a      	bls.n	800e572 <_scanf_float+0xd6>
 800e4fc:	f1b9 0f00 	cmp.w	r9, #0
 800e500:	d003      	beq.n	800e50a <_scanf_float+0x6e>
 800e502:	6823      	ldr	r3, [r4, #0]
 800e504:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e508:	6023      	str	r3, [r4, #0]
 800e50a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e50e:	f1ba 0f01 	cmp.w	sl, #1
 800e512:	f200 8113 	bhi.w	800e73c <_scanf_float+0x2a0>
 800e516:	455e      	cmp	r6, fp
 800e518:	f200 8105 	bhi.w	800e726 <_scanf_float+0x28a>
 800e51c:	2501      	movs	r5, #1
 800e51e:	4628      	mov	r0, r5
 800e520:	b007      	add	sp, #28
 800e522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e526:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e52a:	2a0d      	cmp	r2, #13
 800e52c:	d8e6      	bhi.n	800e4fc <_scanf_float+0x60>
 800e52e:	a101      	add	r1, pc, #4	; (adr r1, 800e534 <_scanf_float+0x98>)
 800e530:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e534:	0800e673 	.word	0x0800e673
 800e538:	0800e4fd 	.word	0x0800e4fd
 800e53c:	0800e4fd 	.word	0x0800e4fd
 800e540:	0800e4fd 	.word	0x0800e4fd
 800e544:	0800e6d3 	.word	0x0800e6d3
 800e548:	0800e6ab 	.word	0x0800e6ab
 800e54c:	0800e4fd 	.word	0x0800e4fd
 800e550:	0800e4fd 	.word	0x0800e4fd
 800e554:	0800e681 	.word	0x0800e681
 800e558:	0800e4fd 	.word	0x0800e4fd
 800e55c:	0800e4fd 	.word	0x0800e4fd
 800e560:	0800e4fd 	.word	0x0800e4fd
 800e564:	0800e4fd 	.word	0x0800e4fd
 800e568:	0800e639 	.word	0x0800e639
 800e56c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e570:	e7db      	b.n	800e52a <_scanf_float+0x8e>
 800e572:	290e      	cmp	r1, #14
 800e574:	d8c2      	bhi.n	800e4fc <_scanf_float+0x60>
 800e576:	a001      	add	r0, pc, #4	; (adr r0, 800e57c <_scanf_float+0xe0>)
 800e578:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e57c:	0800e62b 	.word	0x0800e62b
 800e580:	0800e4fd 	.word	0x0800e4fd
 800e584:	0800e62b 	.word	0x0800e62b
 800e588:	0800e6bf 	.word	0x0800e6bf
 800e58c:	0800e4fd 	.word	0x0800e4fd
 800e590:	0800e5d9 	.word	0x0800e5d9
 800e594:	0800e615 	.word	0x0800e615
 800e598:	0800e615 	.word	0x0800e615
 800e59c:	0800e615 	.word	0x0800e615
 800e5a0:	0800e615 	.word	0x0800e615
 800e5a4:	0800e615 	.word	0x0800e615
 800e5a8:	0800e615 	.word	0x0800e615
 800e5ac:	0800e615 	.word	0x0800e615
 800e5b0:	0800e615 	.word	0x0800e615
 800e5b4:	0800e615 	.word	0x0800e615
 800e5b8:	2b6e      	cmp	r3, #110	; 0x6e
 800e5ba:	d809      	bhi.n	800e5d0 <_scanf_float+0x134>
 800e5bc:	2b60      	cmp	r3, #96	; 0x60
 800e5be:	d8b2      	bhi.n	800e526 <_scanf_float+0x8a>
 800e5c0:	2b54      	cmp	r3, #84	; 0x54
 800e5c2:	d077      	beq.n	800e6b4 <_scanf_float+0x218>
 800e5c4:	2b59      	cmp	r3, #89	; 0x59
 800e5c6:	d199      	bne.n	800e4fc <_scanf_float+0x60>
 800e5c8:	2d07      	cmp	r5, #7
 800e5ca:	d197      	bne.n	800e4fc <_scanf_float+0x60>
 800e5cc:	2508      	movs	r5, #8
 800e5ce:	e029      	b.n	800e624 <_scanf_float+0x188>
 800e5d0:	2b74      	cmp	r3, #116	; 0x74
 800e5d2:	d06f      	beq.n	800e6b4 <_scanf_float+0x218>
 800e5d4:	2b79      	cmp	r3, #121	; 0x79
 800e5d6:	e7f6      	b.n	800e5c6 <_scanf_float+0x12a>
 800e5d8:	6821      	ldr	r1, [r4, #0]
 800e5da:	05c8      	lsls	r0, r1, #23
 800e5dc:	d51a      	bpl.n	800e614 <_scanf_float+0x178>
 800e5de:	9b02      	ldr	r3, [sp, #8]
 800e5e0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e5e4:	6021      	str	r1, [r4, #0]
 800e5e6:	f109 0901 	add.w	r9, r9, #1
 800e5ea:	b11b      	cbz	r3, 800e5f4 <_scanf_float+0x158>
 800e5ec:	3b01      	subs	r3, #1
 800e5ee:	3201      	adds	r2, #1
 800e5f0:	9302      	str	r3, [sp, #8]
 800e5f2:	60a2      	str	r2, [r4, #8]
 800e5f4:	68a3      	ldr	r3, [r4, #8]
 800e5f6:	3b01      	subs	r3, #1
 800e5f8:	60a3      	str	r3, [r4, #8]
 800e5fa:	6923      	ldr	r3, [r4, #16]
 800e5fc:	3301      	adds	r3, #1
 800e5fe:	6123      	str	r3, [r4, #16]
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	3b01      	subs	r3, #1
 800e604:	2b00      	cmp	r3, #0
 800e606:	607b      	str	r3, [r7, #4]
 800e608:	f340 8084 	ble.w	800e714 <_scanf_float+0x278>
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	3301      	adds	r3, #1
 800e610:	603b      	str	r3, [r7, #0]
 800e612:	e766      	b.n	800e4e2 <_scanf_float+0x46>
 800e614:	eb1a 0f05 	cmn.w	sl, r5
 800e618:	f47f af70 	bne.w	800e4fc <_scanf_float+0x60>
 800e61c:	6822      	ldr	r2, [r4, #0]
 800e61e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e622:	6022      	str	r2, [r4, #0]
 800e624:	f806 3b01 	strb.w	r3, [r6], #1
 800e628:	e7e4      	b.n	800e5f4 <_scanf_float+0x158>
 800e62a:	6822      	ldr	r2, [r4, #0]
 800e62c:	0610      	lsls	r0, r2, #24
 800e62e:	f57f af65 	bpl.w	800e4fc <_scanf_float+0x60>
 800e632:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e636:	e7f4      	b.n	800e622 <_scanf_float+0x186>
 800e638:	f1ba 0f00 	cmp.w	sl, #0
 800e63c:	d10e      	bne.n	800e65c <_scanf_float+0x1c0>
 800e63e:	f1b9 0f00 	cmp.w	r9, #0
 800e642:	d10e      	bne.n	800e662 <_scanf_float+0x1c6>
 800e644:	6822      	ldr	r2, [r4, #0]
 800e646:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e64a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e64e:	d108      	bne.n	800e662 <_scanf_float+0x1c6>
 800e650:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e654:	6022      	str	r2, [r4, #0]
 800e656:	f04f 0a01 	mov.w	sl, #1
 800e65a:	e7e3      	b.n	800e624 <_scanf_float+0x188>
 800e65c:	f1ba 0f02 	cmp.w	sl, #2
 800e660:	d055      	beq.n	800e70e <_scanf_float+0x272>
 800e662:	2d01      	cmp	r5, #1
 800e664:	d002      	beq.n	800e66c <_scanf_float+0x1d0>
 800e666:	2d04      	cmp	r5, #4
 800e668:	f47f af48 	bne.w	800e4fc <_scanf_float+0x60>
 800e66c:	3501      	adds	r5, #1
 800e66e:	b2ed      	uxtb	r5, r5
 800e670:	e7d8      	b.n	800e624 <_scanf_float+0x188>
 800e672:	f1ba 0f01 	cmp.w	sl, #1
 800e676:	f47f af41 	bne.w	800e4fc <_scanf_float+0x60>
 800e67a:	f04f 0a02 	mov.w	sl, #2
 800e67e:	e7d1      	b.n	800e624 <_scanf_float+0x188>
 800e680:	b97d      	cbnz	r5, 800e6a2 <_scanf_float+0x206>
 800e682:	f1b9 0f00 	cmp.w	r9, #0
 800e686:	f47f af3c 	bne.w	800e502 <_scanf_float+0x66>
 800e68a:	6822      	ldr	r2, [r4, #0]
 800e68c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e690:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e694:	f47f af39 	bne.w	800e50a <_scanf_float+0x6e>
 800e698:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e69c:	6022      	str	r2, [r4, #0]
 800e69e:	2501      	movs	r5, #1
 800e6a0:	e7c0      	b.n	800e624 <_scanf_float+0x188>
 800e6a2:	2d03      	cmp	r5, #3
 800e6a4:	d0e2      	beq.n	800e66c <_scanf_float+0x1d0>
 800e6a6:	2d05      	cmp	r5, #5
 800e6a8:	e7de      	b.n	800e668 <_scanf_float+0x1cc>
 800e6aa:	2d02      	cmp	r5, #2
 800e6ac:	f47f af26 	bne.w	800e4fc <_scanf_float+0x60>
 800e6b0:	2503      	movs	r5, #3
 800e6b2:	e7b7      	b.n	800e624 <_scanf_float+0x188>
 800e6b4:	2d06      	cmp	r5, #6
 800e6b6:	f47f af21 	bne.w	800e4fc <_scanf_float+0x60>
 800e6ba:	2507      	movs	r5, #7
 800e6bc:	e7b2      	b.n	800e624 <_scanf_float+0x188>
 800e6be:	6822      	ldr	r2, [r4, #0]
 800e6c0:	0591      	lsls	r1, r2, #22
 800e6c2:	f57f af1b 	bpl.w	800e4fc <_scanf_float+0x60>
 800e6c6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e6ca:	6022      	str	r2, [r4, #0]
 800e6cc:	f8cd 9004 	str.w	r9, [sp, #4]
 800e6d0:	e7a8      	b.n	800e624 <_scanf_float+0x188>
 800e6d2:	6822      	ldr	r2, [r4, #0]
 800e6d4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e6d8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e6dc:	d006      	beq.n	800e6ec <_scanf_float+0x250>
 800e6de:	0550      	lsls	r0, r2, #21
 800e6e0:	f57f af0c 	bpl.w	800e4fc <_scanf_float+0x60>
 800e6e4:	f1b9 0f00 	cmp.w	r9, #0
 800e6e8:	f43f af0f 	beq.w	800e50a <_scanf_float+0x6e>
 800e6ec:	0591      	lsls	r1, r2, #22
 800e6ee:	bf58      	it	pl
 800e6f0:	9901      	ldrpl	r1, [sp, #4]
 800e6f2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e6f6:	bf58      	it	pl
 800e6f8:	eba9 0101 	subpl.w	r1, r9, r1
 800e6fc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e700:	bf58      	it	pl
 800e702:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e706:	6022      	str	r2, [r4, #0]
 800e708:	f04f 0900 	mov.w	r9, #0
 800e70c:	e78a      	b.n	800e624 <_scanf_float+0x188>
 800e70e:	f04f 0a03 	mov.w	sl, #3
 800e712:	e787      	b.n	800e624 <_scanf_float+0x188>
 800e714:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e718:	4639      	mov	r1, r7
 800e71a:	4640      	mov	r0, r8
 800e71c:	4798      	blx	r3
 800e71e:	2800      	cmp	r0, #0
 800e720:	f43f aedf 	beq.w	800e4e2 <_scanf_float+0x46>
 800e724:	e6ea      	b.n	800e4fc <_scanf_float+0x60>
 800e726:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e72a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e72e:	463a      	mov	r2, r7
 800e730:	4640      	mov	r0, r8
 800e732:	4798      	blx	r3
 800e734:	6923      	ldr	r3, [r4, #16]
 800e736:	3b01      	subs	r3, #1
 800e738:	6123      	str	r3, [r4, #16]
 800e73a:	e6ec      	b.n	800e516 <_scanf_float+0x7a>
 800e73c:	1e6b      	subs	r3, r5, #1
 800e73e:	2b06      	cmp	r3, #6
 800e740:	d825      	bhi.n	800e78e <_scanf_float+0x2f2>
 800e742:	2d02      	cmp	r5, #2
 800e744:	d836      	bhi.n	800e7b4 <_scanf_float+0x318>
 800e746:	455e      	cmp	r6, fp
 800e748:	f67f aee8 	bls.w	800e51c <_scanf_float+0x80>
 800e74c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e750:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e754:	463a      	mov	r2, r7
 800e756:	4640      	mov	r0, r8
 800e758:	4798      	blx	r3
 800e75a:	6923      	ldr	r3, [r4, #16]
 800e75c:	3b01      	subs	r3, #1
 800e75e:	6123      	str	r3, [r4, #16]
 800e760:	e7f1      	b.n	800e746 <_scanf_float+0x2aa>
 800e762:	9802      	ldr	r0, [sp, #8]
 800e764:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e768:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800e76c:	9002      	str	r0, [sp, #8]
 800e76e:	463a      	mov	r2, r7
 800e770:	4640      	mov	r0, r8
 800e772:	4798      	blx	r3
 800e774:	6923      	ldr	r3, [r4, #16]
 800e776:	3b01      	subs	r3, #1
 800e778:	6123      	str	r3, [r4, #16]
 800e77a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e77e:	fa5f fa8a 	uxtb.w	sl, sl
 800e782:	f1ba 0f02 	cmp.w	sl, #2
 800e786:	d1ec      	bne.n	800e762 <_scanf_float+0x2c6>
 800e788:	3d03      	subs	r5, #3
 800e78a:	b2ed      	uxtb	r5, r5
 800e78c:	1b76      	subs	r6, r6, r5
 800e78e:	6823      	ldr	r3, [r4, #0]
 800e790:	05da      	lsls	r2, r3, #23
 800e792:	d52f      	bpl.n	800e7f4 <_scanf_float+0x358>
 800e794:	055b      	lsls	r3, r3, #21
 800e796:	d510      	bpl.n	800e7ba <_scanf_float+0x31e>
 800e798:	455e      	cmp	r6, fp
 800e79a:	f67f aebf 	bls.w	800e51c <_scanf_float+0x80>
 800e79e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e7a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e7a6:	463a      	mov	r2, r7
 800e7a8:	4640      	mov	r0, r8
 800e7aa:	4798      	blx	r3
 800e7ac:	6923      	ldr	r3, [r4, #16]
 800e7ae:	3b01      	subs	r3, #1
 800e7b0:	6123      	str	r3, [r4, #16]
 800e7b2:	e7f1      	b.n	800e798 <_scanf_float+0x2fc>
 800e7b4:	46aa      	mov	sl, r5
 800e7b6:	9602      	str	r6, [sp, #8]
 800e7b8:	e7df      	b.n	800e77a <_scanf_float+0x2de>
 800e7ba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e7be:	6923      	ldr	r3, [r4, #16]
 800e7c0:	2965      	cmp	r1, #101	; 0x65
 800e7c2:	f103 33ff 	add.w	r3, r3, #4294967295
 800e7c6:	f106 35ff 	add.w	r5, r6, #4294967295
 800e7ca:	6123      	str	r3, [r4, #16]
 800e7cc:	d00c      	beq.n	800e7e8 <_scanf_float+0x34c>
 800e7ce:	2945      	cmp	r1, #69	; 0x45
 800e7d0:	d00a      	beq.n	800e7e8 <_scanf_float+0x34c>
 800e7d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e7d6:	463a      	mov	r2, r7
 800e7d8:	4640      	mov	r0, r8
 800e7da:	4798      	blx	r3
 800e7dc:	6923      	ldr	r3, [r4, #16]
 800e7de:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e7e2:	3b01      	subs	r3, #1
 800e7e4:	1eb5      	subs	r5, r6, #2
 800e7e6:	6123      	str	r3, [r4, #16]
 800e7e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e7ec:	463a      	mov	r2, r7
 800e7ee:	4640      	mov	r0, r8
 800e7f0:	4798      	blx	r3
 800e7f2:	462e      	mov	r6, r5
 800e7f4:	6825      	ldr	r5, [r4, #0]
 800e7f6:	f015 0510 	ands.w	r5, r5, #16
 800e7fa:	d159      	bne.n	800e8b0 <_scanf_float+0x414>
 800e7fc:	7035      	strb	r5, [r6, #0]
 800e7fe:	6823      	ldr	r3, [r4, #0]
 800e800:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e808:	d11b      	bne.n	800e842 <_scanf_float+0x3a6>
 800e80a:	9b01      	ldr	r3, [sp, #4]
 800e80c:	454b      	cmp	r3, r9
 800e80e:	eba3 0209 	sub.w	r2, r3, r9
 800e812:	d123      	bne.n	800e85c <_scanf_float+0x3c0>
 800e814:	2200      	movs	r2, #0
 800e816:	4659      	mov	r1, fp
 800e818:	4640      	mov	r0, r8
 800e81a:	f000 fe97 	bl	800f54c <_strtod_r>
 800e81e:	6822      	ldr	r2, [r4, #0]
 800e820:	9b03      	ldr	r3, [sp, #12]
 800e822:	f012 0f02 	tst.w	r2, #2
 800e826:	ec57 6b10 	vmov	r6, r7, d0
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	d021      	beq.n	800e872 <_scanf_float+0x3d6>
 800e82e:	9903      	ldr	r1, [sp, #12]
 800e830:	1d1a      	adds	r2, r3, #4
 800e832:	600a      	str	r2, [r1, #0]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	e9c3 6700 	strd	r6, r7, [r3]
 800e83a:	68e3      	ldr	r3, [r4, #12]
 800e83c:	3301      	adds	r3, #1
 800e83e:	60e3      	str	r3, [r4, #12]
 800e840:	e66d      	b.n	800e51e <_scanf_float+0x82>
 800e842:	9b04      	ldr	r3, [sp, #16]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d0e5      	beq.n	800e814 <_scanf_float+0x378>
 800e848:	9905      	ldr	r1, [sp, #20]
 800e84a:	230a      	movs	r3, #10
 800e84c:	462a      	mov	r2, r5
 800e84e:	3101      	adds	r1, #1
 800e850:	4640      	mov	r0, r8
 800e852:	f000 ff03 	bl	800f65c <_strtol_r>
 800e856:	9b04      	ldr	r3, [sp, #16]
 800e858:	9e05      	ldr	r6, [sp, #20]
 800e85a:	1ac2      	subs	r2, r0, r3
 800e85c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e860:	429e      	cmp	r6, r3
 800e862:	bf28      	it	cs
 800e864:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800e868:	4912      	ldr	r1, [pc, #72]	; (800e8b4 <_scanf_float+0x418>)
 800e86a:	4630      	mov	r0, r6
 800e86c:	f000 f82c 	bl	800e8c8 <siprintf>
 800e870:	e7d0      	b.n	800e814 <_scanf_float+0x378>
 800e872:	9903      	ldr	r1, [sp, #12]
 800e874:	f012 0f04 	tst.w	r2, #4
 800e878:	f103 0204 	add.w	r2, r3, #4
 800e87c:	600a      	str	r2, [r1, #0]
 800e87e:	d1d9      	bne.n	800e834 <_scanf_float+0x398>
 800e880:	f8d3 8000 	ldr.w	r8, [r3]
 800e884:	ee10 2a10 	vmov	r2, s0
 800e888:	ee10 0a10 	vmov	r0, s0
 800e88c:	463b      	mov	r3, r7
 800e88e:	4639      	mov	r1, r7
 800e890:	f7f2 f94c 	bl	8000b2c <__aeabi_dcmpun>
 800e894:	b128      	cbz	r0, 800e8a2 <_scanf_float+0x406>
 800e896:	4808      	ldr	r0, [pc, #32]	; (800e8b8 <_scanf_float+0x41c>)
 800e898:	f000 f810 	bl	800e8bc <nanf>
 800e89c:	ed88 0a00 	vstr	s0, [r8]
 800e8a0:	e7cb      	b.n	800e83a <_scanf_float+0x39e>
 800e8a2:	4630      	mov	r0, r6
 800e8a4:	4639      	mov	r1, r7
 800e8a6:	f7f2 f99f 	bl	8000be8 <__aeabi_d2f>
 800e8aa:	f8c8 0000 	str.w	r0, [r8]
 800e8ae:	e7c4      	b.n	800e83a <_scanf_float+0x39e>
 800e8b0:	2500      	movs	r5, #0
 800e8b2:	e634      	b.n	800e51e <_scanf_float+0x82>
 800e8b4:	08013a24 	.word	0x08013a24
 800e8b8:	08013e30 	.word	0x08013e30

0800e8bc <nanf>:
 800e8bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e8c4 <nanf+0x8>
 800e8c0:	4770      	bx	lr
 800e8c2:	bf00      	nop
 800e8c4:	7fc00000 	.word	0x7fc00000

0800e8c8 <siprintf>:
 800e8c8:	b40e      	push	{r1, r2, r3}
 800e8ca:	b500      	push	{lr}
 800e8cc:	b09c      	sub	sp, #112	; 0x70
 800e8ce:	ab1d      	add	r3, sp, #116	; 0x74
 800e8d0:	9002      	str	r0, [sp, #8]
 800e8d2:	9006      	str	r0, [sp, #24]
 800e8d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e8d8:	4809      	ldr	r0, [pc, #36]	; (800e900 <siprintf+0x38>)
 800e8da:	9107      	str	r1, [sp, #28]
 800e8dc:	9104      	str	r1, [sp, #16]
 800e8de:	4909      	ldr	r1, [pc, #36]	; (800e904 <siprintf+0x3c>)
 800e8e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8e4:	9105      	str	r1, [sp, #20]
 800e8e6:	6800      	ldr	r0, [r0, #0]
 800e8e8:	9301      	str	r3, [sp, #4]
 800e8ea:	a902      	add	r1, sp, #8
 800e8ec:	f002 fed4 	bl	8011698 <_svfiprintf_r>
 800e8f0:	9b02      	ldr	r3, [sp, #8]
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	701a      	strb	r2, [r3, #0]
 800e8f6:	b01c      	add	sp, #112	; 0x70
 800e8f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e8fc:	b003      	add	sp, #12
 800e8fe:	4770      	bx	lr
 800e900:	20000010 	.word	0x20000010
 800e904:	ffff0208 	.word	0xffff0208

0800e908 <sulp>:
 800e908:	b570      	push	{r4, r5, r6, lr}
 800e90a:	4604      	mov	r4, r0
 800e90c:	460d      	mov	r5, r1
 800e90e:	ec45 4b10 	vmov	d0, r4, r5
 800e912:	4616      	mov	r6, r2
 800e914:	f002 fc1e 	bl	8011154 <__ulp>
 800e918:	ec51 0b10 	vmov	r0, r1, d0
 800e91c:	b17e      	cbz	r6, 800e93e <sulp+0x36>
 800e91e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e922:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e926:	2b00      	cmp	r3, #0
 800e928:	dd09      	ble.n	800e93e <sulp+0x36>
 800e92a:	051b      	lsls	r3, r3, #20
 800e92c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e930:	2400      	movs	r4, #0
 800e932:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e936:	4622      	mov	r2, r4
 800e938:	462b      	mov	r3, r5
 800e93a:	f7f1 fe5d 	bl	80005f8 <__aeabi_dmul>
 800e93e:	bd70      	pop	{r4, r5, r6, pc}

0800e940 <_strtod_l>:
 800e940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e944:	ed2d 8b02 	vpush	{d8}
 800e948:	b09d      	sub	sp, #116	; 0x74
 800e94a:	461f      	mov	r7, r3
 800e94c:	2300      	movs	r3, #0
 800e94e:	9318      	str	r3, [sp, #96]	; 0x60
 800e950:	4ba2      	ldr	r3, [pc, #648]	; (800ebdc <_strtod_l+0x29c>)
 800e952:	9213      	str	r2, [sp, #76]	; 0x4c
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	9305      	str	r3, [sp, #20]
 800e958:	4604      	mov	r4, r0
 800e95a:	4618      	mov	r0, r3
 800e95c:	4688      	mov	r8, r1
 800e95e:	f7f1 fc37 	bl	80001d0 <strlen>
 800e962:	f04f 0a00 	mov.w	sl, #0
 800e966:	4605      	mov	r5, r0
 800e968:	f04f 0b00 	mov.w	fp, #0
 800e96c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e970:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e972:	781a      	ldrb	r2, [r3, #0]
 800e974:	2a2b      	cmp	r2, #43	; 0x2b
 800e976:	d04e      	beq.n	800ea16 <_strtod_l+0xd6>
 800e978:	d83b      	bhi.n	800e9f2 <_strtod_l+0xb2>
 800e97a:	2a0d      	cmp	r2, #13
 800e97c:	d834      	bhi.n	800e9e8 <_strtod_l+0xa8>
 800e97e:	2a08      	cmp	r2, #8
 800e980:	d834      	bhi.n	800e9ec <_strtod_l+0xac>
 800e982:	2a00      	cmp	r2, #0
 800e984:	d03e      	beq.n	800ea04 <_strtod_l+0xc4>
 800e986:	2300      	movs	r3, #0
 800e988:	930a      	str	r3, [sp, #40]	; 0x28
 800e98a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e98c:	7833      	ldrb	r3, [r6, #0]
 800e98e:	2b30      	cmp	r3, #48	; 0x30
 800e990:	f040 80b0 	bne.w	800eaf4 <_strtod_l+0x1b4>
 800e994:	7873      	ldrb	r3, [r6, #1]
 800e996:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e99a:	2b58      	cmp	r3, #88	; 0x58
 800e99c:	d168      	bne.n	800ea70 <_strtod_l+0x130>
 800e99e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9a0:	9301      	str	r3, [sp, #4]
 800e9a2:	ab18      	add	r3, sp, #96	; 0x60
 800e9a4:	9702      	str	r7, [sp, #8]
 800e9a6:	9300      	str	r3, [sp, #0]
 800e9a8:	4a8d      	ldr	r2, [pc, #564]	; (800ebe0 <_strtod_l+0x2a0>)
 800e9aa:	ab19      	add	r3, sp, #100	; 0x64
 800e9ac:	a917      	add	r1, sp, #92	; 0x5c
 800e9ae:	4620      	mov	r0, r4
 800e9b0:	f001 fd38 	bl	8010424 <__gethex>
 800e9b4:	f010 0707 	ands.w	r7, r0, #7
 800e9b8:	4605      	mov	r5, r0
 800e9ba:	d005      	beq.n	800e9c8 <_strtod_l+0x88>
 800e9bc:	2f06      	cmp	r7, #6
 800e9be:	d12c      	bne.n	800ea1a <_strtod_l+0xda>
 800e9c0:	3601      	adds	r6, #1
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	9617      	str	r6, [sp, #92]	; 0x5c
 800e9c6:	930a      	str	r3, [sp, #40]	; 0x28
 800e9c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	f040 8590 	bne.w	800f4f0 <_strtod_l+0xbb0>
 800e9d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9d2:	b1eb      	cbz	r3, 800ea10 <_strtod_l+0xd0>
 800e9d4:	4652      	mov	r2, sl
 800e9d6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e9da:	ec43 2b10 	vmov	d0, r2, r3
 800e9de:	b01d      	add	sp, #116	; 0x74
 800e9e0:	ecbd 8b02 	vpop	{d8}
 800e9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9e8:	2a20      	cmp	r2, #32
 800e9ea:	d1cc      	bne.n	800e986 <_strtod_l+0x46>
 800e9ec:	3301      	adds	r3, #1
 800e9ee:	9317      	str	r3, [sp, #92]	; 0x5c
 800e9f0:	e7be      	b.n	800e970 <_strtod_l+0x30>
 800e9f2:	2a2d      	cmp	r2, #45	; 0x2d
 800e9f4:	d1c7      	bne.n	800e986 <_strtod_l+0x46>
 800e9f6:	2201      	movs	r2, #1
 800e9f8:	920a      	str	r2, [sp, #40]	; 0x28
 800e9fa:	1c5a      	adds	r2, r3, #1
 800e9fc:	9217      	str	r2, [sp, #92]	; 0x5c
 800e9fe:	785b      	ldrb	r3, [r3, #1]
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d1c2      	bne.n	800e98a <_strtod_l+0x4a>
 800ea04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ea06:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	f040 856e 	bne.w	800f4ec <_strtod_l+0xbac>
 800ea10:	4652      	mov	r2, sl
 800ea12:	465b      	mov	r3, fp
 800ea14:	e7e1      	b.n	800e9da <_strtod_l+0x9a>
 800ea16:	2200      	movs	r2, #0
 800ea18:	e7ee      	b.n	800e9f8 <_strtod_l+0xb8>
 800ea1a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ea1c:	b13a      	cbz	r2, 800ea2e <_strtod_l+0xee>
 800ea1e:	2135      	movs	r1, #53	; 0x35
 800ea20:	a81a      	add	r0, sp, #104	; 0x68
 800ea22:	f002 fca2 	bl	801136a <__copybits>
 800ea26:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ea28:	4620      	mov	r0, r4
 800ea2a:	f002 f861 	bl	8010af0 <_Bfree>
 800ea2e:	3f01      	subs	r7, #1
 800ea30:	2f04      	cmp	r7, #4
 800ea32:	d806      	bhi.n	800ea42 <_strtod_l+0x102>
 800ea34:	e8df f007 	tbb	[pc, r7]
 800ea38:	1714030a 	.word	0x1714030a
 800ea3c:	0a          	.byte	0x0a
 800ea3d:	00          	.byte	0x00
 800ea3e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800ea42:	0728      	lsls	r0, r5, #28
 800ea44:	d5c0      	bpl.n	800e9c8 <_strtod_l+0x88>
 800ea46:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ea4a:	e7bd      	b.n	800e9c8 <_strtod_l+0x88>
 800ea4c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800ea50:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ea52:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ea56:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ea5a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ea5e:	e7f0      	b.n	800ea42 <_strtod_l+0x102>
 800ea60:	f8df b180 	ldr.w	fp, [pc, #384]	; 800ebe4 <_strtod_l+0x2a4>
 800ea64:	e7ed      	b.n	800ea42 <_strtod_l+0x102>
 800ea66:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ea6a:	f04f 3aff 	mov.w	sl, #4294967295
 800ea6e:	e7e8      	b.n	800ea42 <_strtod_l+0x102>
 800ea70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ea72:	1c5a      	adds	r2, r3, #1
 800ea74:	9217      	str	r2, [sp, #92]	; 0x5c
 800ea76:	785b      	ldrb	r3, [r3, #1]
 800ea78:	2b30      	cmp	r3, #48	; 0x30
 800ea7a:	d0f9      	beq.n	800ea70 <_strtod_l+0x130>
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d0a3      	beq.n	800e9c8 <_strtod_l+0x88>
 800ea80:	2301      	movs	r3, #1
 800ea82:	f04f 0900 	mov.w	r9, #0
 800ea86:	9304      	str	r3, [sp, #16]
 800ea88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ea8a:	9308      	str	r3, [sp, #32]
 800ea8c:	f8cd 901c 	str.w	r9, [sp, #28]
 800ea90:	464f      	mov	r7, r9
 800ea92:	220a      	movs	r2, #10
 800ea94:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ea96:	7806      	ldrb	r6, [r0, #0]
 800ea98:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ea9c:	b2d9      	uxtb	r1, r3
 800ea9e:	2909      	cmp	r1, #9
 800eaa0:	d92a      	bls.n	800eaf8 <_strtod_l+0x1b8>
 800eaa2:	9905      	ldr	r1, [sp, #20]
 800eaa4:	462a      	mov	r2, r5
 800eaa6:	f002 ff0f 	bl	80118c8 <strncmp>
 800eaaa:	b398      	cbz	r0, 800eb14 <_strtod_l+0x1d4>
 800eaac:	2000      	movs	r0, #0
 800eaae:	4632      	mov	r2, r6
 800eab0:	463d      	mov	r5, r7
 800eab2:	9005      	str	r0, [sp, #20]
 800eab4:	4603      	mov	r3, r0
 800eab6:	2a65      	cmp	r2, #101	; 0x65
 800eab8:	d001      	beq.n	800eabe <_strtod_l+0x17e>
 800eaba:	2a45      	cmp	r2, #69	; 0x45
 800eabc:	d118      	bne.n	800eaf0 <_strtod_l+0x1b0>
 800eabe:	b91d      	cbnz	r5, 800eac8 <_strtod_l+0x188>
 800eac0:	9a04      	ldr	r2, [sp, #16]
 800eac2:	4302      	orrs	r2, r0
 800eac4:	d09e      	beq.n	800ea04 <_strtod_l+0xc4>
 800eac6:	2500      	movs	r5, #0
 800eac8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800eacc:	f108 0201 	add.w	r2, r8, #1
 800ead0:	9217      	str	r2, [sp, #92]	; 0x5c
 800ead2:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ead6:	2a2b      	cmp	r2, #43	; 0x2b
 800ead8:	d075      	beq.n	800ebc6 <_strtod_l+0x286>
 800eada:	2a2d      	cmp	r2, #45	; 0x2d
 800eadc:	d07b      	beq.n	800ebd6 <_strtod_l+0x296>
 800eade:	f04f 0c00 	mov.w	ip, #0
 800eae2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800eae6:	2909      	cmp	r1, #9
 800eae8:	f240 8082 	bls.w	800ebf0 <_strtod_l+0x2b0>
 800eaec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800eaf0:	2600      	movs	r6, #0
 800eaf2:	e09d      	b.n	800ec30 <_strtod_l+0x2f0>
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	e7c4      	b.n	800ea82 <_strtod_l+0x142>
 800eaf8:	2f08      	cmp	r7, #8
 800eafa:	bfd8      	it	le
 800eafc:	9907      	ldrle	r1, [sp, #28]
 800eafe:	f100 0001 	add.w	r0, r0, #1
 800eb02:	bfda      	itte	le
 800eb04:	fb02 3301 	mlale	r3, r2, r1, r3
 800eb08:	9307      	strle	r3, [sp, #28]
 800eb0a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800eb0e:	3701      	adds	r7, #1
 800eb10:	9017      	str	r0, [sp, #92]	; 0x5c
 800eb12:	e7bf      	b.n	800ea94 <_strtod_l+0x154>
 800eb14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eb16:	195a      	adds	r2, r3, r5
 800eb18:	9217      	str	r2, [sp, #92]	; 0x5c
 800eb1a:	5d5a      	ldrb	r2, [r3, r5]
 800eb1c:	2f00      	cmp	r7, #0
 800eb1e:	d037      	beq.n	800eb90 <_strtod_l+0x250>
 800eb20:	9005      	str	r0, [sp, #20]
 800eb22:	463d      	mov	r5, r7
 800eb24:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800eb28:	2b09      	cmp	r3, #9
 800eb2a:	d912      	bls.n	800eb52 <_strtod_l+0x212>
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	e7c2      	b.n	800eab6 <_strtod_l+0x176>
 800eb30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eb32:	1c5a      	adds	r2, r3, #1
 800eb34:	9217      	str	r2, [sp, #92]	; 0x5c
 800eb36:	785a      	ldrb	r2, [r3, #1]
 800eb38:	3001      	adds	r0, #1
 800eb3a:	2a30      	cmp	r2, #48	; 0x30
 800eb3c:	d0f8      	beq.n	800eb30 <_strtod_l+0x1f0>
 800eb3e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800eb42:	2b08      	cmp	r3, #8
 800eb44:	f200 84d9 	bhi.w	800f4fa <_strtod_l+0xbba>
 800eb48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eb4a:	9005      	str	r0, [sp, #20]
 800eb4c:	2000      	movs	r0, #0
 800eb4e:	9308      	str	r3, [sp, #32]
 800eb50:	4605      	mov	r5, r0
 800eb52:	3a30      	subs	r2, #48	; 0x30
 800eb54:	f100 0301 	add.w	r3, r0, #1
 800eb58:	d014      	beq.n	800eb84 <_strtod_l+0x244>
 800eb5a:	9905      	ldr	r1, [sp, #20]
 800eb5c:	4419      	add	r1, r3
 800eb5e:	9105      	str	r1, [sp, #20]
 800eb60:	462b      	mov	r3, r5
 800eb62:	eb00 0e05 	add.w	lr, r0, r5
 800eb66:	210a      	movs	r1, #10
 800eb68:	4573      	cmp	r3, lr
 800eb6a:	d113      	bne.n	800eb94 <_strtod_l+0x254>
 800eb6c:	182b      	adds	r3, r5, r0
 800eb6e:	2b08      	cmp	r3, #8
 800eb70:	f105 0501 	add.w	r5, r5, #1
 800eb74:	4405      	add	r5, r0
 800eb76:	dc1c      	bgt.n	800ebb2 <_strtod_l+0x272>
 800eb78:	9907      	ldr	r1, [sp, #28]
 800eb7a:	230a      	movs	r3, #10
 800eb7c:	fb03 2301 	mla	r3, r3, r1, r2
 800eb80:	9307      	str	r3, [sp, #28]
 800eb82:	2300      	movs	r3, #0
 800eb84:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800eb86:	1c51      	adds	r1, r2, #1
 800eb88:	9117      	str	r1, [sp, #92]	; 0x5c
 800eb8a:	7852      	ldrb	r2, [r2, #1]
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	e7c9      	b.n	800eb24 <_strtod_l+0x1e4>
 800eb90:	4638      	mov	r0, r7
 800eb92:	e7d2      	b.n	800eb3a <_strtod_l+0x1fa>
 800eb94:	2b08      	cmp	r3, #8
 800eb96:	dc04      	bgt.n	800eba2 <_strtod_l+0x262>
 800eb98:	9e07      	ldr	r6, [sp, #28]
 800eb9a:	434e      	muls	r6, r1
 800eb9c:	9607      	str	r6, [sp, #28]
 800eb9e:	3301      	adds	r3, #1
 800eba0:	e7e2      	b.n	800eb68 <_strtod_l+0x228>
 800eba2:	f103 0c01 	add.w	ip, r3, #1
 800eba6:	f1bc 0f10 	cmp.w	ip, #16
 800ebaa:	bfd8      	it	le
 800ebac:	fb01 f909 	mulle.w	r9, r1, r9
 800ebb0:	e7f5      	b.n	800eb9e <_strtod_l+0x25e>
 800ebb2:	2d10      	cmp	r5, #16
 800ebb4:	bfdc      	itt	le
 800ebb6:	230a      	movle	r3, #10
 800ebb8:	fb03 2909 	mlale	r9, r3, r9, r2
 800ebbc:	e7e1      	b.n	800eb82 <_strtod_l+0x242>
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	9305      	str	r3, [sp, #20]
 800ebc2:	2301      	movs	r3, #1
 800ebc4:	e77c      	b.n	800eac0 <_strtod_l+0x180>
 800ebc6:	f04f 0c00 	mov.w	ip, #0
 800ebca:	f108 0202 	add.w	r2, r8, #2
 800ebce:	9217      	str	r2, [sp, #92]	; 0x5c
 800ebd0:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ebd4:	e785      	b.n	800eae2 <_strtod_l+0x1a2>
 800ebd6:	f04f 0c01 	mov.w	ip, #1
 800ebda:	e7f6      	b.n	800ebca <_strtod_l+0x28a>
 800ebdc:	08013c78 	.word	0x08013c78
 800ebe0:	08013a2c 	.word	0x08013a2c
 800ebe4:	7ff00000 	.word	0x7ff00000
 800ebe8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ebea:	1c51      	adds	r1, r2, #1
 800ebec:	9117      	str	r1, [sp, #92]	; 0x5c
 800ebee:	7852      	ldrb	r2, [r2, #1]
 800ebf0:	2a30      	cmp	r2, #48	; 0x30
 800ebf2:	d0f9      	beq.n	800ebe8 <_strtod_l+0x2a8>
 800ebf4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ebf8:	2908      	cmp	r1, #8
 800ebfa:	f63f af79 	bhi.w	800eaf0 <_strtod_l+0x1b0>
 800ebfe:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ec02:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ec04:	9206      	str	r2, [sp, #24]
 800ec06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ec08:	1c51      	adds	r1, r2, #1
 800ec0a:	9117      	str	r1, [sp, #92]	; 0x5c
 800ec0c:	7852      	ldrb	r2, [r2, #1]
 800ec0e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ec12:	2e09      	cmp	r6, #9
 800ec14:	d937      	bls.n	800ec86 <_strtod_l+0x346>
 800ec16:	9e06      	ldr	r6, [sp, #24]
 800ec18:	1b89      	subs	r1, r1, r6
 800ec1a:	2908      	cmp	r1, #8
 800ec1c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ec20:	dc02      	bgt.n	800ec28 <_strtod_l+0x2e8>
 800ec22:	4576      	cmp	r6, lr
 800ec24:	bfa8      	it	ge
 800ec26:	4676      	movge	r6, lr
 800ec28:	f1bc 0f00 	cmp.w	ip, #0
 800ec2c:	d000      	beq.n	800ec30 <_strtod_l+0x2f0>
 800ec2e:	4276      	negs	r6, r6
 800ec30:	2d00      	cmp	r5, #0
 800ec32:	d14d      	bne.n	800ecd0 <_strtod_l+0x390>
 800ec34:	9904      	ldr	r1, [sp, #16]
 800ec36:	4301      	orrs	r1, r0
 800ec38:	f47f aec6 	bne.w	800e9c8 <_strtod_l+0x88>
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	f47f aee1 	bne.w	800ea04 <_strtod_l+0xc4>
 800ec42:	2a69      	cmp	r2, #105	; 0x69
 800ec44:	d027      	beq.n	800ec96 <_strtod_l+0x356>
 800ec46:	dc24      	bgt.n	800ec92 <_strtod_l+0x352>
 800ec48:	2a49      	cmp	r2, #73	; 0x49
 800ec4a:	d024      	beq.n	800ec96 <_strtod_l+0x356>
 800ec4c:	2a4e      	cmp	r2, #78	; 0x4e
 800ec4e:	f47f aed9 	bne.w	800ea04 <_strtod_l+0xc4>
 800ec52:	499f      	ldr	r1, [pc, #636]	; (800eed0 <_strtod_l+0x590>)
 800ec54:	a817      	add	r0, sp, #92	; 0x5c
 800ec56:	f001 fe3d 	bl	80108d4 <__match>
 800ec5a:	2800      	cmp	r0, #0
 800ec5c:	f43f aed2 	beq.w	800ea04 <_strtod_l+0xc4>
 800ec60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ec62:	781b      	ldrb	r3, [r3, #0]
 800ec64:	2b28      	cmp	r3, #40	; 0x28
 800ec66:	d12d      	bne.n	800ecc4 <_strtod_l+0x384>
 800ec68:	499a      	ldr	r1, [pc, #616]	; (800eed4 <_strtod_l+0x594>)
 800ec6a:	aa1a      	add	r2, sp, #104	; 0x68
 800ec6c:	a817      	add	r0, sp, #92	; 0x5c
 800ec6e:	f001 fe45 	bl	80108fc <__hexnan>
 800ec72:	2805      	cmp	r0, #5
 800ec74:	d126      	bne.n	800ecc4 <_strtod_l+0x384>
 800ec76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ec78:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800ec7c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ec80:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ec84:	e6a0      	b.n	800e9c8 <_strtod_l+0x88>
 800ec86:	210a      	movs	r1, #10
 800ec88:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ec8c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ec90:	e7b9      	b.n	800ec06 <_strtod_l+0x2c6>
 800ec92:	2a6e      	cmp	r2, #110	; 0x6e
 800ec94:	e7db      	b.n	800ec4e <_strtod_l+0x30e>
 800ec96:	4990      	ldr	r1, [pc, #576]	; (800eed8 <_strtod_l+0x598>)
 800ec98:	a817      	add	r0, sp, #92	; 0x5c
 800ec9a:	f001 fe1b 	bl	80108d4 <__match>
 800ec9e:	2800      	cmp	r0, #0
 800eca0:	f43f aeb0 	beq.w	800ea04 <_strtod_l+0xc4>
 800eca4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eca6:	498d      	ldr	r1, [pc, #564]	; (800eedc <_strtod_l+0x59c>)
 800eca8:	3b01      	subs	r3, #1
 800ecaa:	a817      	add	r0, sp, #92	; 0x5c
 800ecac:	9317      	str	r3, [sp, #92]	; 0x5c
 800ecae:	f001 fe11 	bl	80108d4 <__match>
 800ecb2:	b910      	cbnz	r0, 800ecba <_strtod_l+0x37a>
 800ecb4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ecb6:	3301      	adds	r3, #1
 800ecb8:	9317      	str	r3, [sp, #92]	; 0x5c
 800ecba:	f8df b230 	ldr.w	fp, [pc, #560]	; 800eeec <_strtod_l+0x5ac>
 800ecbe:	f04f 0a00 	mov.w	sl, #0
 800ecc2:	e681      	b.n	800e9c8 <_strtod_l+0x88>
 800ecc4:	4886      	ldr	r0, [pc, #536]	; (800eee0 <_strtod_l+0x5a0>)
 800ecc6:	f002 fde7 	bl	8011898 <nan>
 800ecca:	ec5b ab10 	vmov	sl, fp, d0
 800ecce:	e67b      	b.n	800e9c8 <_strtod_l+0x88>
 800ecd0:	9b05      	ldr	r3, [sp, #20]
 800ecd2:	9807      	ldr	r0, [sp, #28]
 800ecd4:	1af3      	subs	r3, r6, r3
 800ecd6:	2f00      	cmp	r7, #0
 800ecd8:	bf08      	it	eq
 800ecda:	462f      	moveq	r7, r5
 800ecdc:	2d10      	cmp	r5, #16
 800ecde:	9306      	str	r3, [sp, #24]
 800ece0:	46a8      	mov	r8, r5
 800ece2:	bfa8      	it	ge
 800ece4:	f04f 0810 	movge.w	r8, #16
 800ece8:	f7f1 fc0c 	bl	8000504 <__aeabi_ui2d>
 800ecec:	2d09      	cmp	r5, #9
 800ecee:	4682      	mov	sl, r0
 800ecf0:	468b      	mov	fp, r1
 800ecf2:	dd13      	ble.n	800ed1c <_strtod_l+0x3dc>
 800ecf4:	4b7b      	ldr	r3, [pc, #492]	; (800eee4 <_strtod_l+0x5a4>)
 800ecf6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ecfa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ecfe:	f7f1 fc7b 	bl	80005f8 <__aeabi_dmul>
 800ed02:	4682      	mov	sl, r0
 800ed04:	4648      	mov	r0, r9
 800ed06:	468b      	mov	fp, r1
 800ed08:	f7f1 fbfc 	bl	8000504 <__aeabi_ui2d>
 800ed0c:	4602      	mov	r2, r0
 800ed0e:	460b      	mov	r3, r1
 800ed10:	4650      	mov	r0, sl
 800ed12:	4659      	mov	r1, fp
 800ed14:	f7f1 faba 	bl	800028c <__adddf3>
 800ed18:	4682      	mov	sl, r0
 800ed1a:	468b      	mov	fp, r1
 800ed1c:	2d0f      	cmp	r5, #15
 800ed1e:	dc38      	bgt.n	800ed92 <_strtod_l+0x452>
 800ed20:	9b06      	ldr	r3, [sp, #24]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	f43f ae50 	beq.w	800e9c8 <_strtod_l+0x88>
 800ed28:	dd24      	ble.n	800ed74 <_strtod_l+0x434>
 800ed2a:	2b16      	cmp	r3, #22
 800ed2c:	dc0b      	bgt.n	800ed46 <_strtod_l+0x406>
 800ed2e:	496d      	ldr	r1, [pc, #436]	; (800eee4 <_strtod_l+0x5a4>)
 800ed30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ed34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed38:	4652      	mov	r2, sl
 800ed3a:	465b      	mov	r3, fp
 800ed3c:	f7f1 fc5c 	bl	80005f8 <__aeabi_dmul>
 800ed40:	4682      	mov	sl, r0
 800ed42:	468b      	mov	fp, r1
 800ed44:	e640      	b.n	800e9c8 <_strtod_l+0x88>
 800ed46:	9a06      	ldr	r2, [sp, #24]
 800ed48:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ed4c:	4293      	cmp	r3, r2
 800ed4e:	db20      	blt.n	800ed92 <_strtod_l+0x452>
 800ed50:	4c64      	ldr	r4, [pc, #400]	; (800eee4 <_strtod_l+0x5a4>)
 800ed52:	f1c5 050f 	rsb	r5, r5, #15
 800ed56:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ed5a:	4652      	mov	r2, sl
 800ed5c:	465b      	mov	r3, fp
 800ed5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed62:	f7f1 fc49 	bl	80005f8 <__aeabi_dmul>
 800ed66:	9b06      	ldr	r3, [sp, #24]
 800ed68:	1b5d      	subs	r5, r3, r5
 800ed6a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ed6e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ed72:	e7e3      	b.n	800ed3c <_strtod_l+0x3fc>
 800ed74:	9b06      	ldr	r3, [sp, #24]
 800ed76:	3316      	adds	r3, #22
 800ed78:	db0b      	blt.n	800ed92 <_strtod_l+0x452>
 800ed7a:	9b05      	ldr	r3, [sp, #20]
 800ed7c:	1b9e      	subs	r6, r3, r6
 800ed7e:	4b59      	ldr	r3, [pc, #356]	; (800eee4 <_strtod_l+0x5a4>)
 800ed80:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ed84:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ed88:	4650      	mov	r0, sl
 800ed8a:	4659      	mov	r1, fp
 800ed8c:	f7f1 fd5e 	bl	800084c <__aeabi_ddiv>
 800ed90:	e7d6      	b.n	800ed40 <_strtod_l+0x400>
 800ed92:	9b06      	ldr	r3, [sp, #24]
 800ed94:	eba5 0808 	sub.w	r8, r5, r8
 800ed98:	4498      	add	r8, r3
 800ed9a:	f1b8 0f00 	cmp.w	r8, #0
 800ed9e:	dd74      	ble.n	800ee8a <_strtod_l+0x54a>
 800eda0:	f018 030f 	ands.w	r3, r8, #15
 800eda4:	d00a      	beq.n	800edbc <_strtod_l+0x47c>
 800eda6:	494f      	ldr	r1, [pc, #316]	; (800eee4 <_strtod_l+0x5a4>)
 800eda8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800edac:	4652      	mov	r2, sl
 800edae:	465b      	mov	r3, fp
 800edb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edb4:	f7f1 fc20 	bl	80005f8 <__aeabi_dmul>
 800edb8:	4682      	mov	sl, r0
 800edba:	468b      	mov	fp, r1
 800edbc:	f038 080f 	bics.w	r8, r8, #15
 800edc0:	d04f      	beq.n	800ee62 <_strtod_l+0x522>
 800edc2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800edc6:	dd22      	ble.n	800ee0e <_strtod_l+0x4ce>
 800edc8:	2500      	movs	r5, #0
 800edca:	462e      	mov	r6, r5
 800edcc:	9507      	str	r5, [sp, #28]
 800edce:	9505      	str	r5, [sp, #20]
 800edd0:	2322      	movs	r3, #34	; 0x22
 800edd2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800eeec <_strtod_l+0x5ac>
 800edd6:	6023      	str	r3, [r4, #0]
 800edd8:	f04f 0a00 	mov.w	sl, #0
 800eddc:	9b07      	ldr	r3, [sp, #28]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	f43f adf2 	beq.w	800e9c8 <_strtod_l+0x88>
 800ede4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ede6:	4620      	mov	r0, r4
 800ede8:	f001 fe82 	bl	8010af0 <_Bfree>
 800edec:	9905      	ldr	r1, [sp, #20]
 800edee:	4620      	mov	r0, r4
 800edf0:	f001 fe7e 	bl	8010af0 <_Bfree>
 800edf4:	4631      	mov	r1, r6
 800edf6:	4620      	mov	r0, r4
 800edf8:	f001 fe7a 	bl	8010af0 <_Bfree>
 800edfc:	9907      	ldr	r1, [sp, #28]
 800edfe:	4620      	mov	r0, r4
 800ee00:	f001 fe76 	bl	8010af0 <_Bfree>
 800ee04:	4629      	mov	r1, r5
 800ee06:	4620      	mov	r0, r4
 800ee08:	f001 fe72 	bl	8010af0 <_Bfree>
 800ee0c:	e5dc      	b.n	800e9c8 <_strtod_l+0x88>
 800ee0e:	4b36      	ldr	r3, [pc, #216]	; (800eee8 <_strtod_l+0x5a8>)
 800ee10:	9304      	str	r3, [sp, #16]
 800ee12:	2300      	movs	r3, #0
 800ee14:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ee18:	4650      	mov	r0, sl
 800ee1a:	4659      	mov	r1, fp
 800ee1c:	4699      	mov	r9, r3
 800ee1e:	f1b8 0f01 	cmp.w	r8, #1
 800ee22:	dc21      	bgt.n	800ee68 <_strtod_l+0x528>
 800ee24:	b10b      	cbz	r3, 800ee2a <_strtod_l+0x4ea>
 800ee26:	4682      	mov	sl, r0
 800ee28:	468b      	mov	fp, r1
 800ee2a:	4b2f      	ldr	r3, [pc, #188]	; (800eee8 <_strtod_l+0x5a8>)
 800ee2c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ee30:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ee34:	4652      	mov	r2, sl
 800ee36:	465b      	mov	r3, fp
 800ee38:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ee3c:	f7f1 fbdc 	bl	80005f8 <__aeabi_dmul>
 800ee40:	4b2a      	ldr	r3, [pc, #168]	; (800eeec <_strtod_l+0x5ac>)
 800ee42:	460a      	mov	r2, r1
 800ee44:	400b      	ands	r3, r1
 800ee46:	492a      	ldr	r1, [pc, #168]	; (800eef0 <_strtod_l+0x5b0>)
 800ee48:	428b      	cmp	r3, r1
 800ee4a:	4682      	mov	sl, r0
 800ee4c:	d8bc      	bhi.n	800edc8 <_strtod_l+0x488>
 800ee4e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ee52:	428b      	cmp	r3, r1
 800ee54:	bf86      	itte	hi
 800ee56:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800eef4 <_strtod_l+0x5b4>
 800ee5a:	f04f 3aff 	movhi.w	sl, #4294967295
 800ee5e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ee62:	2300      	movs	r3, #0
 800ee64:	9304      	str	r3, [sp, #16]
 800ee66:	e084      	b.n	800ef72 <_strtod_l+0x632>
 800ee68:	f018 0f01 	tst.w	r8, #1
 800ee6c:	d005      	beq.n	800ee7a <_strtod_l+0x53a>
 800ee6e:	9b04      	ldr	r3, [sp, #16]
 800ee70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee74:	f7f1 fbc0 	bl	80005f8 <__aeabi_dmul>
 800ee78:	2301      	movs	r3, #1
 800ee7a:	9a04      	ldr	r2, [sp, #16]
 800ee7c:	3208      	adds	r2, #8
 800ee7e:	f109 0901 	add.w	r9, r9, #1
 800ee82:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ee86:	9204      	str	r2, [sp, #16]
 800ee88:	e7c9      	b.n	800ee1e <_strtod_l+0x4de>
 800ee8a:	d0ea      	beq.n	800ee62 <_strtod_l+0x522>
 800ee8c:	f1c8 0800 	rsb	r8, r8, #0
 800ee90:	f018 020f 	ands.w	r2, r8, #15
 800ee94:	d00a      	beq.n	800eeac <_strtod_l+0x56c>
 800ee96:	4b13      	ldr	r3, [pc, #76]	; (800eee4 <_strtod_l+0x5a4>)
 800ee98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ee9c:	4650      	mov	r0, sl
 800ee9e:	4659      	mov	r1, fp
 800eea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eea4:	f7f1 fcd2 	bl	800084c <__aeabi_ddiv>
 800eea8:	4682      	mov	sl, r0
 800eeaa:	468b      	mov	fp, r1
 800eeac:	ea5f 1828 	movs.w	r8, r8, asr #4
 800eeb0:	d0d7      	beq.n	800ee62 <_strtod_l+0x522>
 800eeb2:	f1b8 0f1f 	cmp.w	r8, #31
 800eeb6:	dd1f      	ble.n	800eef8 <_strtod_l+0x5b8>
 800eeb8:	2500      	movs	r5, #0
 800eeba:	462e      	mov	r6, r5
 800eebc:	9507      	str	r5, [sp, #28]
 800eebe:	9505      	str	r5, [sp, #20]
 800eec0:	2322      	movs	r3, #34	; 0x22
 800eec2:	f04f 0a00 	mov.w	sl, #0
 800eec6:	f04f 0b00 	mov.w	fp, #0
 800eeca:	6023      	str	r3, [r4, #0]
 800eecc:	e786      	b.n	800eddc <_strtod_l+0x49c>
 800eece:	bf00      	nop
 800eed0:	080139fd 	.word	0x080139fd
 800eed4:	08013a40 	.word	0x08013a40
 800eed8:	080139f5 	.word	0x080139f5
 800eedc:	08013b84 	.word	0x08013b84
 800eee0:	08013e30 	.word	0x08013e30
 800eee4:	08013d10 	.word	0x08013d10
 800eee8:	08013ce8 	.word	0x08013ce8
 800eeec:	7ff00000 	.word	0x7ff00000
 800eef0:	7ca00000 	.word	0x7ca00000
 800eef4:	7fefffff 	.word	0x7fefffff
 800eef8:	f018 0310 	ands.w	r3, r8, #16
 800eefc:	bf18      	it	ne
 800eefe:	236a      	movne	r3, #106	; 0x6a
 800ef00:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800f2b0 <_strtod_l+0x970>
 800ef04:	9304      	str	r3, [sp, #16]
 800ef06:	4650      	mov	r0, sl
 800ef08:	4659      	mov	r1, fp
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	f018 0f01 	tst.w	r8, #1
 800ef10:	d004      	beq.n	800ef1c <_strtod_l+0x5dc>
 800ef12:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ef16:	f7f1 fb6f 	bl	80005f8 <__aeabi_dmul>
 800ef1a:	2301      	movs	r3, #1
 800ef1c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ef20:	f109 0908 	add.w	r9, r9, #8
 800ef24:	d1f2      	bne.n	800ef0c <_strtod_l+0x5cc>
 800ef26:	b10b      	cbz	r3, 800ef2c <_strtod_l+0x5ec>
 800ef28:	4682      	mov	sl, r0
 800ef2a:	468b      	mov	fp, r1
 800ef2c:	9b04      	ldr	r3, [sp, #16]
 800ef2e:	b1c3      	cbz	r3, 800ef62 <_strtod_l+0x622>
 800ef30:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ef34:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	4659      	mov	r1, fp
 800ef3c:	dd11      	ble.n	800ef62 <_strtod_l+0x622>
 800ef3e:	2b1f      	cmp	r3, #31
 800ef40:	f340 8124 	ble.w	800f18c <_strtod_l+0x84c>
 800ef44:	2b34      	cmp	r3, #52	; 0x34
 800ef46:	bfde      	ittt	le
 800ef48:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ef4c:	f04f 33ff 	movle.w	r3, #4294967295
 800ef50:	fa03 f202 	lslle.w	r2, r3, r2
 800ef54:	f04f 0a00 	mov.w	sl, #0
 800ef58:	bfcc      	ite	gt
 800ef5a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ef5e:	ea02 0b01 	andle.w	fp, r2, r1
 800ef62:	2200      	movs	r2, #0
 800ef64:	2300      	movs	r3, #0
 800ef66:	4650      	mov	r0, sl
 800ef68:	4659      	mov	r1, fp
 800ef6a:	f7f1 fdad 	bl	8000ac8 <__aeabi_dcmpeq>
 800ef6e:	2800      	cmp	r0, #0
 800ef70:	d1a2      	bne.n	800eeb8 <_strtod_l+0x578>
 800ef72:	9b07      	ldr	r3, [sp, #28]
 800ef74:	9300      	str	r3, [sp, #0]
 800ef76:	9908      	ldr	r1, [sp, #32]
 800ef78:	462b      	mov	r3, r5
 800ef7a:	463a      	mov	r2, r7
 800ef7c:	4620      	mov	r0, r4
 800ef7e:	f001 fe1f 	bl	8010bc0 <__s2b>
 800ef82:	9007      	str	r0, [sp, #28]
 800ef84:	2800      	cmp	r0, #0
 800ef86:	f43f af1f 	beq.w	800edc8 <_strtod_l+0x488>
 800ef8a:	9b05      	ldr	r3, [sp, #20]
 800ef8c:	1b9e      	subs	r6, r3, r6
 800ef8e:	9b06      	ldr	r3, [sp, #24]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	bfb4      	ite	lt
 800ef94:	4633      	movlt	r3, r6
 800ef96:	2300      	movge	r3, #0
 800ef98:	930c      	str	r3, [sp, #48]	; 0x30
 800ef9a:	9b06      	ldr	r3, [sp, #24]
 800ef9c:	2500      	movs	r5, #0
 800ef9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800efa2:	9312      	str	r3, [sp, #72]	; 0x48
 800efa4:	462e      	mov	r6, r5
 800efa6:	9b07      	ldr	r3, [sp, #28]
 800efa8:	4620      	mov	r0, r4
 800efaa:	6859      	ldr	r1, [r3, #4]
 800efac:	f001 fd60 	bl	8010a70 <_Balloc>
 800efb0:	9005      	str	r0, [sp, #20]
 800efb2:	2800      	cmp	r0, #0
 800efb4:	f43f af0c 	beq.w	800edd0 <_strtod_l+0x490>
 800efb8:	9b07      	ldr	r3, [sp, #28]
 800efba:	691a      	ldr	r2, [r3, #16]
 800efbc:	3202      	adds	r2, #2
 800efbe:	f103 010c 	add.w	r1, r3, #12
 800efc2:	0092      	lsls	r2, r2, #2
 800efc4:	300c      	adds	r0, #12
 800efc6:	f7fe fde9 	bl	800db9c <memcpy>
 800efca:	ec4b ab10 	vmov	d0, sl, fp
 800efce:	aa1a      	add	r2, sp, #104	; 0x68
 800efd0:	a919      	add	r1, sp, #100	; 0x64
 800efd2:	4620      	mov	r0, r4
 800efd4:	f002 f93a 	bl	801124c <__d2b>
 800efd8:	ec4b ab18 	vmov	d8, sl, fp
 800efdc:	9018      	str	r0, [sp, #96]	; 0x60
 800efde:	2800      	cmp	r0, #0
 800efe0:	f43f aef6 	beq.w	800edd0 <_strtod_l+0x490>
 800efe4:	2101      	movs	r1, #1
 800efe6:	4620      	mov	r0, r4
 800efe8:	f001 fe84 	bl	8010cf4 <__i2b>
 800efec:	4606      	mov	r6, r0
 800efee:	2800      	cmp	r0, #0
 800eff0:	f43f aeee 	beq.w	800edd0 <_strtod_l+0x490>
 800eff4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800eff6:	9904      	ldr	r1, [sp, #16]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	bfab      	itete	ge
 800effc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800effe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800f000:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800f002:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800f006:	bfac      	ite	ge
 800f008:	eb03 0902 	addge.w	r9, r3, r2
 800f00c:	1ad7      	sublt	r7, r2, r3
 800f00e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f010:	eba3 0801 	sub.w	r8, r3, r1
 800f014:	4490      	add	r8, r2
 800f016:	4ba1      	ldr	r3, [pc, #644]	; (800f29c <_strtod_l+0x95c>)
 800f018:	f108 38ff 	add.w	r8, r8, #4294967295
 800f01c:	4598      	cmp	r8, r3
 800f01e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f022:	f280 80c7 	bge.w	800f1b4 <_strtod_l+0x874>
 800f026:	eba3 0308 	sub.w	r3, r3, r8
 800f02a:	2b1f      	cmp	r3, #31
 800f02c:	eba2 0203 	sub.w	r2, r2, r3
 800f030:	f04f 0101 	mov.w	r1, #1
 800f034:	f300 80b1 	bgt.w	800f19a <_strtod_l+0x85a>
 800f038:	fa01 f303 	lsl.w	r3, r1, r3
 800f03c:	930d      	str	r3, [sp, #52]	; 0x34
 800f03e:	2300      	movs	r3, #0
 800f040:	9308      	str	r3, [sp, #32]
 800f042:	eb09 0802 	add.w	r8, r9, r2
 800f046:	9b04      	ldr	r3, [sp, #16]
 800f048:	45c1      	cmp	r9, r8
 800f04a:	4417      	add	r7, r2
 800f04c:	441f      	add	r7, r3
 800f04e:	464b      	mov	r3, r9
 800f050:	bfa8      	it	ge
 800f052:	4643      	movge	r3, r8
 800f054:	42bb      	cmp	r3, r7
 800f056:	bfa8      	it	ge
 800f058:	463b      	movge	r3, r7
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	bfc2      	ittt	gt
 800f05e:	eba8 0803 	subgt.w	r8, r8, r3
 800f062:	1aff      	subgt	r7, r7, r3
 800f064:	eba9 0903 	subgt.w	r9, r9, r3
 800f068:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	dd17      	ble.n	800f09e <_strtod_l+0x75e>
 800f06e:	4631      	mov	r1, r6
 800f070:	461a      	mov	r2, r3
 800f072:	4620      	mov	r0, r4
 800f074:	f001 fefe 	bl	8010e74 <__pow5mult>
 800f078:	4606      	mov	r6, r0
 800f07a:	2800      	cmp	r0, #0
 800f07c:	f43f aea8 	beq.w	800edd0 <_strtod_l+0x490>
 800f080:	4601      	mov	r1, r0
 800f082:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f084:	4620      	mov	r0, r4
 800f086:	f001 fe4b 	bl	8010d20 <__multiply>
 800f08a:	900b      	str	r0, [sp, #44]	; 0x2c
 800f08c:	2800      	cmp	r0, #0
 800f08e:	f43f ae9f 	beq.w	800edd0 <_strtod_l+0x490>
 800f092:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f094:	4620      	mov	r0, r4
 800f096:	f001 fd2b 	bl	8010af0 <_Bfree>
 800f09a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f09c:	9318      	str	r3, [sp, #96]	; 0x60
 800f09e:	f1b8 0f00 	cmp.w	r8, #0
 800f0a2:	f300 808c 	bgt.w	800f1be <_strtod_l+0x87e>
 800f0a6:	9b06      	ldr	r3, [sp, #24]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	dd08      	ble.n	800f0be <_strtod_l+0x77e>
 800f0ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f0ae:	9905      	ldr	r1, [sp, #20]
 800f0b0:	4620      	mov	r0, r4
 800f0b2:	f001 fedf 	bl	8010e74 <__pow5mult>
 800f0b6:	9005      	str	r0, [sp, #20]
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	f43f ae89 	beq.w	800edd0 <_strtod_l+0x490>
 800f0be:	2f00      	cmp	r7, #0
 800f0c0:	dd08      	ble.n	800f0d4 <_strtod_l+0x794>
 800f0c2:	9905      	ldr	r1, [sp, #20]
 800f0c4:	463a      	mov	r2, r7
 800f0c6:	4620      	mov	r0, r4
 800f0c8:	f001 ff2e 	bl	8010f28 <__lshift>
 800f0cc:	9005      	str	r0, [sp, #20]
 800f0ce:	2800      	cmp	r0, #0
 800f0d0:	f43f ae7e 	beq.w	800edd0 <_strtod_l+0x490>
 800f0d4:	f1b9 0f00 	cmp.w	r9, #0
 800f0d8:	dd08      	ble.n	800f0ec <_strtod_l+0x7ac>
 800f0da:	4631      	mov	r1, r6
 800f0dc:	464a      	mov	r2, r9
 800f0de:	4620      	mov	r0, r4
 800f0e0:	f001 ff22 	bl	8010f28 <__lshift>
 800f0e4:	4606      	mov	r6, r0
 800f0e6:	2800      	cmp	r0, #0
 800f0e8:	f43f ae72 	beq.w	800edd0 <_strtod_l+0x490>
 800f0ec:	9a05      	ldr	r2, [sp, #20]
 800f0ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f0f0:	4620      	mov	r0, r4
 800f0f2:	f001 ffa5 	bl	8011040 <__mdiff>
 800f0f6:	4605      	mov	r5, r0
 800f0f8:	2800      	cmp	r0, #0
 800f0fa:	f43f ae69 	beq.w	800edd0 <_strtod_l+0x490>
 800f0fe:	68c3      	ldr	r3, [r0, #12]
 800f100:	930b      	str	r3, [sp, #44]	; 0x2c
 800f102:	2300      	movs	r3, #0
 800f104:	60c3      	str	r3, [r0, #12]
 800f106:	4631      	mov	r1, r6
 800f108:	f001 ff7e 	bl	8011008 <__mcmp>
 800f10c:	2800      	cmp	r0, #0
 800f10e:	da60      	bge.n	800f1d2 <_strtod_l+0x892>
 800f110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f112:	ea53 030a 	orrs.w	r3, r3, sl
 800f116:	f040 8082 	bne.w	800f21e <_strtod_l+0x8de>
 800f11a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d17d      	bne.n	800f21e <_strtod_l+0x8de>
 800f122:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f126:	0d1b      	lsrs	r3, r3, #20
 800f128:	051b      	lsls	r3, r3, #20
 800f12a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f12e:	d976      	bls.n	800f21e <_strtod_l+0x8de>
 800f130:	696b      	ldr	r3, [r5, #20]
 800f132:	b913      	cbnz	r3, 800f13a <_strtod_l+0x7fa>
 800f134:	692b      	ldr	r3, [r5, #16]
 800f136:	2b01      	cmp	r3, #1
 800f138:	dd71      	ble.n	800f21e <_strtod_l+0x8de>
 800f13a:	4629      	mov	r1, r5
 800f13c:	2201      	movs	r2, #1
 800f13e:	4620      	mov	r0, r4
 800f140:	f001 fef2 	bl	8010f28 <__lshift>
 800f144:	4631      	mov	r1, r6
 800f146:	4605      	mov	r5, r0
 800f148:	f001 ff5e 	bl	8011008 <__mcmp>
 800f14c:	2800      	cmp	r0, #0
 800f14e:	dd66      	ble.n	800f21e <_strtod_l+0x8de>
 800f150:	9904      	ldr	r1, [sp, #16]
 800f152:	4a53      	ldr	r2, [pc, #332]	; (800f2a0 <_strtod_l+0x960>)
 800f154:	465b      	mov	r3, fp
 800f156:	2900      	cmp	r1, #0
 800f158:	f000 8081 	beq.w	800f25e <_strtod_l+0x91e>
 800f15c:	ea02 010b 	and.w	r1, r2, fp
 800f160:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f164:	dc7b      	bgt.n	800f25e <_strtod_l+0x91e>
 800f166:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f16a:	f77f aea9 	ble.w	800eec0 <_strtod_l+0x580>
 800f16e:	4b4d      	ldr	r3, [pc, #308]	; (800f2a4 <_strtod_l+0x964>)
 800f170:	4650      	mov	r0, sl
 800f172:	4659      	mov	r1, fp
 800f174:	2200      	movs	r2, #0
 800f176:	f7f1 fa3f 	bl	80005f8 <__aeabi_dmul>
 800f17a:	460b      	mov	r3, r1
 800f17c:	4303      	orrs	r3, r0
 800f17e:	bf08      	it	eq
 800f180:	2322      	moveq	r3, #34	; 0x22
 800f182:	4682      	mov	sl, r0
 800f184:	468b      	mov	fp, r1
 800f186:	bf08      	it	eq
 800f188:	6023      	streq	r3, [r4, #0]
 800f18a:	e62b      	b.n	800ede4 <_strtod_l+0x4a4>
 800f18c:	f04f 32ff 	mov.w	r2, #4294967295
 800f190:	fa02 f303 	lsl.w	r3, r2, r3
 800f194:	ea03 0a0a 	and.w	sl, r3, sl
 800f198:	e6e3      	b.n	800ef62 <_strtod_l+0x622>
 800f19a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800f19e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800f1a2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800f1a6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800f1aa:	fa01 f308 	lsl.w	r3, r1, r8
 800f1ae:	9308      	str	r3, [sp, #32]
 800f1b0:	910d      	str	r1, [sp, #52]	; 0x34
 800f1b2:	e746      	b.n	800f042 <_strtod_l+0x702>
 800f1b4:	2300      	movs	r3, #0
 800f1b6:	9308      	str	r3, [sp, #32]
 800f1b8:	2301      	movs	r3, #1
 800f1ba:	930d      	str	r3, [sp, #52]	; 0x34
 800f1bc:	e741      	b.n	800f042 <_strtod_l+0x702>
 800f1be:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f1c0:	4642      	mov	r2, r8
 800f1c2:	4620      	mov	r0, r4
 800f1c4:	f001 feb0 	bl	8010f28 <__lshift>
 800f1c8:	9018      	str	r0, [sp, #96]	; 0x60
 800f1ca:	2800      	cmp	r0, #0
 800f1cc:	f47f af6b 	bne.w	800f0a6 <_strtod_l+0x766>
 800f1d0:	e5fe      	b.n	800edd0 <_strtod_l+0x490>
 800f1d2:	465f      	mov	r7, fp
 800f1d4:	d16e      	bne.n	800f2b4 <_strtod_l+0x974>
 800f1d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f1d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f1dc:	b342      	cbz	r2, 800f230 <_strtod_l+0x8f0>
 800f1de:	4a32      	ldr	r2, [pc, #200]	; (800f2a8 <_strtod_l+0x968>)
 800f1e0:	4293      	cmp	r3, r2
 800f1e2:	d128      	bne.n	800f236 <_strtod_l+0x8f6>
 800f1e4:	9b04      	ldr	r3, [sp, #16]
 800f1e6:	4651      	mov	r1, sl
 800f1e8:	b1eb      	cbz	r3, 800f226 <_strtod_l+0x8e6>
 800f1ea:	4b2d      	ldr	r3, [pc, #180]	; (800f2a0 <_strtod_l+0x960>)
 800f1ec:	403b      	ands	r3, r7
 800f1ee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f1f2:	f04f 32ff 	mov.w	r2, #4294967295
 800f1f6:	d819      	bhi.n	800f22c <_strtod_l+0x8ec>
 800f1f8:	0d1b      	lsrs	r3, r3, #20
 800f1fa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f1fe:	fa02 f303 	lsl.w	r3, r2, r3
 800f202:	4299      	cmp	r1, r3
 800f204:	d117      	bne.n	800f236 <_strtod_l+0x8f6>
 800f206:	4b29      	ldr	r3, [pc, #164]	; (800f2ac <_strtod_l+0x96c>)
 800f208:	429f      	cmp	r7, r3
 800f20a:	d102      	bne.n	800f212 <_strtod_l+0x8d2>
 800f20c:	3101      	adds	r1, #1
 800f20e:	f43f addf 	beq.w	800edd0 <_strtod_l+0x490>
 800f212:	4b23      	ldr	r3, [pc, #140]	; (800f2a0 <_strtod_l+0x960>)
 800f214:	403b      	ands	r3, r7
 800f216:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f21a:	f04f 0a00 	mov.w	sl, #0
 800f21e:	9b04      	ldr	r3, [sp, #16]
 800f220:	2b00      	cmp	r3, #0
 800f222:	d1a4      	bne.n	800f16e <_strtod_l+0x82e>
 800f224:	e5de      	b.n	800ede4 <_strtod_l+0x4a4>
 800f226:	f04f 33ff 	mov.w	r3, #4294967295
 800f22a:	e7ea      	b.n	800f202 <_strtod_l+0x8c2>
 800f22c:	4613      	mov	r3, r2
 800f22e:	e7e8      	b.n	800f202 <_strtod_l+0x8c2>
 800f230:	ea53 030a 	orrs.w	r3, r3, sl
 800f234:	d08c      	beq.n	800f150 <_strtod_l+0x810>
 800f236:	9b08      	ldr	r3, [sp, #32]
 800f238:	b1db      	cbz	r3, 800f272 <_strtod_l+0x932>
 800f23a:	423b      	tst	r3, r7
 800f23c:	d0ef      	beq.n	800f21e <_strtod_l+0x8de>
 800f23e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f240:	9a04      	ldr	r2, [sp, #16]
 800f242:	4650      	mov	r0, sl
 800f244:	4659      	mov	r1, fp
 800f246:	b1c3      	cbz	r3, 800f27a <_strtod_l+0x93a>
 800f248:	f7ff fb5e 	bl	800e908 <sulp>
 800f24c:	4602      	mov	r2, r0
 800f24e:	460b      	mov	r3, r1
 800f250:	ec51 0b18 	vmov	r0, r1, d8
 800f254:	f7f1 f81a 	bl	800028c <__adddf3>
 800f258:	4682      	mov	sl, r0
 800f25a:	468b      	mov	fp, r1
 800f25c:	e7df      	b.n	800f21e <_strtod_l+0x8de>
 800f25e:	4013      	ands	r3, r2
 800f260:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f264:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f268:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f26c:	f04f 3aff 	mov.w	sl, #4294967295
 800f270:	e7d5      	b.n	800f21e <_strtod_l+0x8de>
 800f272:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f274:	ea13 0f0a 	tst.w	r3, sl
 800f278:	e7e0      	b.n	800f23c <_strtod_l+0x8fc>
 800f27a:	f7ff fb45 	bl	800e908 <sulp>
 800f27e:	4602      	mov	r2, r0
 800f280:	460b      	mov	r3, r1
 800f282:	ec51 0b18 	vmov	r0, r1, d8
 800f286:	f7f0 ffff 	bl	8000288 <__aeabi_dsub>
 800f28a:	2200      	movs	r2, #0
 800f28c:	2300      	movs	r3, #0
 800f28e:	4682      	mov	sl, r0
 800f290:	468b      	mov	fp, r1
 800f292:	f7f1 fc19 	bl	8000ac8 <__aeabi_dcmpeq>
 800f296:	2800      	cmp	r0, #0
 800f298:	d0c1      	beq.n	800f21e <_strtod_l+0x8de>
 800f29a:	e611      	b.n	800eec0 <_strtod_l+0x580>
 800f29c:	fffffc02 	.word	0xfffffc02
 800f2a0:	7ff00000 	.word	0x7ff00000
 800f2a4:	39500000 	.word	0x39500000
 800f2a8:	000fffff 	.word	0x000fffff
 800f2ac:	7fefffff 	.word	0x7fefffff
 800f2b0:	08013a58 	.word	0x08013a58
 800f2b4:	4631      	mov	r1, r6
 800f2b6:	4628      	mov	r0, r5
 800f2b8:	f002 f824 	bl	8011304 <__ratio>
 800f2bc:	ec59 8b10 	vmov	r8, r9, d0
 800f2c0:	ee10 0a10 	vmov	r0, s0
 800f2c4:	2200      	movs	r2, #0
 800f2c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f2ca:	4649      	mov	r1, r9
 800f2cc:	f7f1 fc10 	bl	8000af0 <__aeabi_dcmple>
 800f2d0:	2800      	cmp	r0, #0
 800f2d2:	d07a      	beq.n	800f3ca <_strtod_l+0xa8a>
 800f2d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d04a      	beq.n	800f370 <_strtod_l+0xa30>
 800f2da:	4b95      	ldr	r3, [pc, #596]	; (800f530 <_strtod_l+0xbf0>)
 800f2dc:	2200      	movs	r2, #0
 800f2de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f2e2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f530 <_strtod_l+0xbf0>
 800f2e6:	f04f 0800 	mov.w	r8, #0
 800f2ea:	4b92      	ldr	r3, [pc, #584]	; (800f534 <_strtod_l+0xbf4>)
 800f2ec:	403b      	ands	r3, r7
 800f2ee:	930d      	str	r3, [sp, #52]	; 0x34
 800f2f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f2f2:	4b91      	ldr	r3, [pc, #580]	; (800f538 <_strtod_l+0xbf8>)
 800f2f4:	429a      	cmp	r2, r3
 800f2f6:	f040 80b0 	bne.w	800f45a <_strtod_l+0xb1a>
 800f2fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f2fe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800f302:	ec4b ab10 	vmov	d0, sl, fp
 800f306:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f30a:	f001 ff23 	bl	8011154 <__ulp>
 800f30e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f312:	ec53 2b10 	vmov	r2, r3, d0
 800f316:	f7f1 f96f 	bl	80005f8 <__aeabi_dmul>
 800f31a:	4652      	mov	r2, sl
 800f31c:	465b      	mov	r3, fp
 800f31e:	f7f0 ffb5 	bl	800028c <__adddf3>
 800f322:	460b      	mov	r3, r1
 800f324:	4983      	ldr	r1, [pc, #524]	; (800f534 <_strtod_l+0xbf4>)
 800f326:	4a85      	ldr	r2, [pc, #532]	; (800f53c <_strtod_l+0xbfc>)
 800f328:	4019      	ands	r1, r3
 800f32a:	4291      	cmp	r1, r2
 800f32c:	4682      	mov	sl, r0
 800f32e:	d960      	bls.n	800f3f2 <_strtod_l+0xab2>
 800f330:	ee18 3a90 	vmov	r3, s17
 800f334:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f338:	4293      	cmp	r3, r2
 800f33a:	d104      	bne.n	800f346 <_strtod_l+0xa06>
 800f33c:	ee18 3a10 	vmov	r3, s16
 800f340:	3301      	adds	r3, #1
 800f342:	f43f ad45 	beq.w	800edd0 <_strtod_l+0x490>
 800f346:	f8df b200 	ldr.w	fp, [pc, #512]	; 800f548 <_strtod_l+0xc08>
 800f34a:	f04f 3aff 	mov.w	sl, #4294967295
 800f34e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f350:	4620      	mov	r0, r4
 800f352:	f001 fbcd 	bl	8010af0 <_Bfree>
 800f356:	9905      	ldr	r1, [sp, #20]
 800f358:	4620      	mov	r0, r4
 800f35a:	f001 fbc9 	bl	8010af0 <_Bfree>
 800f35e:	4631      	mov	r1, r6
 800f360:	4620      	mov	r0, r4
 800f362:	f001 fbc5 	bl	8010af0 <_Bfree>
 800f366:	4629      	mov	r1, r5
 800f368:	4620      	mov	r0, r4
 800f36a:	f001 fbc1 	bl	8010af0 <_Bfree>
 800f36e:	e61a      	b.n	800efa6 <_strtod_l+0x666>
 800f370:	f1ba 0f00 	cmp.w	sl, #0
 800f374:	d11b      	bne.n	800f3ae <_strtod_l+0xa6e>
 800f376:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f37a:	b9f3      	cbnz	r3, 800f3ba <_strtod_l+0xa7a>
 800f37c:	4b6c      	ldr	r3, [pc, #432]	; (800f530 <_strtod_l+0xbf0>)
 800f37e:	2200      	movs	r2, #0
 800f380:	4640      	mov	r0, r8
 800f382:	4649      	mov	r1, r9
 800f384:	f7f1 fbaa 	bl	8000adc <__aeabi_dcmplt>
 800f388:	b9d0      	cbnz	r0, 800f3c0 <_strtod_l+0xa80>
 800f38a:	4640      	mov	r0, r8
 800f38c:	4649      	mov	r1, r9
 800f38e:	4b6c      	ldr	r3, [pc, #432]	; (800f540 <_strtod_l+0xc00>)
 800f390:	2200      	movs	r2, #0
 800f392:	f7f1 f931 	bl	80005f8 <__aeabi_dmul>
 800f396:	4680      	mov	r8, r0
 800f398:	4689      	mov	r9, r1
 800f39a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f39e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800f3a2:	9315      	str	r3, [sp, #84]	; 0x54
 800f3a4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f3a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f3ac:	e79d      	b.n	800f2ea <_strtod_l+0x9aa>
 800f3ae:	f1ba 0f01 	cmp.w	sl, #1
 800f3b2:	d102      	bne.n	800f3ba <_strtod_l+0xa7a>
 800f3b4:	2f00      	cmp	r7, #0
 800f3b6:	f43f ad83 	beq.w	800eec0 <_strtod_l+0x580>
 800f3ba:	4b62      	ldr	r3, [pc, #392]	; (800f544 <_strtod_l+0xc04>)
 800f3bc:	2200      	movs	r2, #0
 800f3be:	e78e      	b.n	800f2de <_strtod_l+0x99e>
 800f3c0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800f540 <_strtod_l+0xc00>
 800f3c4:	f04f 0800 	mov.w	r8, #0
 800f3c8:	e7e7      	b.n	800f39a <_strtod_l+0xa5a>
 800f3ca:	4b5d      	ldr	r3, [pc, #372]	; (800f540 <_strtod_l+0xc00>)
 800f3cc:	4640      	mov	r0, r8
 800f3ce:	4649      	mov	r1, r9
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	f7f1 f911 	bl	80005f8 <__aeabi_dmul>
 800f3d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3d8:	4680      	mov	r8, r0
 800f3da:	4689      	mov	r9, r1
 800f3dc:	b933      	cbnz	r3, 800f3ec <_strtod_l+0xaac>
 800f3de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f3e2:	900e      	str	r0, [sp, #56]	; 0x38
 800f3e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800f3e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f3ea:	e7dd      	b.n	800f3a8 <_strtod_l+0xa68>
 800f3ec:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800f3f0:	e7f9      	b.n	800f3e6 <_strtod_l+0xaa6>
 800f3f2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f3f6:	9b04      	ldr	r3, [sp, #16]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d1a8      	bne.n	800f34e <_strtod_l+0xa0e>
 800f3fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f400:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f402:	0d1b      	lsrs	r3, r3, #20
 800f404:	051b      	lsls	r3, r3, #20
 800f406:	429a      	cmp	r2, r3
 800f408:	d1a1      	bne.n	800f34e <_strtod_l+0xa0e>
 800f40a:	4640      	mov	r0, r8
 800f40c:	4649      	mov	r1, r9
 800f40e:	f7f1 fc53 	bl	8000cb8 <__aeabi_d2lz>
 800f412:	f7f1 f8c3 	bl	800059c <__aeabi_l2d>
 800f416:	4602      	mov	r2, r0
 800f418:	460b      	mov	r3, r1
 800f41a:	4640      	mov	r0, r8
 800f41c:	4649      	mov	r1, r9
 800f41e:	f7f0 ff33 	bl	8000288 <__aeabi_dsub>
 800f422:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f424:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f428:	ea43 030a 	orr.w	r3, r3, sl
 800f42c:	4313      	orrs	r3, r2
 800f42e:	4680      	mov	r8, r0
 800f430:	4689      	mov	r9, r1
 800f432:	d055      	beq.n	800f4e0 <_strtod_l+0xba0>
 800f434:	a336      	add	r3, pc, #216	; (adr r3, 800f510 <_strtod_l+0xbd0>)
 800f436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f43a:	f7f1 fb4f 	bl	8000adc <__aeabi_dcmplt>
 800f43e:	2800      	cmp	r0, #0
 800f440:	f47f acd0 	bne.w	800ede4 <_strtod_l+0x4a4>
 800f444:	a334      	add	r3, pc, #208	; (adr r3, 800f518 <_strtod_l+0xbd8>)
 800f446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f44a:	4640      	mov	r0, r8
 800f44c:	4649      	mov	r1, r9
 800f44e:	f7f1 fb63 	bl	8000b18 <__aeabi_dcmpgt>
 800f452:	2800      	cmp	r0, #0
 800f454:	f43f af7b 	beq.w	800f34e <_strtod_l+0xa0e>
 800f458:	e4c4      	b.n	800ede4 <_strtod_l+0x4a4>
 800f45a:	9b04      	ldr	r3, [sp, #16]
 800f45c:	b333      	cbz	r3, 800f4ac <_strtod_l+0xb6c>
 800f45e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f460:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f464:	d822      	bhi.n	800f4ac <_strtod_l+0xb6c>
 800f466:	a32e      	add	r3, pc, #184	; (adr r3, 800f520 <_strtod_l+0xbe0>)
 800f468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f46c:	4640      	mov	r0, r8
 800f46e:	4649      	mov	r1, r9
 800f470:	f7f1 fb3e 	bl	8000af0 <__aeabi_dcmple>
 800f474:	b1a0      	cbz	r0, 800f4a0 <_strtod_l+0xb60>
 800f476:	4649      	mov	r1, r9
 800f478:	4640      	mov	r0, r8
 800f47a:	f7f1 fb95 	bl	8000ba8 <__aeabi_d2uiz>
 800f47e:	2801      	cmp	r0, #1
 800f480:	bf38      	it	cc
 800f482:	2001      	movcc	r0, #1
 800f484:	f7f1 f83e 	bl	8000504 <__aeabi_ui2d>
 800f488:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f48a:	4680      	mov	r8, r0
 800f48c:	4689      	mov	r9, r1
 800f48e:	bb23      	cbnz	r3, 800f4da <_strtod_l+0xb9a>
 800f490:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f494:	9010      	str	r0, [sp, #64]	; 0x40
 800f496:	9311      	str	r3, [sp, #68]	; 0x44
 800f498:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f49c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f4a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f4a4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f4a8:	1a9b      	subs	r3, r3, r2
 800f4aa:	9309      	str	r3, [sp, #36]	; 0x24
 800f4ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f4b0:	eeb0 0a48 	vmov.f32	s0, s16
 800f4b4:	eef0 0a68 	vmov.f32	s1, s17
 800f4b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f4bc:	f001 fe4a 	bl	8011154 <__ulp>
 800f4c0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f4c4:	ec53 2b10 	vmov	r2, r3, d0
 800f4c8:	f7f1 f896 	bl	80005f8 <__aeabi_dmul>
 800f4cc:	ec53 2b18 	vmov	r2, r3, d8
 800f4d0:	f7f0 fedc 	bl	800028c <__adddf3>
 800f4d4:	4682      	mov	sl, r0
 800f4d6:	468b      	mov	fp, r1
 800f4d8:	e78d      	b.n	800f3f6 <_strtod_l+0xab6>
 800f4da:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800f4de:	e7db      	b.n	800f498 <_strtod_l+0xb58>
 800f4e0:	a311      	add	r3, pc, #68	; (adr r3, 800f528 <_strtod_l+0xbe8>)
 800f4e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e6:	f7f1 faf9 	bl	8000adc <__aeabi_dcmplt>
 800f4ea:	e7b2      	b.n	800f452 <_strtod_l+0xb12>
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	930a      	str	r3, [sp, #40]	; 0x28
 800f4f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f4f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f4f4:	6013      	str	r3, [r2, #0]
 800f4f6:	f7ff ba6b 	b.w	800e9d0 <_strtod_l+0x90>
 800f4fa:	2a65      	cmp	r2, #101	; 0x65
 800f4fc:	f43f ab5f 	beq.w	800ebbe <_strtod_l+0x27e>
 800f500:	2a45      	cmp	r2, #69	; 0x45
 800f502:	f43f ab5c 	beq.w	800ebbe <_strtod_l+0x27e>
 800f506:	2301      	movs	r3, #1
 800f508:	f7ff bb94 	b.w	800ec34 <_strtod_l+0x2f4>
 800f50c:	f3af 8000 	nop.w
 800f510:	94a03595 	.word	0x94a03595
 800f514:	3fdfffff 	.word	0x3fdfffff
 800f518:	35afe535 	.word	0x35afe535
 800f51c:	3fe00000 	.word	0x3fe00000
 800f520:	ffc00000 	.word	0xffc00000
 800f524:	41dfffff 	.word	0x41dfffff
 800f528:	94a03595 	.word	0x94a03595
 800f52c:	3fcfffff 	.word	0x3fcfffff
 800f530:	3ff00000 	.word	0x3ff00000
 800f534:	7ff00000 	.word	0x7ff00000
 800f538:	7fe00000 	.word	0x7fe00000
 800f53c:	7c9fffff 	.word	0x7c9fffff
 800f540:	3fe00000 	.word	0x3fe00000
 800f544:	bff00000 	.word	0xbff00000
 800f548:	7fefffff 	.word	0x7fefffff

0800f54c <_strtod_r>:
 800f54c:	4b01      	ldr	r3, [pc, #4]	; (800f554 <_strtod_r+0x8>)
 800f54e:	f7ff b9f7 	b.w	800e940 <_strtod_l>
 800f552:	bf00      	nop
 800f554:	20000078 	.word	0x20000078

0800f558 <_strtol_l.constprop.0>:
 800f558:	2b01      	cmp	r3, #1
 800f55a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f55e:	d001      	beq.n	800f564 <_strtol_l.constprop.0+0xc>
 800f560:	2b24      	cmp	r3, #36	; 0x24
 800f562:	d906      	bls.n	800f572 <_strtol_l.constprop.0+0x1a>
 800f564:	f7fe faf0 	bl	800db48 <__errno>
 800f568:	2316      	movs	r3, #22
 800f56a:	6003      	str	r3, [r0, #0]
 800f56c:	2000      	movs	r0, #0
 800f56e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f572:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f658 <_strtol_l.constprop.0+0x100>
 800f576:	460d      	mov	r5, r1
 800f578:	462e      	mov	r6, r5
 800f57a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f57e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f582:	f017 0708 	ands.w	r7, r7, #8
 800f586:	d1f7      	bne.n	800f578 <_strtol_l.constprop.0+0x20>
 800f588:	2c2d      	cmp	r4, #45	; 0x2d
 800f58a:	d132      	bne.n	800f5f2 <_strtol_l.constprop.0+0x9a>
 800f58c:	782c      	ldrb	r4, [r5, #0]
 800f58e:	2701      	movs	r7, #1
 800f590:	1cb5      	adds	r5, r6, #2
 800f592:	2b00      	cmp	r3, #0
 800f594:	d05b      	beq.n	800f64e <_strtol_l.constprop.0+0xf6>
 800f596:	2b10      	cmp	r3, #16
 800f598:	d109      	bne.n	800f5ae <_strtol_l.constprop.0+0x56>
 800f59a:	2c30      	cmp	r4, #48	; 0x30
 800f59c:	d107      	bne.n	800f5ae <_strtol_l.constprop.0+0x56>
 800f59e:	782c      	ldrb	r4, [r5, #0]
 800f5a0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f5a4:	2c58      	cmp	r4, #88	; 0x58
 800f5a6:	d14d      	bne.n	800f644 <_strtol_l.constprop.0+0xec>
 800f5a8:	786c      	ldrb	r4, [r5, #1]
 800f5aa:	2310      	movs	r3, #16
 800f5ac:	3502      	adds	r5, #2
 800f5ae:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f5b2:	f108 38ff 	add.w	r8, r8, #4294967295
 800f5b6:	f04f 0c00 	mov.w	ip, #0
 800f5ba:	fbb8 f9f3 	udiv	r9, r8, r3
 800f5be:	4666      	mov	r6, ip
 800f5c0:	fb03 8a19 	mls	sl, r3, r9, r8
 800f5c4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f5c8:	f1be 0f09 	cmp.w	lr, #9
 800f5cc:	d816      	bhi.n	800f5fc <_strtol_l.constprop.0+0xa4>
 800f5ce:	4674      	mov	r4, lr
 800f5d0:	42a3      	cmp	r3, r4
 800f5d2:	dd24      	ble.n	800f61e <_strtol_l.constprop.0+0xc6>
 800f5d4:	f1bc 0f00 	cmp.w	ip, #0
 800f5d8:	db1e      	blt.n	800f618 <_strtol_l.constprop.0+0xc0>
 800f5da:	45b1      	cmp	r9, r6
 800f5dc:	d31c      	bcc.n	800f618 <_strtol_l.constprop.0+0xc0>
 800f5de:	d101      	bne.n	800f5e4 <_strtol_l.constprop.0+0x8c>
 800f5e0:	45a2      	cmp	sl, r4
 800f5e2:	db19      	blt.n	800f618 <_strtol_l.constprop.0+0xc0>
 800f5e4:	fb06 4603 	mla	r6, r6, r3, r4
 800f5e8:	f04f 0c01 	mov.w	ip, #1
 800f5ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f5f0:	e7e8      	b.n	800f5c4 <_strtol_l.constprop.0+0x6c>
 800f5f2:	2c2b      	cmp	r4, #43	; 0x2b
 800f5f4:	bf04      	itt	eq
 800f5f6:	782c      	ldrbeq	r4, [r5, #0]
 800f5f8:	1cb5      	addeq	r5, r6, #2
 800f5fa:	e7ca      	b.n	800f592 <_strtol_l.constprop.0+0x3a>
 800f5fc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f600:	f1be 0f19 	cmp.w	lr, #25
 800f604:	d801      	bhi.n	800f60a <_strtol_l.constprop.0+0xb2>
 800f606:	3c37      	subs	r4, #55	; 0x37
 800f608:	e7e2      	b.n	800f5d0 <_strtol_l.constprop.0+0x78>
 800f60a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f60e:	f1be 0f19 	cmp.w	lr, #25
 800f612:	d804      	bhi.n	800f61e <_strtol_l.constprop.0+0xc6>
 800f614:	3c57      	subs	r4, #87	; 0x57
 800f616:	e7db      	b.n	800f5d0 <_strtol_l.constprop.0+0x78>
 800f618:	f04f 3cff 	mov.w	ip, #4294967295
 800f61c:	e7e6      	b.n	800f5ec <_strtol_l.constprop.0+0x94>
 800f61e:	f1bc 0f00 	cmp.w	ip, #0
 800f622:	da05      	bge.n	800f630 <_strtol_l.constprop.0+0xd8>
 800f624:	2322      	movs	r3, #34	; 0x22
 800f626:	6003      	str	r3, [r0, #0]
 800f628:	4646      	mov	r6, r8
 800f62a:	b942      	cbnz	r2, 800f63e <_strtol_l.constprop.0+0xe6>
 800f62c:	4630      	mov	r0, r6
 800f62e:	e79e      	b.n	800f56e <_strtol_l.constprop.0+0x16>
 800f630:	b107      	cbz	r7, 800f634 <_strtol_l.constprop.0+0xdc>
 800f632:	4276      	negs	r6, r6
 800f634:	2a00      	cmp	r2, #0
 800f636:	d0f9      	beq.n	800f62c <_strtol_l.constprop.0+0xd4>
 800f638:	f1bc 0f00 	cmp.w	ip, #0
 800f63c:	d000      	beq.n	800f640 <_strtol_l.constprop.0+0xe8>
 800f63e:	1e69      	subs	r1, r5, #1
 800f640:	6011      	str	r1, [r2, #0]
 800f642:	e7f3      	b.n	800f62c <_strtol_l.constprop.0+0xd4>
 800f644:	2430      	movs	r4, #48	; 0x30
 800f646:	2b00      	cmp	r3, #0
 800f648:	d1b1      	bne.n	800f5ae <_strtol_l.constprop.0+0x56>
 800f64a:	2308      	movs	r3, #8
 800f64c:	e7af      	b.n	800f5ae <_strtol_l.constprop.0+0x56>
 800f64e:	2c30      	cmp	r4, #48	; 0x30
 800f650:	d0a5      	beq.n	800f59e <_strtol_l.constprop.0+0x46>
 800f652:	230a      	movs	r3, #10
 800f654:	e7ab      	b.n	800f5ae <_strtol_l.constprop.0+0x56>
 800f656:	bf00      	nop
 800f658:	08013a81 	.word	0x08013a81

0800f65c <_strtol_r>:
 800f65c:	f7ff bf7c 	b.w	800f558 <_strtol_l.constprop.0>

0800f660 <quorem>:
 800f660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f664:	6903      	ldr	r3, [r0, #16]
 800f666:	690c      	ldr	r4, [r1, #16]
 800f668:	42a3      	cmp	r3, r4
 800f66a:	4607      	mov	r7, r0
 800f66c:	f2c0 8081 	blt.w	800f772 <quorem+0x112>
 800f670:	3c01      	subs	r4, #1
 800f672:	f101 0814 	add.w	r8, r1, #20
 800f676:	f100 0514 	add.w	r5, r0, #20
 800f67a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f67e:	9301      	str	r3, [sp, #4]
 800f680:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f684:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f688:	3301      	adds	r3, #1
 800f68a:	429a      	cmp	r2, r3
 800f68c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f690:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f694:	fbb2 f6f3 	udiv	r6, r2, r3
 800f698:	d331      	bcc.n	800f6fe <quorem+0x9e>
 800f69a:	f04f 0e00 	mov.w	lr, #0
 800f69e:	4640      	mov	r0, r8
 800f6a0:	46ac      	mov	ip, r5
 800f6a2:	46f2      	mov	sl, lr
 800f6a4:	f850 2b04 	ldr.w	r2, [r0], #4
 800f6a8:	b293      	uxth	r3, r2
 800f6aa:	fb06 e303 	mla	r3, r6, r3, lr
 800f6ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f6b2:	b29b      	uxth	r3, r3
 800f6b4:	ebaa 0303 	sub.w	r3, sl, r3
 800f6b8:	f8dc a000 	ldr.w	sl, [ip]
 800f6bc:	0c12      	lsrs	r2, r2, #16
 800f6be:	fa13 f38a 	uxtah	r3, r3, sl
 800f6c2:	fb06 e202 	mla	r2, r6, r2, lr
 800f6c6:	9300      	str	r3, [sp, #0]
 800f6c8:	9b00      	ldr	r3, [sp, #0]
 800f6ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f6ce:	b292      	uxth	r2, r2
 800f6d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f6d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f6d8:	f8bd 3000 	ldrh.w	r3, [sp]
 800f6dc:	4581      	cmp	r9, r0
 800f6de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6e2:	f84c 3b04 	str.w	r3, [ip], #4
 800f6e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f6ea:	d2db      	bcs.n	800f6a4 <quorem+0x44>
 800f6ec:	f855 300b 	ldr.w	r3, [r5, fp]
 800f6f0:	b92b      	cbnz	r3, 800f6fe <quorem+0x9e>
 800f6f2:	9b01      	ldr	r3, [sp, #4]
 800f6f4:	3b04      	subs	r3, #4
 800f6f6:	429d      	cmp	r5, r3
 800f6f8:	461a      	mov	r2, r3
 800f6fa:	d32e      	bcc.n	800f75a <quorem+0xfa>
 800f6fc:	613c      	str	r4, [r7, #16]
 800f6fe:	4638      	mov	r0, r7
 800f700:	f001 fc82 	bl	8011008 <__mcmp>
 800f704:	2800      	cmp	r0, #0
 800f706:	db24      	blt.n	800f752 <quorem+0xf2>
 800f708:	3601      	adds	r6, #1
 800f70a:	4628      	mov	r0, r5
 800f70c:	f04f 0c00 	mov.w	ip, #0
 800f710:	f858 2b04 	ldr.w	r2, [r8], #4
 800f714:	f8d0 e000 	ldr.w	lr, [r0]
 800f718:	b293      	uxth	r3, r2
 800f71a:	ebac 0303 	sub.w	r3, ip, r3
 800f71e:	0c12      	lsrs	r2, r2, #16
 800f720:	fa13 f38e 	uxtah	r3, r3, lr
 800f724:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f728:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f72c:	b29b      	uxth	r3, r3
 800f72e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f732:	45c1      	cmp	r9, r8
 800f734:	f840 3b04 	str.w	r3, [r0], #4
 800f738:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f73c:	d2e8      	bcs.n	800f710 <quorem+0xb0>
 800f73e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f742:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f746:	b922      	cbnz	r2, 800f752 <quorem+0xf2>
 800f748:	3b04      	subs	r3, #4
 800f74a:	429d      	cmp	r5, r3
 800f74c:	461a      	mov	r2, r3
 800f74e:	d30a      	bcc.n	800f766 <quorem+0x106>
 800f750:	613c      	str	r4, [r7, #16]
 800f752:	4630      	mov	r0, r6
 800f754:	b003      	add	sp, #12
 800f756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f75a:	6812      	ldr	r2, [r2, #0]
 800f75c:	3b04      	subs	r3, #4
 800f75e:	2a00      	cmp	r2, #0
 800f760:	d1cc      	bne.n	800f6fc <quorem+0x9c>
 800f762:	3c01      	subs	r4, #1
 800f764:	e7c7      	b.n	800f6f6 <quorem+0x96>
 800f766:	6812      	ldr	r2, [r2, #0]
 800f768:	3b04      	subs	r3, #4
 800f76a:	2a00      	cmp	r2, #0
 800f76c:	d1f0      	bne.n	800f750 <quorem+0xf0>
 800f76e:	3c01      	subs	r4, #1
 800f770:	e7eb      	b.n	800f74a <quorem+0xea>
 800f772:	2000      	movs	r0, #0
 800f774:	e7ee      	b.n	800f754 <quorem+0xf4>
	...

0800f778 <_dtoa_r>:
 800f778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f77c:	ed2d 8b04 	vpush	{d8-d9}
 800f780:	ec57 6b10 	vmov	r6, r7, d0
 800f784:	b093      	sub	sp, #76	; 0x4c
 800f786:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f788:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f78c:	9106      	str	r1, [sp, #24]
 800f78e:	ee10 aa10 	vmov	sl, s0
 800f792:	4604      	mov	r4, r0
 800f794:	9209      	str	r2, [sp, #36]	; 0x24
 800f796:	930c      	str	r3, [sp, #48]	; 0x30
 800f798:	46bb      	mov	fp, r7
 800f79a:	b975      	cbnz	r5, 800f7ba <_dtoa_r+0x42>
 800f79c:	2010      	movs	r0, #16
 800f79e:	f001 f94d 	bl	8010a3c <malloc>
 800f7a2:	4602      	mov	r2, r0
 800f7a4:	6260      	str	r0, [r4, #36]	; 0x24
 800f7a6:	b920      	cbnz	r0, 800f7b2 <_dtoa_r+0x3a>
 800f7a8:	4ba7      	ldr	r3, [pc, #668]	; (800fa48 <_dtoa_r+0x2d0>)
 800f7aa:	21ea      	movs	r1, #234	; 0xea
 800f7ac:	48a7      	ldr	r0, [pc, #668]	; (800fa4c <_dtoa_r+0x2d4>)
 800f7ae:	f002 f8ad 	bl	801190c <__assert_func>
 800f7b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f7b6:	6005      	str	r5, [r0, #0]
 800f7b8:	60c5      	str	r5, [r0, #12]
 800f7ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7bc:	6819      	ldr	r1, [r3, #0]
 800f7be:	b151      	cbz	r1, 800f7d6 <_dtoa_r+0x5e>
 800f7c0:	685a      	ldr	r2, [r3, #4]
 800f7c2:	604a      	str	r2, [r1, #4]
 800f7c4:	2301      	movs	r3, #1
 800f7c6:	4093      	lsls	r3, r2
 800f7c8:	608b      	str	r3, [r1, #8]
 800f7ca:	4620      	mov	r0, r4
 800f7cc:	f001 f990 	bl	8010af0 <_Bfree>
 800f7d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7d2:	2200      	movs	r2, #0
 800f7d4:	601a      	str	r2, [r3, #0]
 800f7d6:	1e3b      	subs	r3, r7, #0
 800f7d8:	bfaa      	itet	ge
 800f7da:	2300      	movge	r3, #0
 800f7dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f7e0:	f8c8 3000 	strge.w	r3, [r8]
 800f7e4:	4b9a      	ldr	r3, [pc, #616]	; (800fa50 <_dtoa_r+0x2d8>)
 800f7e6:	bfbc      	itt	lt
 800f7e8:	2201      	movlt	r2, #1
 800f7ea:	f8c8 2000 	strlt.w	r2, [r8]
 800f7ee:	ea33 030b 	bics.w	r3, r3, fp
 800f7f2:	d11b      	bne.n	800f82c <_dtoa_r+0xb4>
 800f7f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f7f6:	f242 730f 	movw	r3, #9999	; 0x270f
 800f7fa:	6013      	str	r3, [r2, #0]
 800f7fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f800:	4333      	orrs	r3, r6
 800f802:	f000 8592 	beq.w	801032a <_dtoa_r+0xbb2>
 800f806:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f808:	b963      	cbnz	r3, 800f824 <_dtoa_r+0xac>
 800f80a:	4b92      	ldr	r3, [pc, #584]	; (800fa54 <_dtoa_r+0x2dc>)
 800f80c:	e022      	b.n	800f854 <_dtoa_r+0xdc>
 800f80e:	4b92      	ldr	r3, [pc, #584]	; (800fa58 <_dtoa_r+0x2e0>)
 800f810:	9301      	str	r3, [sp, #4]
 800f812:	3308      	adds	r3, #8
 800f814:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f816:	6013      	str	r3, [r2, #0]
 800f818:	9801      	ldr	r0, [sp, #4]
 800f81a:	b013      	add	sp, #76	; 0x4c
 800f81c:	ecbd 8b04 	vpop	{d8-d9}
 800f820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f824:	4b8b      	ldr	r3, [pc, #556]	; (800fa54 <_dtoa_r+0x2dc>)
 800f826:	9301      	str	r3, [sp, #4]
 800f828:	3303      	adds	r3, #3
 800f82a:	e7f3      	b.n	800f814 <_dtoa_r+0x9c>
 800f82c:	2200      	movs	r2, #0
 800f82e:	2300      	movs	r3, #0
 800f830:	4650      	mov	r0, sl
 800f832:	4659      	mov	r1, fp
 800f834:	f7f1 f948 	bl	8000ac8 <__aeabi_dcmpeq>
 800f838:	ec4b ab19 	vmov	d9, sl, fp
 800f83c:	4680      	mov	r8, r0
 800f83e:	b158      	cbz	r0, 800f858 <_dtoa_r+0xe0>
 800f840:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f842:	2301      	movs	r3, #1
 800f844:	6013      	str	r3, [r2, #0]
 800f846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f848:	2b00      	cmp	r3, #0
 800f84a:	f000 856b 	beq.w	8010324 <_dtoa_r+0xbac>
 800f84e:	4883      	ldr	r0, [pc, #524]	; (800fa5c <_dtoa_r+0x2e4>)
 800f850:	6018      	str	r0, [r3, #0]
 800f852:	1e43      	subs	r3, r0, #1
 800f854:	9301      	str	r3, [sp, #4]
 800f856:	e7df      	b.n	800f818 <_dtoa_r+0xa0>
 800f858:	ec4b ab10 	vmov	d0, sl, fp
 800f85c:	aa10      	add	r2, sp, #64	; 0x40
 800f85e:	a911      	add	r1, sp, #68	; 0x44
 800f860:	4620      	mov	r0, r4
 800f862:	f001 fcf3 	bl	801124c <__d2b>
 800f866:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f86a:	ee08 0a10 	vmov	s16, r0
 800f86e:	2d00      	cmp	r5, #0
 800f870:	f000 8084 	beq.w	800f97c <_dtoa_r+0x204>
 800f874:	ee19 3a90 	vmov	r3, s19
 800f878:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f87c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f880:	4656      	mov	r6, sl
 800f882:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f886:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f88a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f88e:	4b74      	ldr	r3, [pc, #464]	; (800fa60 <_dtoa_r+0x2e8>)
 800f890:	2200      	movs	r2, #0
 800f892:	4630      	mov	r0, r6
 800f894:	4639      	mov	r1, r7
 800f896:	f7f0 fcf7 	bl	8000288 <__aeabi_dsub>
 800f89a:	a365      	add	r3, pc, #404	; (adr r3, 800fa30 <_dtoa_r+0x2b8>)
 800f89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a0:	f7f0 feaa 	bl	80005f8 <__aeabi_dmul>
 800f8a4:	a364      	add	r3, pc, #400	; (adr r3, 800fa38 <_dtoa_r+0x2c0>)
 800f8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8aa:	f7f0 fcef 	bl	800028c <__adddf3>
 800f8ae:	4606      	mov	r6, r0
 800f8b0:	4628      	mov	r0, r5
 800f8b2:	460f      	mov	r7, r1
 800f8b4:	f7f0 fe36 	bl	8000524 <__aeabi_i2d>
 800f8b8:	a361      	add	r3, pc, #388	; (adr r3, 800fa40 <_dtoa_r+0x2c8>)
 800f8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8be:	f7f0 fe9b 	bl	80005f8 <__aeabi_dmul>
 800f8c2:	4602      	mov	r2, r0
 800f8c4:	460b      	mov	r3, r1
 800f8c6:	4630      	mov	r0, r6
 800f8c8:	4639      	mov	r1, r7
 800f8ca:	f7f0 fcdf 	bl	800028c <__adddf3>
 800f8ce:	4606      	mov	r6, r0
 800f8d0:	460f      	mov	r7, r1
 800f8d2:	f7f1 f941 	bl	8000b58 <__aeabi_d2iz>
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	9000      	str	r0, [sp, #0]
 800f8da:	2300      	movs	r3, #0
 800f8dc:	4630      	mov	r0, r6
 800f8de:	4639      	mov	r1, r7
 800f8e0:	f7f1 f8fc 	bl	8000adc <__aeabi_dcmplt>
 800f8e4:	b150      	cbz	r0, 800f8fc <_dtoa_r+0x184>
 800f8e6:	9800      	ldr	r0, [sp, #0]
 800f8e8:	f7f0 fe1c 	bl	8000524 <__aeabi_i2d>
 800f8ec:	4632      	mov	r2, r6
 800f8ee:	463b      	mov	r3, r7
 800f8f0:	f7f1 f8ea 	bl	8000ac8 <__aeabi_dcmpeq>
 800f8f4:	b910      	cbnz	r0, 800f8fc <_dtoa_r+0x184>
 800f8f6:	9b00      	ldr	r3, [sp, #0]
 800f8f8:	3b01      	subs	r3, #1
 800f8fa:	9300      	str	r3, [sp, #0]
 800f8fc:	9b00      	ldr	r3, [sp, #0]
 800f8fe:	2b16      	cmp	r3, #22
 800f900:	d85a      	bhi.n	800f9b8 <_dtoa_r+0x240>
 800f902:	9a00      	ldr	r2, [sp, #0]
 800f904:	4b57      	ldr	r3, [pc, #348]	; (800fa64 <_dtoa_r+0x2ec>)
 800f906:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f90e:	ec51 0b19 	vmov	r0, r1, d9
 800f912:	f7f1 f8e3 	bl	8000adc <__aeabi_dcmplt>
 800f916:	2800      	cmp	r0, #0
 800f918:	d050      	beq.n	800f9bc <_dtoa_r+0x244>
 800f91a:	9b00      	ldr	r3, [sp, #0]
 800f91c:	3b01      	subs	r3, #1
 800f91e:	9300      	str	r3, [sp, #0]
 800f920:	2300      	movs	r3, #0
 800f922:	930b      	str	r3, [sp, #44]	; 0x2c
 800f924:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f926:	1b5d      	subs	r5, r3, r5
 800f928:	1e6b      	subs	r3, r5, #1
 800f92a:	9305      	str	r3, [sp, #20]
 800f92c:	bf45      	ittet	mi
 800f92e:	f1c5 0301 	rsbmi	r3, r5, #1
 800f932:	9304      	strmi	r3, [sp, #16]
 800f934:	2300      	movpl	r3, #0
 800f936:	2300      	movmi	r3, #0
 800f938:	bf4c      	ite	mi
 800f93a:	9305      	strmi	r3, [sp, #20]
 800f93c:	9304      	strpl	r3, [sp, #16]
 800f93e:	9b00      	ldr	r3, [sp, #0]
 800f940:	2b00      	cmp	r3, #0
 800f942:	db3d      	blt.n	800f9c0 <_dtoa_r+0x248>
 800f944:	9b05      	ldr	r3, [sp, #20]
 800f946:	9a00      	ldr	r2, [sp, #0]
 800f948:	920a      	str	r2, [sp, #40]	; 0x28
 800f94a:	4413      	add	r3, r2
 800f94c:	9305      	str	r3, [sp, #20]
 800f94e:	2300      	movs	r3, #0
 800f950:	9307      	str	r3, [sp, #28]
 800f952:	9b06      	ldr	r3, [sp, #24]
 800f954:	2b09      	cmp	r3, #9
 800f956:	f200 8089 	bhi.w	800fa6c <_dtoa_r+0x2f4>
 800f95a:	2b05      	cmp	r3, #5
 800f95c:	bfc4      	itt	gt
 800f95e:	3b04      	subgt	r3, #4
 800f960:	9306      	strgt	r3, [sp, #24]
 800f962:	9b06      	ldr	r3, [sp, #24]
 800f964:	f1a3 0302 	sub.w	r3, r3, #2
 800f968:	bfcc      	ite	gt
 800f96a:	2500      	movgt	r5, #0
 800f96c:	2501      	movle	r5, #1
 800f96e:	2b03      	cmp	r3, #3
 800f970:	f200 8087 	bhi.w	800fa82 <_dtoa_r+0x30a>
 800f974:	e8df f003 	tbb	[pc, r3]
 800f978:	59383a2d 	.word	0x59383a2d
 800f97c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f980:	441d      	add	r5, r3
 800f982:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f986:	2b20      	cmp	r3, #32
 800f988:	bfc1      	itttt	gt
 800f98a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f98e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f992:	fa0b f303 	lslgt.w	r3, fp, r3
 800f996:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f99a:	bfda      	itte	le
 800f99c:	f1c3 0320 	rsble	r3, r3, #32
 800f9a0:	fa06 f003 	lslle.w	r0, r6, r3
 800f9a4:	4318      	orrgt	r0, r3
 800f9a6:	f7f0 fdad 	bl	8000504 <__aeabi_ui2d>
 800f9aa:	2301      	movs	r3, #1
 800f9ac:	4606      	mov	r6, r0
 800f9ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f9b2:	3d01      	subs	r5, #1
 800f9b4:	930e      	str	r3, [sp, #56]	; 0x38
 800f9b6:	e76a      	b.n	800f88e <_dtoa_r+0x116>
 800f9b8:	2301      	movs	r3, #1
 800f9ba:	e7b2      	b.n	800f922 <_dtoa_r+0x1aa>
 800f9bc:	900b      	str	r0, [sp, #44]	; 0x2c
 800f9be:	e7b1      	b.n	800f924 <_dtoa_r+0x1ac>
 800f9c0:	9b04      	ldr	r3, [sp, #16]
 800f9c2:	9a00      	ldr	r2, [sp, #0]
 800f9c4:	1a9b      	subs	r3, r3, r2
 800f9c6:	9304      	str	r3, [sp, #16]
 800f9c8:	4253      	negs	r3, r2
 800f9ca:	9307      	str	r3, [sp, #28]
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	930a      	str	r3, [sp, #40]	; 0x28
 800f9d0:	e7bf      	b.n	800f952 <_dtoa_r+0x1da>
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	9308      	str	r3, [sp, #32]
 800f9d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	dc55      	bgt.n	800fa88 <_dtoa_r+0x310>
 800f9dc:	2301      	movs	r3, #1
 800f9de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f9e2:	461a      	mov	r2, r3
 800f9e4:	9209      	str	r2, [sp, #36]	; 0x24
 800f9e6:	e00c      	b.n	800fa02 <_dtoa_r+0x28a>
 800f9e8:	2301      	movs	r3, #1
 800f9ea:	e7f3      	b.n	800f9d4 <_dtoa_r+0x25c>
 800f9ec:	2300      	movs	r3, #0
 800f9ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f9f0:	9308      	str	r3, [sp, #32]
 800f9f2:	9b00      	ldr	r3, [sp, #0]
 800f9f4:	4413      	add	r3, r2
 800f9f6:	9302      	str	r3, [sp, #8]
 800f9f8:	3301      	adds	r3, #1
 800f9fa:	2b01      	cmp	r3, #1
 800f9fc:	9303      	str	r3, [sp, #12]
 800f9fe:	bfb8      	it	lt
 800fa00:	2301      	movlt	r3, #1
 800fa02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fa04:	2200      	movs	r2, #0
 800fa06:	6042      	str	r2, [r0, #4]
 800fa08:	2204      	movs	r2, #4
 800fa0a:	f102 0614 	add.w	r6, r2, #20
 800fa0e:	429e      	cmp	r6, r3
 800fa10:	6841      	ldr	r1, [r0, #4]
 800fa12:	d93d      	bls.n	800fa90 <_dtoa_r+0x318>
 800fa14:	4620      	mov	r0, r4
 800fa16:	f001 f82b 	bl	8010a70 <_Balloc>
 800fa1a:	9001      	str	r0, [sp, #4]
 800fa1c:	2800      	cmp	r0, #0
 800fa1e:	d13b      	bne.n	800fa98 <_dtoa_r+0x320>
 800fa20:	4b11      	ldr	r3, [pc, #68]	; (800fa68 <_dtoa_r+0x2f0>)
 800fa22:	4602      	mov	r2, r0
 800fa24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fa28:	e6c0      	b.n	800f7ac <_dtoa_r+0x34>
 800fa2a:	2301      	movs	r3, #1
 800fa2c:	e7df      	b.n	800f9ee <_dtoa_r+0x276>
 800fa2e:	bf00      	nop
 800fa30:	636f4361 	.word	0x636f4361
 800fa34:	3fd287a7 	.word	0x3fd287a7
 800fa38:	8b60c8b3 	.word	0x8b60c8b3
 800fa3c:	3fc68a28 	.word	0x3fc68a28
 800fa40:	509f79fb 	.word	0x509f79fb
 800fa44:	3fd34413 	.word	0x3fd34413
 800fa48:	08013b8e 	.word	0x08013b8e
 800fa4c:	08013ba5 	.word	0x08013ba5
 800fa50:	7ff00000 	.word	0x7ff00000
 800fa54:	08013b8a 	.word	0x08013b8a
 800fa58:	08013b81 	.word	0x08013b81
 800fa5c:	08013a01 	.word	0x08013a01
 800fa60:	3ff80000 	.word	0x3ff80000
 800fa64:	08013d10 	.word	0x08013d10
 800fa68:	08013c00 	.word	0x08013c00
 800fa6c:	2501      	movs	r5, #1
 800fa6e:	2300      	movs	r3, #0
 800fa70:	9306      	str	r3, [sp, #24]
 800fa72:	9508      	str	r5, [sp, #32]
 800fa74:	f04f 33ff 	mov.w	r3, #4294967295
 800fa78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fa7c:	2200      	movs	r2, #0
 800fa7e:	2312      	movs	r3, #18
 800fa80:	e7b0      	b.n	800f9e4 <_dtoa_r+0x26c>
 800fa82:	2301      	movs	r3, #1
 800fa84:	9308      	str	r3, [sp, #32]
 800fa86:	e7f5      	b.n	800fa74 <_dtoa_r+0x2fc>
 800fa88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fa8e:	e7b8      	b.n	800fa02 <_dtoa_r+0x28a>
 800fa90:	3101      	adds	r1, #1
 800fa92:	6041      	str	r1, [r0, #4]
 800fa94:	0052      	lsls	r2, r2, #1
 800fa96:	e7b8      	b.n	800fa0a <_dtoa_r+0x292>
 800fa98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa9a:	9a01      	ldr	r2, [sp, #4]
 800fa9c:	601a      	str	r2, [r3, #0]
 800fa9e:	9b03      	ldr	r3, [sp, #12]
 800faa0:	2b0e      	cmp	r3, #14
 800faa2:	f200 809d 	bhi.w	800fbe0 <_dtoa_r+0x468>
 800faa6:	2d00      	cmp	r5, #0
 800faa8:	f000 809a 	beq.w	800fbe0 <_dtoa_r+0x468>
 800faac:	9b00      	ldr	r3, [sp, #0]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	dd32      	ble.n	800fb18 <_dtoa_r+0x3a0>
 800fab2:	4ab7      	ldr	r2, [pc, #732]	; (800fd90 <_dtoa_r+0x618>)
 800fab4:	f003 030f 	and.w	r3, r3, #15
 800fab8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fabc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fac0:	9b00      	ldr	r3, [sp, #0]
 800fac2:	05d8      	lsls	r0, r3, #23
 800fac4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800fac8:	d516      	bpl.n	800faf8 <_dtoa_r+0x380>
 800faca:	4bb2      	ldr	r3, [pc, #712]	; (800fd94 <_dtoa_r+0x61c>)
 800facc:	ec51 0b19 	vmov	r0, r1, d9
 800fad0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fad4:	f7f0 feba 	bl	800084c <__aeabi_ddiv>
 800fad8:	f007 070f 	and.w	r7, r7, #15
 800fadc:	4682      	mov	sl, r0
 800fade:	468b      	mov	fp, r1
 800fae0:	2503      	movs	r5, #3
 800fae2:	4eac      	ldr	r6, [pc, #688]	; (800fd94 <_dtoa_r+0x61c>)
 800fae4:	b957      	cbnz	r7, 800fafc <_dtoa_r+0x384>
 800fae6:	4642      	mov	r2, r8
 800fae8:	464b      	mov	r3, r9
 800faea:	4650      	mov	r0, sl
 800faec:	4659      	mov	r1, fp
 800faee:	f7f0 fead 	bl	800084c <__aeabi_ddiv>
 800faf2:	4682      	mov	sl, r0
 800faf4:	468b      	mov	fp, r1
 800faf6:	e028      	b.n	800fb4a <_dtoa_r+0x3d2>
 800faf8:	2502      	movs	r5, #2
 800fafa:	e7f2      	b.n	800fae2 <_dtoa_r+0x36a>
 800fafc:	07f9      	lsls	r1, r7, #31
 800fafe:	d508      	bpl.n	800fb12 <_dtoa_r+0x39a>
 800fb00:	4640      	mov	r0, r8
 800fb02:	4649      	mov	r1, r9
 800fb04:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fb08:	f7f0 fd76 	bl	80005f8 <__aeabi_dmul>
 800fb0c:	3501      	adds	r5, #1
 800fb0e:	4680      	mov	r8, r0
 800fb10:	4689      	mov	r9, r1
 800fb12:	107f      	asrs	r7, r7, #1
 800fb14:	3608      	adds	r6, #8
 800fb16:	e7e5      	b.n	800fae4 <_dtoa_r+0x36c>
 800fb18:	f000 809b 	beq.w	800fc52 <_dtoa_r+0x4da>
 800fb1c:	9b00      	ldr	r3, [sp, #0]
 800fb1e:	4f9d      	ldr	r7, [pc, #628]	; (800fd94 <_dtoa_r+0x61c>)
 800fb20:	425e      	negs	r6, r3
 800fb22:	4b9b      	ldr	r3, [pc, #620]	; (800fd90 <_dtoa_r+0x618>)
 800fb24:	f006 020f 	and.w	r2, r6, #15
 800fb28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb30:	ec51 0b19 	vmov	r0, r1, d9
 800fb34:	f7f0 fd60 	bl	80005f8 <__aeabi_dmul>
 800fb38:	1136      	asrs	r6, r6, #4
 800fb3a:	4682      	mov	sl, r0
 800fb3c:	468b      	mov	fp, r1
 800fb3e:	2300      	movs	r3, #0
 800fb40:	2502      	movs	r5, #2
 800fb42:	2e00      	cmp	r6, #0
 800fb44:	d17a      	bne.n	800fc3c <_dtoa_r+0x4c4>
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	d1d3      	bne.n	800faf2 <_dtoa_r+0x37a>
 800fb4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	f000 8082 	beq.w	800fc56 <_dtoa_r+0x4de>
 800fb52:	4b91      	ldr	r3, [pc, #580]	; (800fd98 <_dtoa_r+0x620>)
 800fb54:	2200      	movs	r2, #0
 800fb56:	4650      	mov	r0, sl
 800fb58:	4659      	mov	r1, fp
 800fb5a:	f7f0 ffbf 	bl	8000adc <__aeabi_dcmplt>
 800fb5e:	2800      	cmp	r0, #0
 800fb60:	d079      	beq.n	800fc56 <_dtoa_r+0x4de>
 800fb62:	9b03      	ldr	r3, [sp, #12]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d076      	beq.n	800fc56 <_dtoa_r+0x4de>
 800fb68:	9b02      	ldr	r3, [sp, #8]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	dd36      	ble.n	800fbdc <_dtoa_r+0x464>
 800fb6e:	9b00      	ldr	r3, [sp, #0]
 800fb70:	4650      	mov	r0, sl
 800fb72:	4659      	mov	r1, fp
 800fb74:	1e5f      	subs	r7, r3, #1
 800fb76:	2200      	movs	r2, #0
 800fb78:	4b88      	ldr	r3, [pc, #544]	; (800fd9c <_dtoa_r+0x624>)
 800fb7a:	f7f0 fd3d 	bl	80005f8 <__aeabi_dmul>
 800fb7e:	9e02      	ldr	r6, [sp, #8]
 800fb80:	4682      	mov	sl, r0
 800fb82:	468b      	mov	fp, r1
 800fb84:	3501      	adds	r5, #1
 800fb86:	4628      	mov	r0, r5
 800fb88:	f7f0 fccc 	bl	8000524 <__aeabi_i2d>
 800fb8c:	4652      	mov	r2, sl
 800fb8e:	465b      	mov	r3, fp
 800fb90:	f7f0 fd32 	bl	80005f8 <__aeabi_dmul>
 800fb94:	4b82      	ldr	r3, [pc, #520]	; (800fda0 <_dtoa_r+0x628>)
 800fb96:	2200      	movs	r2, #0
 800fb98:	f7f0 fb78 	bl	800028c <__adddf3>
 800fb9c:	46d0      	mov	r8, sl
 800fb9e:	46d9      	mov	r9, fp
 800fba0:	4682      	mov	sl, r0
 800fba2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800fba6:	2e00      	cmp	r6, #0
 800fba8:	d158      	bne.n	800fc5c <_dtoa_r+0x4e4>
 800fbaa:	4b7e      	ldr	r3, [pc, #504]	; (800fda4 <_dtoa_r+0x62c>)
 800fbac:	2200      	movs	r2, #0
 800fbae:	4640      	mov	r0, r8
 800fbb0:	4649      	mov	r1, r9
 800fbb2:	f7f0 fb69 	bl	8000288 <__aeabi_dsub>
 800fbb6:	4652      	mov	r2, sl
 800fbb8:	465b      	mov	r3, fp
 800fbba:	4680      	mov	r8, r0
 800fbbc:	4689      	mov	r9, r1
 800fbbe:	f7f0 ffab 	bl	8000b18 <__aeabi_dcmpgt>
 800fbc2:	2800      	cmp	r0, #0
 800fbc4:	f040 8295 	bne.w	80100f2 <_dtoa_r+0x97a>
 800fbc8:	4652      	mov	r2, sl
 800fbca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fbce:	4640      	mov	r0, r8
 800fbd0:	4649      	mov	r1, r9
 800fbd2:	f7f0 ff83 	bl	8000adc <__aeabi_dcmplt>
 800fbd6:	2800      	cmp	r0, #0
 800fbd8:	f040 8289 	bne.w	80100ee <_dtoa_r+0x976>
 800fbdc:	ec5b ab19 	vmov	sl, fp, d9
 800fbe0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	f2c0 8148 	blt.w	800fe78 <_dtoa_r+0x700>
 800fbe8:	9a00      	ldr	r2, [sp, #0]
 800fbea:	2a0e      	cmp	r2, #14
 800fbec:	f300 8144 	bgt.w	800fe78 <_dtoa_r+0x700>
 800fbf0:	4b67      	ldr	r3, [pc, #412]	; (800fd90 <_dtoa_r+0x618>)
 800fbf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fbf6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fbfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	f280 80d5 	bge.w	800fdac <_dtoa_r+0x634>
 800fc02:	9b03      	ldr	r3, [sp, #12]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	f300 80d1 	bgt.w	800fdac <_dtoa_r+0x634>
 800fc0a:	f040 826f 	bne.w	80100ec <_dtoa_r+0x974>
 800fc0e:	4b65      	ldr	r3, [pc, #404]	; (800fda4 <_dtoa_r+0x62c>)
 800fc10:	2200      	movs	r2, #0
 800fc12:	4640      	mov	r0, r8
 800fc14:	4649      	mov	r1, r9
 800fc16:	f7f0 fcef 	bl	80005f8 <__aeabi_dmul>
 800fc1a:	4652      	mov	r2, sl
 800fc1c:	465b      	mov	r3, fp
 800fc1e:	f7f0 ff71 	bl	8000b04 <__aeabi_dcmpge>
 800fc22:	9e03      	ldr	r6, [sp, #12]
 800fc24:	4637      	mov	r7, r6
 800fc26:	2800      	cmp	r0, #0
 800fc28:	f040 8245 	bne.w	80100b6 <_dtoa_r+0x93e>
 800fc2c:	9d01      	ldr	r5, [sp, #4]
 800fc2e:	2331      	movs	r3, #49	; 0x31
 800fc30:	f805 3b01 	strb.w	r3, [r5], #1
 800fc34:	9b00      	ldr	r3, [sp, #0]
 800fc36:	3301      	adds	r3, #1
 800fc38:	9300      	str	r3, [sp, #0]
 800fc3a:	e240      	b.n	80100be <_dtoa_r+0x946>
 800fc3c:	07f2      	lsls	r2, r6, #31
 800fc3e:	d505      	bpl.n	800fc4c <_dtoa_r+0x4d4>
 800fc40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fc44:	f7f0 fcd8 	bl	80005f8 <__aeabi_dmul>
 800fc48:	3501      	adds	r5, #1
 800fc4a:	2301      	movs	r3, #1
 800fc4c:	1076      	asrs	r6, r6, #1
 800fc4e:	3708      	adds	r7, #8
 800fc50:	e777      	b.n	800fb42 <_dtoa_r+0x3ca>
 800fc52:	2502      	movs	r5, #2
 800fc54:	e779      	b.n	800fb4a <_dtoa_r+0x3d2>
 800fc56:	9f00      	ldr	r7, [sp, #0]
 800fc58:	9e03      	ldr	r6, [sp, #12]
 800fc5a:	e794      	b.n	800fb86 <_dtoa_r+0x40e>
 800fc5c:	9901      	ldr	r1, [sp, #4]
 800fc5e:	4b4c      	ldr	r3, [pc, #304]	; (800fd90 <_dtoa_r+0x618>)
 800fc60:	4431      	add	r1, r6
 800fc62:	910d      	str	r1, [sp, #52]	; 0x34
 800fc64:	9908      	ldr	r1, [sp, #32]
 800fc66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fc6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fc6e:	2900      	cmp	r1, #0
 800fc70:	d043      	beq.n	800fcfa <_dtoa_r+0x582>
 800fc72:	494d      	ldr	r1, [pc, #308]	; (800fda8 <_dtoa_r+0x630>)
 800fc74:	2000      	movs	r0, #0
 800fc76:	f7f0 fde9 	bl	800084c <__aeabi_ddiv>
 800fc7a:	4652      	mov	r2, sl
 800fc7c:	465b      	mov	r3, fp
 800fc7e:	f7f0 fb03 	bl	8000288 <__aeabi_dsub>
 800fc82:	9d01      	ldr	r5, [sp, #4]
 800fc84:	4682      	mov	sl, r0
 800fc86:	468b      	mov	fp, r1
 800fc88:	4649      	mov	r1, r9
 800fc8a:	4640      	mov	r0, r8
 800fc8c:	f7f0 ff64 	bl	8000b58 <__aeabi_d2iz>
 800fc90:	4606      	mov	r6, r0
 800fc92:	f7f0 fc47 	bl	8000524 <__aeabi_i2d>
 800fc96:	4602      	mov	r2, r0
 800fc98:	460b      	mov	r3, r1
 800fc9a:	4640      	mov	r0, r8
 800fc9c:	4649      	mov	r1, r9
 800fc9e:	f7f0 faf3 	bl	8000288 <__aeabi_dsub>
 800fca2:	3630      	adds	r6, #48	; 0x30
 800fca4:	f805 6b01 	strb.w	r6, [r5], #1
 800fca8:	4652      	mov	r2, sl
 800fcaa:	465b      	mov	r3, fp
 800fcac:	4680      	mov	r8, r0
 800fcae:	4689      	mov	r9, r1
 800fcb0:	f7f0 ff14 	bl	8000adc <__aeabi_dcmplt>
 800fcb4:	2800      	cmp	r0, #0
 800fcb6:	d163      	bne.n	800fd80 <_dtoa_r+0x608>
 800fcb8:	4642      	mov	r2, r8
 800fcba:	464b      	mov	r3, r9
 800fcbc:	4936      	ldr	r1, [pc, #216]	; (800fd98 <_dtoa_r+0x620>)
 800fcbe:	2000      	movs	r0, #0
 800fcc0:	f7f0 fae2 	bl	8000288 <__aeabi_dsub>
 800fcc4:	4652      	mov	r2, sl
 800fcc6:	465b      	mov	r3, fp
 800fcc8:	f7f0 ff08 	bl	8000adc <__aeabi_dcmplt>
 800fccc:	2800      	cmp	r0, #0
 800fcce:	f040 80b5 	bne.w	800fe3c <_dtoa_r+0x6c4>
 800fcd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fcd4:	429d      	cmp	r5, r3
 800fcd6:	d081      	beq.n	800fbdc <_dtoa_r+0x464>
 800fcd8:	4b30      	ldr	r3, [pc, #192]	; (800fd9c <_dtoa_r+0x624>)
 800fcda:	2200      	movs	r2, #0
 800fcdc:	4650      	mov	r0, sl
 800fcde:	4659      	mov	r1, fp
 800fce0:	f7f0 fc8a 	bl	80005f8 <__aeabi_dmul>
 800fce4:	4b2d      	ldr	r3, [pc, #180]	; (800fd9c <_dtoa_r+0x624>)
 800fce6:	4682      	mov	sl, r0
 800fce8:	468b      	mov	fp, r1
 800fcea:	4640      	mov	r0, r8
 800fcec:	4649      	mov	r1, r9
 800fcee:	2200      	movs	r2, #0
 800fcf0:	f7f0 fc82 	bl	80005f8 <__aeabi_dmul>
 800fcf4:	4680      	mov	r8, r0
 800fcf6:	4689      	mov	r9, r1
 800fcf8:	e7c6      	b.n	800fc88 <_dtoa_r+0x510>
 800fcfa:	4650      	mov	r0, sl
 800fcfc:	4659      	mov	r1, fp
 800fcfe:	f7f0 fc7b 	bl	80005f8 <__aeabi_dmul>
 800fd02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd04:	9d01      	ldr	r5, [sp, #4]
 800fd06:	930f      	str	r3, [sp, #60]	; 0x3c
 800fd08:	4682      	mov	sl, r0
 800fd0a:	468b      	mov	fp, r1
 800fd0c:	4649      	mov	r1, r9
 800fd0e:	4640      	mov	r0, r8
 800fd10:	f7f0 ff22 	bl	8000b58 <__aeabi_d2iz>
 800fd14:	4606      	mov	r6, r0
 800fd16:	f7f0 fc05 	bl	8000524 <__aeabi_i2d>
 800fd1a:	3630      	adds	r6, #48	; 0x30
 800fd1c:	4602      	mov	r2, r0
 800fd1e:	460b      	mov	r3, r1
 800fd20:	4640      	mov	r0, r8
 800fd22:	4649      	mov	r1, r9
 800fd24:	f7f0 fab0 	bl	8000288 <__aeabi_dsub>
 800fd28:	f805 6b01 	strb.w	r6, [r5], #1
 800fd2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd2e:	429d      	cmp	r5, r3
 800fd30:	4680      	mov	r8, r0
 800fd32:	4689      	mov	r9, r1
 800fd34:	f04f 0200 	mov.w	r2, #0
 800fd38:	d124      	bne.n	800fd84 <_dtoa_r+0x60c>
 800fd3a:	4b1b      	ldr	r3, [pc, #108]	; (800fda8 <_dtoa_r+0x630>)
 800fd3c:	4650      	mov	r0, sl
 800fd3e:	4659      	mov	r1, fp
 800fd40:	f7f0 faa4 	bl	800028c <__adddf3>
 800fd44:	4602      	mov	r2, r0
 800fd46:	460b      	mov	r3, r1
 800fd48:	4640      	mov	r0, r8
 800fd4a:	4649      	mov	r1, r9
 800fd4c:	f7f0 fee4 	bl	8000b18 <__aeabi_dcmpgt>
 800fd50:	2800      	cmp	r0, #0
 800fd52:	d173      	bne.n	800fe3c <_dtoa_r+0x6c4>
 800fd54:	4652      	mov	r2, sl
 800fd56:	465b      	mov	r3, fp
 800fd58:	4913      	ldr	r1, [pc, #76]	; (800fda8 <_dtoa_r+0x630>)
 800fd5a:	2000      	movs	r0, #0
 800fd5c:	f7f0 fa94 	bl	8000288 <__aeabi_dsub>
 800fd60:	4602      	mov	r2, r0
 800fd62:	460b      	mov	r3, r1
 800fd64:	4640      	mov	r0, r8
 800fd66:	4649      	mov	r1, r9
 800fd68:	f7f0 feb8 	bl	8000adc <__aeabi_dcmplt>
 800fd6c:	2800      	cmp	r0, #0
 800fd6e:	f43f af35 	beq.w	800fbdc <_dtoa_r+0x464>
 800fd72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fd74:	1e6b      	subs	r3, r5, #1
 800fd76:	930f      	str	r3, [sp, #60]	; 0x3c
 800fd78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fd7c:	2b30      	cmp	r3, #48	; 0x30
 800fd7e:	d0f8      	beq.n	800fd72 <_dtoa_r+0x5fa>
 800fd80:	9700      	str	r7, [sp, #0]
 800fd82:	e049      	b.n	800fe18 <_dtoa_r+0x6a0>
 800fd84:	4b05      	ldr	r3, [pc, #20]	; (800fd9c <_dtoa_r+0x624>)
 800fd86:	f7f0 fc37 	bl	80005f8 <__aeabi_dmul>
 800fd8a:	4680      	mov	r8, r0
 800fd8c:	4689      	mov	r9, r1
 800fd8e:	e7bd      	b.n	800fd0c <_dtoa_r+0x594>
 800fd90:	08013d10 	.word	0x08013d10
 800fd94:	08013ce8 	.word	0x08013ce8
 800fd98:	3ff00000 	.word	0x3ff00000
 800fd9c:	40240000 	.word	0x40240000
 800fda0:	401c0000 	.word	0x401c0000
 800fda4:	40140000 	.word	0x40140000
 800fda8:	3fe00000 	.word	0x3fe00000
 800fdac:	9d01      	ldr	r5, [sp, #4]
 800fdae:	4656      	mov	r6, sl
 800fdb0:	465f      	mov	r7, fp
 800fdb2:	4642      	mov	r2, r8
 800fdb4:	464b      	mov	r3, r9
 800fdb6:	4630      	mov	r0, r6
 800fdb8:	4639      	mov	r1, r7
 800fdba:	f7f0 fd47 	bl	800084c <__aeabi_ddiv>
 800fdbe:	f7f0 fecb 	bl	8000b58 <__aeabi_d2iz>
 800fdc2:	4682      	mov	sl, r0
 800fdc4:	f7f0 fbae 	bl	8000524 <__aeabi_i2d>
 800fdc8:	4642      	mov	r2, r8
 800fdca:	464b      	mov	r3, r9
 800fdcc:	f7f0 fc14 	bl	80005f8 <__aeabi_dmul>
 800fdd0:	4602      	mov	r2, r0
 800fdd2:	460b      	mov	r3, r1
 800fdd4:	4630      	mov	r0, r6
 800fdd6:	4639      	mov	r1, r7
 800fdd8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800fddc:	f7f0 fa54 	bl	8000288 <__aeabi_dsub>
 800fde0:	f805 6b01 	strb.w	r6, [r5], #1
 800fde4:	9e01      	ldr	r6, [sp, #4]
 800fde6:	9f03      	ldr	r7, [sp, #12]
 800fde8:	1bae      	subs	r6, r5, r6
 800fdea:	42b7      	cmp	r7, r6
 800fdec:	4602      	mov	r2, r0
 800fdee:	460b      	mov	r3, r1
 800fdf0:	d135      	bne.n	800fe5e <_dtoa_r+0x6e6>
 800fdf2:	f7f0 fa4b 	bl	800028c <__adddf3>
 800fdf6:	4642      	mov	r2, r8
 800fdf8:	464b      	mov	r3, r9
 800fdfa:	4606      	mov	r6, r0
 800fdfc:	460f      	mov	r7, r1
 800fdfe:	f7f0 fe8b 	bl	8000b18 <__aeabi_dcmpgt>
 800fe02:	b9d0      	cbnz	r0, 800fe3a <_dtoa_r+0x6c2>
 800fe04:	4642      	mov	r2, r8
 800fe06:	464b      	mov	r3, r9
 800fe08:	4630      	mov	r0, r6
 800fe0a:	4639      	mov	r1, r7
 800fe0c:	f7f0 fe5c 	bl	8000ac8 <__aeabi_dcmpeq>
 800fe10:	b110      	cbz	r0, 800fe18 <_dtoa_r+0x6a0>
 800fe12:	f01a 0f01 	tst.w	sl, #1
 800fe16:	d110      	bne.n	800fe3a <_dtoa_r+0x6c2>
 800fe18:	4620      	mov	r0, r4
 800fe1a:	ee18 1a10 	vmov	r1, s16
 800fe1e:	f000 fe67 	bl	8010af0 <_Bfree>
 800fe22:	2300      	movs	r3, #0
 800fe24:	9800      	ldr	r0, [sp, #0]
 800fe26:	702b      	strb	r3, [r5, #0]
 800fe28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe2a:	3001      	adds	r0, #1
 800fe2c:	6018      	str	r0, [r3, #0]
 800fe2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	f43f acf1 	beq.w	800f818 <_dtoa_r+0xa0>
 800fe36:	601d      	str	r5, [r3, #0]
 800fe38:	e4ee      	b.n	800f818 <_dtoa_r+0xa0>
 800fe3a:	9f00      	ldr	r7, [sp, #0]
 800fe3c:	462b      	mov	r3, r5
 800fe3e:	461d      	mov	r5, r3
 800fe40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe44:	2a39      	cmp	r2, #57	; 0x39
 800fe46:	d106      	bne.n	800fe56 <_dtoa_r+0x6de>
 800fe48:	9a01      	ldr	r2, [sp, #4]
 800fe4a:	429a      	cmp	r2, r3
 800fe4c:	d1f7      	bne.n	800fe3e <_dtoa_r+0x6c6>
 800fe4e:	9901      	ldr	r1, [sp, #4]
 800fe50:	2230      	movs	r2, #48	; 0x30
 800fe52:	3701      	adds	r7, #1
 800fe54:	700a      	strb	r2, [r1, #0]
 800fe56:	781a      	ldrb	r2, [r3, #0]
 800fe58:	3201      	adds	r2, #1
 800fe5a:	701a      	strb	r2, [r3, #0]
 800fe5c:	e790      	b.n	800fd80 <_dtoa_r+0x608>
 800fe5e:	4ba6      	ldr	r3, [pc, #664]	; (80100f8 <_dtoa_r+0x980>)
 800fe60:	2200      	movs	r2, #0
 800fe62:	f7f0 fbc9 	bl	80005f8 <__aeabi_dmul>
 800fe66:	2200      	movs	r2, #0
 800fe68:	2300      	movs	r3, #0
 800fe6a:	4606      	mov	r6, r0
 800fe6c:	460f      	mov	r7, r1
 800fe6e:	f7f0 fe2b 	bl	8000ac8 <__aeabi_dcmpeq>
 800fe72:	2800      	cmp	r0, #0
 800fe74:	d09d      	beq.n	800fdb2 <_dtoa_r+0x63a>
 800fe76:	e7cf      	b.n	800fe18 <_dtoa_r+0x6a0>
 800fe78:	9a08      	ldr	r2, [sp, #32]
 800fe7a:	2a00      	cmp	r2, #0
 800fe7c:	f000 80d7 	beq.w	801002e <_dtoa_r+0x8b6>
 800fe80:	9a06      	ldr	r2, [sp, #24]
 800fe82:	2a01      	cmp	r2, #1
 800fe84:	f300 80ba 	bgt.w	800fffc <_dtoa_r+0x884>
 800fe88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fe8a:	2a00      	cmp	r2, #0
 800fe8c:	f000 80b2 	beq.w	800fff4 <_dtoa_r+0x87c>
 800fe90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fe94:	9e07      	ldr	r6, [sp, #28]
 800fe96:	9d04      	ldr	r5, [sp, #16]
 800fe98:	9a04      	ldr	r2, [sp, #16]
 800fe9a:	441a      	add	r2, r3
 800fe9c:	9204      	str	r2, [sp, #16]
 800fe9e:	9a05      	ldr	r2, [sp, #20]
 800fea0:	2101      	movs	r1, #1
 800fea2:	441a      	add	r2, r3
 800fea4:	4620      	mov	r0, r4
 800fea6:	9205      	str	r2, [sp, #20]
 800fea8:	f000 ff24 	bl	8010cf4 <__i2b>
 800feac:	4607      	mov	r7, r0
 800feae:	2d00      	cmp	r5, #0
 800feb0:	dd0c      	ble.n	800fecc <_dtoa_r+0x754>
 800feb2:	9b05      	ldr	r3, [sp, #20]
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	dd09      	ble.n	800fecc <_dtoa_r+0x754>
 800feb8:	42ab      	cmp	r3, r5
 800feba:	9a04      	ldr	r2, [sp, #16]
 800febc:	bfa8      	it	ge
 800febe:	462b      	movge	r3, r5
 800fec0:	1ad2      	subs	r2, r2, r3
 800fec2:	9204      	str	r2, [sp, #16]
 800fec4:	9a05      	ldr	r2, [sp, #20]
 800fec6:	1aed      	subs	r5, r5, r3
 800fec8:	1ad3      	subs	r3, r2, r3
 800feca:	9305      	str	r3, [sp, #20]
 800fecc:	9b07      	ldr	r3, [sp, #28]
 800fece:	b31b      	cbz	r3, 800ff18 <_dtoa_r+0x7a0>
 800fed0:	9b08      	ldr	r3, [sp, #32]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	f000 80af 	beq.w	8010036 <_dtoa_r+0x8be>
 800fed8:	2e00      	cmp	r6, #0
 800feda:	dd13      	ble.n	800ff04 <_dtoa_r+0x78c>
 800fedc:	4639      	mov	r1, r7
 800fede:	4632      	mov	r2, r6
 800fee0:	4620      	mov	r0, r4
 800fee2:	f000 ffc7 	bl	8010e74 <__pow5mult>
 800fee6:	ee18 2a10 	vmov	r2, s16
 800feea:	4601      	mov	r1, r0
 800feec:	4607      	mov	r7, r0
 800feee:	4620      	mov	r0, r4
 800fef0:	f000 ff16 	bl	8010d20 <__multiply>
 800fef4:	ee18 1a10 	vmov	r1, s16
 800fef8:	4680      	mov	r8, r0
 800fefa:	4620      	mov	r0, r4
 800fefc:	f000 fdf8 	bl	8010af0 <_Bfree>
 800ff00:	ee08 8a10 	vmov	s16, r8
 800ff04:	9b07      	ldr	r3, [sp, #28]
 800ff06:	1b9a      	subs	r2, r3, r6
 800ff08:	d006      	beq.n	800ff18 <_dtoa_r+0x7a0>
 800ff0a:	ee18 1a10 	vmov	r1, s16
 800ff0e:	4620      	mov	r0, r4
 800ff10:	f000 ffb0 	bl	8010e74 <__pow5mult>
 800ff14:	ee08 0a10 	vmov	s16, r0
 800ff18:	2101      	movs	r1, #1
 800ff1a:	4620      	mov	r0, r4
 800ff1c:	f000 feea 	bl	8010cf4 <__i2b>
 800ff20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	4606      	mov	r6, r0
 800ff26:	f340 8088 	ble.w	801003a <_dtoa_r+0x8c2>
 800ff2a:	461a      	mov	r2, r3
 800ff2c:	4601      	mov	r1, r0
 800ff2e:	4620      	mov	r0, r4
 800ff30:	f000 ffa0 	bl	8010e74 <__pow5mult>
 800ff34:	9b06      	ldr	r3, [sp, #24]
 800ff36:	2b01      	cmp	r3, #1
 800ff38:	4606      	mov	r6, r0
 800ff3a:	f340 8081 	ble.w	8010040 <_dtoa_r+0x8c8>
 800ff3e:	f04f 0800 	mov.w	r8, #0
 800ff42:	6933      	ldr	r3, [r6, #16]
 800ff44:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ff48:	6918      	ldr	r0, [r3, #16]
 800ff4a:	f000 fe83 	bl	8010c54 <__hi0bits>
 800ff4e:	f1c0 0020 	rsb	r0, r0, #32
 800ff52:	9b05      	ldr	r3, [sp, #20]
 800ff54:	4418      	add	r0, r3
 800ff56:	f010 001f 	ands.w	r0, r0, #31
 800ff5a:	f000 8092 	beq.w	8010082 <_dtoa_r+0x90a>
 800ff5e:	f1c0 0320 	rsb	r3, r0, #32
 800ff62:	2b04      	cmp	r3, #4
 800ff64:	f340 808a 	ble.w	801007c <_dtoa_r+0x904>
 800ff68:	f1c0 001c 	rsb	r0, r0, #28
 800ff6c:	9b04      	ldr	r3, [sp, #16]
 800ff6e:	4403      	add	r3, r0
 800ff70:	9304      	str	r3, [sp, #16]
 800ff72:	9b05      	ldr	r3, [sp, #20]
 800ff74:	4403      	add	r3, r0
 800ff76:	4405      	add	r5, r0
 800ff78:	9305      	str	r3, [sp, #20]
 800ff7a:	9b04      	ldr	r3, [sp, #16]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	dd07      	ble.n	800ff90 <_dtoa_r+0x818>
 800ff80:	ee18 1a10 	vmov	r1, s16
 800ff84:	461a      	mov	r2, r3
 800ff86:	4620      	mov	r0, r4
 800ff88:	f000 ffce 	bl	8010f28 <__lshift>
 800ff8c:	ee08 0a10 	vmov	s16, r0
 800ff90:	9b05      	ldr	r3, [sp, #20]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	dd05      	ble.n	800ffa2 <_dtoa_r+0x82a>
 800ff96:	4631      	mov	r1, r6
 800ff98:	461a      	mov	r2, r3
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	f000 ffc4 	bl	8010f28 <__lshift>
 800ffa0:	4606      	mov	r6, r0
 800ffa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d06e      	beq.n	8010086 <_dtoa_r+0x90e>
 800ffa8:	ee18 0a10 	vmov	r0, s16
 800ffac:	4631      	mov	r1, r6
 800ffae:	f001 f82b 	bl	8011008 <__mcmp>
 800ffb2:	2800      	cmp	r0, #0
 800ffb4:	da67      	bge.n	8010086 <_dtoa_r+0x90e>
 800ffb6:	9b00      	ldr	r3, [sp, #0]
 800ffb8:	3b01      	subs	r3, #1
 800ffba:	ee18 1a10 	vmov	r1, s16
 800ffbe:	9300      	str	r3, [sp, #0]
 800ffc0:	220a      	movs	r2, #10
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	4620      	mov	r0, r4
 800ffc6:	f000 fdb5 	bl	8010b34 <__multadd>
 800ffca:	9b08      	ldr	r3, [sp, #32]
 800ffcc:	ee08 0a10 	vmov	s16, r0
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	f000 81b1 	beq.w	8010338 <_dtoa_r+0xbc0>
 800ffd6:	2300      	movs	r3, #0
 800ffd8:	4639      	mov	r1, r7
 800ffda:	220a      	movs	r2, #10
 800ffdc:	4620      	mov	r0, r4
 800ffde:	f000 fda9 	bl	8010b34 <__multadd>
 800ffe2:	9b02      	ldr	r3, [sp, #8]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	4607      	mov	r7, r0
 800ffe8:	f300 808e 	bgt.w	8010108 <_dtoa_r+0x990>
 800ffec:	9b06      	ldr	r3, [sp, #24]
 800ffee:	2b02      	cmp	r3, #2
 800fff0:	dc51      	bgt.n	8010096 <_dtoa_r+0x91e>
 800fff2:	e089      	b.n	8010108 <_dtoa_r+0x990>
 800fff4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fff6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fffa:	e74b      	b.n	800fe94 <_dtoa_r+0x71c>
 800fffc:	9b03      	ldr	r3, [sp, #12]
 800fffe:	1e5e      	subs	r6, r3, #1
 8010000:	9b07      	ldr	r3, [sp, #28]
 8010002:	42b3      	cmp	r3, r6
 8010004:	bfbf      	itttt	lt
 8010006:	9b07      	ldrlt	r3, [sp, #28]
 8010008:	9607      	strlt	r6, [sp, #28]
 801000a:	1af2      	sublt	r2, r6, r3
 801000c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801000e:	bfb6      	itet	lt
 8010010:	189b      	addlt	r3, r3, r2
 8010012:	1b9e      	subge	r6, r3, r6
 8010014:	930a      	strlt	r3, [sp, #40]	; 0x28
 8010016:	9b03      	ldr	r3, [sp, #12]
 8010018:	bfb8      	it	lt
 801001a:	2600      	movlt	r6, #0
 801001c:	2b00      	cmp	r3, #0
 801001e:	bfb7      	itett	lt
 8010020:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8010024:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010028:	1a9d      	sublt	r5, r3, r2
 801002a:	2300      	movlt	r3, #0
 801002c:	e734      	b.n	800fe98 <_dtoa_r+0x720>
 801002e:	9e07      	ldr	r6, [sp, #28]
 8010030:	9d04      	ldr	r5, [sp, #16]
 8010032:	9f08      	ldr	r7, [sp, #32]
 8010034:	e73b      	b.n	800feae <_dtoa_r+0x736>
 8010036:	9a07      	ldr	r2, [sp, #28]
 8010038:	e767      	b.n	800ff0a <_dtoa_r+0x792>
 801003a:	9b06      	ldr	r3, [sp, #24]
 801003c:	2b01      	cmp	r3, #1
 801003e:	dc18      	bgt.n	8010072 <_dtoa_r+0x8fa>
 8010040:	f1ba 0f00 	cmp.w	sl, #0
 8010044:	d115      	bne.n	8010072 <_dtoa_r+0x8fa>
 8010046:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801004a:	b993      	cbnz	r3, 8010072 <_dtoa_r+0x8fa>
 801004c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010050:	0d1b      	lsrs	r3, r3, #20
 8010052:	051b      	lsls	r3, r3, #20
 8010054:	b183      	cbz	r3, 8010078 <_dtoa_r+0x900>
 8010056:	9b04      	ldr	r3, [sp, #16]
 8010058:	3301      	adds	r3, #1
 801005a:	9304      	str	r3, [sp, #16]
 801005c:	9b05      	ldr	r3, [sp, #20]
 801005e:	3301      	adds	r3, #1
 8010060:	9305      	str	r3, [sp, #20]
 8010062:	f04f 0801 	mov.w	r8, #1
 8010066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010068:	2b00      	cmp	r3, #0
 801006a:	f47f af6a 	bne.w	800ff42 <_dtoa_r+0x7ca>
 801006e:	2001      	movs	r0, #1
 8010070:	e76f      	b.n	800ff52 <_dtoa_r+0x7da>
 8010072:	f04f 0800 	mov.w	r8, #0
 8010076:	e7f6      	b.n	8010066 <_dtoa_r+0x8ee>
 8010078:	4698      	mov	r8, r3
 801007a:	e7f4      	b.n	8010066 <_dtoa_r+0x8ee>
 801007c:	f43f af7d 	beq.w	800ff7a <_dtoa_r+0x802>
 8010080:	4618      	mov	r0, r3
 8010082:	301c      	adds	r0, #28
 8010084:	e772      	b.n	800ff6c <_dtoa_r+0x7f4>
 8010086:	9b03      	ldr	r3, [sp, #12]
 8010088:	2b00      	cmp	r3, #0
 801008a:	dc37      	bgt.n	80100fc <_dtoa_r+0x984>
 801008c:	9b06      	ldr	r3, [sp, #24]
 801008e:	2b02      	cmp	r3, #2
 8010090:	dd34      	ble.n	80100fc <_dtoa_r+0x984>
 8010092:	9b03      	ldr	r3, [sp, #12]
 8010094:	9302      	str	r3, [sp, #8]
 8010096:	9b02      	ldr	r3, [sp, #8]
 8010098:	b96b      	cbnz	r3, 80100b6 <_dtoa_r+0x93e>
 801009a:	4631      	mov	r1, r6
 801009c:	2205      	movs	r2, #5
 801009e:	4620      	mov	r0, r4
 80100a0:	f000 fd48 	bl	8010b34 <__multadd>
 80100a4:	4601      	mov	r1, r0
 80100a6:	4606      	mov	r6, r0
 80100a8:	ee18 0a10 	vmov	r0, s16
 80100ac:	f000 ffac 	bl	8011008 <__mcmp>
 80100b0:	2800      	cmp	r0, #0
 80100b2:	f73f adbb 	bgt.w	800fc2c <_dtoa_r+0x4b4>
 80100b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100b8:	9d01      	ldr	r5, [sp, #4]
 80100ba:	43db      	mvns	r3, r3
 80100bc:	9300      	str	r3, [sp, #0]
 80100be:	f04f 0800 	mov.w	r8, #0
 80100c2:	4631      	mov	r1, r6
 80100c4:	4620      	mov	r0, r4
 80100c6:	f000 fd13 	bl	8010af0 <_Bfree>
 80100ca:	2f00      	cmp	r7, #0
 80100cc:	f43f aea4 	beq.w	800fe18 <_dtoa_r+0x6a0>
 80100d0:	f1b8 0f00 	cmp.w	r8, #0
 80100d4:	d005      	beq.n	80100e2 <_dtoa_r+0x96a>
 80100d6:	45b8      	cmp	r8, r7
 80100d8:	d003      	beq.n	80100e2 <_dtoa_r+0x96a>
 80100da:	4641      	mov	r1, r8
 80100dc:	4620      	mov	r0, r4
 80100de:	f000 fd07 	bl	8010af0 <_Bfree>
 80100e2:	4639      	mov	r1, r7
 80100e4:	4620      	mov	r0, r4
 80100e6:	f000 fd03 	bl	8010af0 <_Bfree>
 80100ea:	e695      	b.n	800fe18 <_dtoa_r+0x6a0>
 80100ec:	2600      	movs	r6, #0
 80100ee:	4637      	mov	r7, r6
 80100f0:	e7e1      	b.n	80100b6 <_dtoa_r+0x93e>
 80100f2:	9700      	str	r7, [sp, #0]
 80100f4:	4637      	mov	r7, r6
 80100f6:	e599      	b.n	800fc2c <_dtoa_r+0x4b4>
 80100f8:	40240000 	.word	0x40240000
 80100fc:	9b08      	ldr	r3, [sp, #32]
 80100fe:	2b00      	cmp	r3, #0
 8010100:	f000 80ca 	beq.w	8010298 <_dtoa_r+0xb20>
 8010104:	9b03      	ldr	r3, [sp, #12]
 8010106:	9302      	str	r3, [sp, #8]
 8010108:	2d00      	cmp	r5, #0
 801010a:	dd05      	ble.n	8010118 <_dtoa_r+0x9a0>
 801010c:	4639      	mov	r1, r7
 801010e:	462a      	mov	r2, r5
 8010110:	4620      	mov	r0, r4
 8010112:	f000 ff09 	bl	8010f28 <__lshift>
 8010116:	4607      	mov	r7, r0
 8010118:	f1b8 0f00 	cmp.w	r8, #0
 801011c:	d05b      	beq.n	80101d6 <_dtoa_r+0xa5e>
 801011e:	6879      	ldr	r1, [r7, #4]
 8010120:	4620      	mov	r0, r4
 8010122:	f000 fca5 	bl	8010a70 <_Balloc>
 8010126:	4605      	mov	r5, r0
 8010128:	b928      	cbnz	r0, 8010136 <_dtoa_r+0x9be>
 801012a:	4b87      	ldr	r3, [pc, #540]	; (8010348 <_dtoa_r+0xbd0>)
 801012c:	4602      	mov	r2, r0
 801012e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010132:	f7ff bb3b 	b.w	800f7ac <_dtoa_r+0x34>
 8010136:	693a      	ldr	r2, [r7, #16]
 8010138:	3202      	adds	r2, #2
 801013a:	0092      	lsls	r2, r2, #2
 801013c:	f107 010c 	add.w	r1, r7, #12
 8010140:	300c      	adds	r0, #12
 8010142:	f7fd fd2b 	bl	800db9c <memcpy>
 8010146:	2201      	movs	r2, #1
 8010148:	4629      	mov	r1, r5
 801014a:	4620      	mov	r0, r4
 801014c:	f000 feec 	bl	8010f28 <__lshift>
 8010150:	9b01      	ldr	r3, [sp, #4]
 8010152:	f103 0901 	add.w	r9, r3, #1
 8010156:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801015a:	4413      	add	r3, r2
 801015c:	9305      	str	r3, [sp, #20]
 801015e:	f00a 0301 	and.w	r3, sl, #1
 8010162:	46b8      	mov	r8, r7
 8010164:	9304      	str	r3, [sp, #16]
 8010166:	4607      	mov	r7, r0
 8010168:	4631      	mov	r1, r6
 801016a:	ee18 0a10 	vmov	r0, s16
 801016e:	f7ff fa77 	bl	800f660 <quorem>
 8010172:	4641      	mov	r1, r8
 8010174:	9002      	str	r0, [sp, #8]
 8010176:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801017a:	ee18 0a10 	vmov	r0, s16
 801017e:	f000 ff43 	bl	8011008 <__mcmp>
 8010182:	463a      	mov	r2, r7
 8010184:	9003      	str	r0, [sp, #12]
 8010186:	4631      	mov	r1, r6
 8010188:	4620      	mov	r0, r4
 801018a:	f000 ff59 	bl	8011040 <__mdiff>
 801018e:	68c2      	ldr	r2, [r0, #12]
 8010190:	f109 3bff 	add.w	fp, r9, #4294967295
 8010194:	4605      	mov	r5, r0
 8010196:	bb02      	cbnz	r2, 80101da <_dtoa_r+0xa62>
 8010198:	4601      	mov	r1, r0
 801019a:	ee18 0a10 	vmov	r0, s16
 801019e:	f000 ff33 	bl	8011008 <__mcmp>
 80101a2:	4602      	mov	r2, r0
 80101a4:	4629      	mov	r1, r5
 80101a6:	4620      	mov	r0, r4
 80101a8:	9207      	str	r2, [sp, #28]
 80101aa:	f000 fca1 	bl	8010af0 <_Bfree>
 80101ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80101b2:	ea43 0102 	orr.w	r1, r3, r2
 80101b6:	9b04      	ldr	r3, [sp, #16]
 80101b8:	430b      	orrs	r3, r1
 80101ba:	464d      	mov	r5, r9
 80101bc:	d10f      	bne.n	80101de <_dtoa_r+0xa66>
 80101be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80101c2:	d02a      	beq.n	801021a <_dtoa_r+0xaa2>
 80101c4:	9b03      	ldr	r3, [sp, #12]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	dd02      	ble.n	80101d0 <_dtoa_r+0xa58>
 80101ca:	9b02      	ldr	r3, [sp, #8]
 80101cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80101d0:	f88b a000 	strb.w	sl, [fp]
 80101d4:	e775      	b.n	80100c2 <_dtoa_r+0x94a>
 80101d6:	4638      	mov	r0, r7
 80101d8:	e7ba      	b.n	8010150 <_dtoa_r+0x9d8>
 80101da:	2201      	movs	r2, #1
 80101dc:	e7e2      	b.n	80101a4 <_dtoa_r+0xa2c>
 80101de:	9b03      	ldr	r3, [sp, #12]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	db04      	blt.n	80101ee <_dtoa_r+0xa76>
 80101e4:	9906      	ldr	r1, [sp, #24]
 80101e6:	430b      	orrs	r3, r1
 80101e8:	9904      	ldr	r1, [sp, #16]
 80101ea:	430b      	orrs	r3, r1
 80101ec:	d122      	bne.n	8010234 <_dtoa_r+0xabc>
 80101ee:	2a00      	cmp	r2, #0
 80101f0:	ddee      	ble.n	80101d0 <_dtoa_r+0xa58>
 80101f2:	ee18 1a10 	vmov	r1, s16
 80101f6:	2201      	movs	r2, #1
 80101f8:	4620      	mov	r0, r4
 80101fa:	f000 fe95 	bl	8010f28 <__lshift>
 80101fe:	4631      	mov	r1, r6
 8010200:	ee08 0a10 	vmov	s16, r0
 8010204:	f000 ff00 	bl	8011008 <__mcmp>
 8010208:	2800      	cmp	r0, #0
 801020a:	dc03      	bgt.n	8010214 <_dtoa_r+0xa9c>
 801020c:	d1e0      	bne.n	80101d0 <_dtoa_r+0xa58>
 801020e:	f01a 0f01 	tst.w	sl, #1
 8010212:	d0dd      	beq.n	80101d0 <_dtoa_r+0xa58>
 8010214:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010218:	d1d7      	bne.n	80101ca <_dtoa_r+0xa52>
 801021a:	2339      	movs	r3, #57	; 0x39
 801021c:	f88b 3000 	strb.w	r3, [fp]
 8010220:	462b      	mov	r3, r5
 8010222:	461d      	mov	r5, r3
 8010224:	3b01      	subs	r3, #1
 8010226:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801022a:	2a39      	cmp	r2, #57	; 0x39
 801022c:	d071      	beq.n	8010312 <_dtoa_r+0xb9a>
 801022e:	3201      	adds	r2, #1
 8010230:	701a      	strb	r2, [r3, #0]
 8010232:	e746      	b.n	80100c2 <_dtoa_r+0x94a>
 8010234:	2a00      	cmp	r2, #0
 8010236:	dd07      	ble.n	8010248 <_dtoa_r+0xad0>
 8010238:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801023c:	d0ed      	beq.n	801021a <_dtoa_r+0xaa2>
 801023e:	f10a 0301 	add.w	r3, sl, #1
 8010242:	f88b 3000 	strb.w	r3, [fp]
 8010246:	e73c      	b.n	80100c2 <_dtoa_r+0x94a>
 8010248:	9b05      	ldr	r3, [sp, #20]
 801024a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801024e:	4599      	cmp	r9, r3
 8010250:	d047      	beq.n	80102e2 <_dtoa_r+0xb6a>
 8010252:	ee18 1a10 	vmov	r1, s16
 8010256:	2300      	movs	r3, #0
 8010258:	220a      	movs	r2, #10
 801025a:	4620      	mov	r0, r4
 801025c:	f000 fc6a 	bl	8010b34 <__multadd>
 8010260:	45b8      	cmp	r8, r7
 8010262:	ee08 0a10 	vmov	s16, r0
 8010266:	f04f 0300 	mov.w	r3, #0
 801026a:	f04f 020a 	mov.w	r2, #10
 801026e:	4641      	mov	r1, r8
 8010270:	4620      	mov	r0, r4
 8010272:	d106      	bne.n	8010282 <_dtoa_r+0xb0a>
 8010274:	f000 fc5e 	bl	8010b34 <__multadd>
 8010278:	4680      	mov	r8, r0
 801027a:	4607      	mov	r7, r0
 801027c:	f109 0901 	add.w	r9, r9, #1
 8010280:	e772      	b.n	8010168 <_dtoa_r+0x9f0>
 8010282:	f000 fc57 	bl	8010b34 <__multadd>
 8010286:	4639      	mov	r1, r7
 8010288:	4680      	mov	r8, r0
 801028a:	2300      	movs	r3, #0
 801028c:	220a      	movs	r2, #10
 801028e:	4620      	mov	r0, r4
 8010290:	f000 fc50 	bl	8010b34 <__multadd>
 8010294:	4607      	mov	r7, r0
 8010296:	e7f1      	b.n	801027c <_dtoa_r+0xb04>
 8010298:	9b03      	ldr	r3, [sp, #12]
 801029a:	9302      	str	r3, [sp, #8]
 801029c:	9d01      	ldr	r5, [sp, #4]
 801029e:	ee18 0a10 	vmov	r0, s16
 80102a2:	4631      	mov	r1, r6
 80102a4:	f7ff f9dc 	bl	800f660 <quorem>
 80102a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80102ac:	9b01      	ldr	r3, [sp, #4]
 80102ae:	f805 ab01 	strb.w	sl, [r5], #1
 80102b2:	1aea      	subs	r2, r5, r3
 80102b4:	9b02      	ldr	r3, [sp, #8]
 80102b6:	4293      	cmp	r3, r2
 80102b8:	dd09      	ble.n	80102ce <_dtoa_r+0xb56>
 80102ba:	ee18 1a10 	vmov	r1, s16
 80102be:	2300      	movs	r3, #0
 80102c0:	220a      	movs	r2, #10
 80102c2:	4620      	mov	r0, r4
 80102c4:	f000 fc36 	bl	8010b34 <__multadd>
 80102c8:	ee08 0a10 	vmov	s16, r0
 80102cc:	e7e7      	b.n	801029e <_dtoa_r+0xb26>
 80102ce:	9b02      	ldr	r3, [sp, #8]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	bfc8      	it	gt
 80102d4:	461d      	movgt	r5, r3
 80102d6:	9b01      	ldr	r3, [sp, #4]
 80102d8:	bfd8      	it	le
 80102da:	2501      	movle	r5, #1
 80102dc:	441d      	add	r5, r3
 80102de:	f04f 0800 	mov.w	r8, #0
 80102e2:	ee18 1a10 	vmov	r1, s16
 80102e6:	2201      	movs	r2, #1
 80102e8:	4620      	mov	r0, r4
 80102ea:	f000 fe1d 	bl	8010f28 <__lshift>
 80102ee:	4631      	mov	r1, r6
 80102f0:	ee08 0a10 	vmov	s16, r0
 80102f4:	f000 fe88 	bl	8011008 <__mcmp>
 80102f8:	2800      	cmp	r0, #0
 80102fa:	dc91      	bgt.n	8010220 <_dtoa_r+0xaa8>
 80102fc:	d102      	bne.n	8010304 <_dtoa_r+0xb8c>
 80102fe:	f01a 0f01 	tst.w	sl, #1
 8010302:	d18d      	bne.n	8010220 <_dtoa_r+0xaa8>
 8010304:	462b      	mov	r3, r5
 8010306:	461d      	mov	r5, r3
 8010308:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801030c:	2a30      	cmp	r2, #48	; 0x30
 801030e:	d0fa      	beq.n	8010306 <_dtoa_r+0xb8e>
 8010310:	e6d7      	b.n	80100c2 <_dtoa_r+0x94a>
 8010312:	9a01      	ldr	r2, [sp, #4]
 8010314:	429a      	cmp	r2, r3
 8010316:	d184      	bne.n	8010222 <_dtoa_r+0xaaa>
 8010318:	9b00      	ldr	r3, [sp, #0]
 801031a:	3301      	adds	r3, #1
 801031c:	9300      	str	r3, [sp, #0]
 801031e:	2331      	movs	r3, #49	; 0x31
 8010320:	7013      	strb	r3, [r2, #0]
 8010322:	e6ce      	b.n	80100c2 <_dtoa_r+0x94a>
 8010324:	4b09      	ldr	r3, [pc, #36]	; (801034c <_dtoa_r+0xbd4>)
 8010326:	f7ff ba95 	b.w	800f854 <_dtoa_r+0xdc>
 801032a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801032c:	2b00      	cmp	r3, #0
 801032e:	f47f aa6e 	bne.w	800f80e <_dtoa_r+0x96>
 8010332:	4b07      	ldr	r3, [pc, #28]	; (8010350 <_dtoa_r+0xbd8>)
 8010334:	f7ff ba8e 	b.w	800f854 <_dtoa_r+0xdc>
 8010338:	9b02      	ldr	r3, [sp, #8]
 801033a:	2b00      	cmp	r3, #0
 801033c:	dcae      	bgt.n	801029c <_dtoa_r+0xb24>
 801033e:	9b06      	ldr	r3, [sp, #24]
 8010340:	2b02      	cmp	r3, #2
 8010342:	f73f aea8 	bgt.w	8010096 <_dtoa_r+0x91e>
 8010346:	e7a9      	b.n	801029c <_dtoa_r+0xb24>
 8010348:	08013c00 	.word	0x08013c00
 801034c:	08013a00 	.word	0x08013a00
 8010350:	08013b81 	.word	0x08013b81

08010354 <rshift>:
 8010354:	6903      	ldr	r3, [r0, #16]
 8010356:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801035a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801035e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010362:	f100 0414 	add.w	r4, r0, #20
 8010366:	dd45      	ble.n	80103f4 <rshift+0xa0>
 8010368:	f011 011f 	ands.w	r1, r1, #31
 801036c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010370:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010374:	d10c      	bne.n	8010390 <rshift+0x3c>
 8010376:	f100 0710 	add.w	r7, r0, #16
 801037a:	4629      	mov	r1, r5
 801037c:	42b1      	cmp	r1, r6
 801037e:	d334      	bcc.n	80103ea <rshift+0x96>
 8010380:	1a9b      	subs	r3, r3, r2
 8010382:	009b      	lsls	r3, r3, #2
 8010384:	1eea      	subs	r2, r5, #3
 8010386:	4296      	cmp	r6, r2
 8010388:	bf38      	it	cc
 801038a:	2300      	movcc	r3, #0
 801038c:	4423      	add	r3, r4
 801038e:	e015      	b.n	80103bc <rshift+0x68>
 8010390:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010394:	f1c1 0820 	rsb	r8, r1, #32
 8010398:	40cf      	lsrs	r7, r1
 801039a:	f105 0e04 	add.w	lr, r5, #4
 801039e:	46a1      	mov	r9, r4
 80103a0:	4576      	cmp	r6, lr
 80103a2:	46f4      	mov	ip, lr
 80103a4:	d815      	bhi.n	80103d2 <rshift+0x7e>
 80103a6:	1a9a      	subs	r2, r3, r2
 80103a8:	0092      	lsls	r2, r2, #2
 80103aa:	3a04      	subs	r2, #4
 80103ac:	3501      	adds	r5, #1
 80103ae:	42ae      	cmp	r6, r5
 80103b0:	bf38      	it	cc
 80103b2:	2200      	movcc	r2, #0
 80103b4:	18a3      	adds	r3, r4, r2
 80103b6:	50a7      	str	r7, [r4, r2]
 80103b8:	b107      	cbz	r7, 80103bc <rshift+0x68>
 80103ba:	3304      	adds	r3, #4
 80103bc:	1b1a      	subs	r2, r3, r4
 80103be:	42a3      	cmp	r3, r4
 80103c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80103c4:	bf08      	it	eq
 80103c6:	2300      	moveq	r3, #0
 80103c8:	6102      	str	r2, [r0, #16]
 80103ca:	bf08      	it	eq
 80103cc:	6143      	streq	r3, [r0, #20]
 80103ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80103d2:	f8dc c000 	ldr.w	ip, [ip]
 80103d6:	fa0c fc08 	lsl.w	ip, ip, r8
 80103da:	ea4c 0707 	orr.w	r7, ip, r7
 80103de:	f849 7b04 	str.w	r7, [r9], #4
 80103e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80103e6:	40cf      	lsrs	r7, r1
 80103e8:	e7da      	b.n	80103a0 <rshift+0x4c>
 80103ea:	f851 cb04 	ldr.w	ip, [r1], #4
 80103ee:	f847 cf04 	str.w	ip, [r7, #4]!
 80103f2:	e7c3      	b.n	801037c <rshift+0x28>
 80103f4:	4623      	mov	r3, r4
 80103f6:	e7e1      	b.n	80103bc <rshift+0x68>

080103f8 <__hexdig_fun>:
 80103f8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80103fc:	2b09      	cmp	r3, #9
 80103fe:	d802      	bhi.n	8010406 <__hexdig_fun+0xe>
 8010400:	3820      	subs	r0, #32
 8010402:	b2c0      	uxtb	r0, r0
 8010404:	4770      	bx	lr
 8010406:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801040a:	2b05      	cmp	r3, #5
 801040c:	d801      	bhi.n	8010412 <__hexdig_fun+0x1a>
 801040e:	3847      	subs	r0, #71	; 0x47
 8010410:	e7f7      	b.n	8010402 <__hexdig_fun+0xa>
 8010412:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010416:	2b05      	cmp	r3, #5
 8010418:	d801      	bhi.n	801041e <__hexdig_fun+0x26>
 801041a:	3827      	subs	r0, #39	; 0x27
 801041c:	e7f1      	b.n	8010402 <__hexdig_fun+0xa>
 801041e:	2000      	movs	r0, #0
 8010420:	4770      	bx	lr
	...

08010424 <__gethex>:
 8010424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010428:	ed2d 8b02 	vpush	{d8}
 801042c:	b089      	sub	sp, #36	; 0x24
 801042e:	ee08 0a10 	vmov	s16, r0
 8010432:	9304      	str	r3, [sp, #16]
 8010434:	4bb4      	ldr	r3, [pc, #720]	; (8010708 <__gethex+0x2e4>)
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	9301      	str	r3, [sp, #4]
 801043a:	4618      	mov	r0, r3
 801043c:	468b      	mov	fp, r1
 801043e:	4690      	mov	r8, r2
 8010440:	f7ef fec6 	bl	80001d0 <strlen>
 8010444:	9b01      	ldr	r3, [sp, #4]
 8010446:	f8db 2000 	ldr.w	r2, [fp]
 801044a:	4403      	add	r3, r0
 801044c:	4682      	mov	sl, r0
 801044e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010452:	9305      	str	r3, [sp, #20]
 8010454:	1c93      	adds	r3, r2, #2
 8010456:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801045a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801045e:	32fe      	adds	r2, #254	; 0xfe
 8010460:	18d1      	adds	r1, r2, r3
 8010462:	461f      	mov	r7, r3
 8010464:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010468:	9100      	str	r1, [sp, #0]
 801046a:	2830      	cmp	r0, #48	; 0x30
 801046c:	d0f8      	beq.n	8010460 <__gethex+0x3c>
 801046e:	f7ff ffc3 	bl	80103f8 <__hexdig_fun>
 8010472:	4604      	mov	r4, r0
 8010474:	2800      	cmp	r0, #0
 8010476:	d13a      	bne.n	80104ee <__gethex+0xca>
 8010478:	9901      	ldr	r1, [sp, #4]
 801047a:	4652      	mov	r2, sl
 801047c:	4638      	mov	r0, r7
 801047e:	f001 fa23 	bl	80118c8 <strncmp>
 8010482:	4605      	mov	r5, r0
 8010484:	2800      	cmp	r0, #0
 8010486:	d168      	bne.n	801055a <__gethex+0x136>
 8010488:	f817 000a 	ldrb.w	r0, [r7, sl]
 801048c:	eb07 060a 	add.w	r6, r7, sl
 8010490:	f7ff ffb2 	bl	80103f8 <__hexdig_fun>
 8010494:	2800      	cmp	r0, #0
 8010496:	d062      	beq.n	801055e <__gethex+0x13a>
 8010498:	4633      	mov	r3, r6
 801049a:	7818      	ldrb	r0, [r3, #0]
 801049c:	2830      	cmp	r0, #48	; 0x30
 801049e:	461f      	mov	r7, r3
 80104a0:	f103 0301 	add.w	r3, r3, #1
 80104a4:	d0f9      	beq.n	801049a <__gethex+0x76>
 80104a6:	f7ff ffa7 	bl	80103f8 <__hexdig_fun>
 80104aa:	2301      	movs	r3, #1
 80104ac:	fab0 f480 	clz	r4, r0
 80104b0:	0964      	lsrs	r4, r4, #5
 80104b2:	4635      	mov	r5, r6
 80104b4:	9300      	str	r3, [sp, #0]
 80104b6:	463a      	mov	r2, r7
 80104b8:	4616      	mov	r6, r2
 80104ba:	3201      	adds	r2, #1
 80104bc:	7830      	ldrb	r0, [r6, #0]
 80104be:	f7ff ff9b 	bl	80103f8 <__hexdig_fun>
 80104c2:	2800      	cmp	r0, #0
 80104c4:	d1f8      	bne.n	80104b8 <__gethex+0x94>
 80104c6:	9901      	ldr	r1, [sp, #4]
 80104c8:	4652      	mov	r2, sl
 80104ca:	4630      	mov	r0, r6
 80104cc:	f001 f9fc 	bl	80118c8 <strncmp>
 80104d0:	b980      	cbnz	r0, 80104f4 <__gethex+0xd0>
 80104d2:	b94d      	cbnz	r5, 80104e8 <__gethex+0xc4>
 80104d4:	eb06 050a 	add.w	r5, r6, sl
 80104d8:	462a      	mov	r2, r5
 80104da:	4616      	mov	r6, r2
 80104dc:	3201      	adds	r2, #1
 80104de:	7830      	ldrb	r0, [r6, #0]
 80104e0:	f7ff ff8a 	bl	80103f8 <__hexdig_fun>
 80104e4:	2800      	cmp	r0, #0
 80104e6:	d1f8      	bne.n	80104da <__gethex+0xb6>
 80104e8:	1bad      	subs	r5, r5, r6
 80104ea:	00ad      	lsls	r5, r5, #2
 80104ec:	e004      	b.n	80104f8 <__gethex+0xd4>
 80104ee:	2400      	movs	r4, #0
 80104f0:	4625      	mov	r5, r4
 80104f2:	e7e0      	b.n	80104b6 <__gethex+0x92>
 80104f4:	2d00      	cmp	r5, #0
 80104f6:	d1f7      	bne.n	80104e8 <__gethex+0xc4>
 80104f8:	7833      	ldrb	r3, [r6, #0]
 80104fa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80104fe:	2b50      	cmp	r3, #80	; 0x50
 8010500:	d13b      	bne.n	801057a <__gethex+0x156>
 8010502:	7873      	ldrb	r3, [r6, #1]
 8010504:	2b2b      	cmp	r3, #43	; 0x2b
 8010506:	d02c      	beq.n	8010562 <__gethex+0x13e>
 8010508:	2b2d      	cmp	r3, #45	; 0x2d
 801050a:	d02e      	beq.n	801056a <__gethex+0x146>
 801050c:	1c71      	adds	r1, r6, #1
 801050e:	f04f 0900 	mov.w	r9, #0
 8010512:	7808      	ldrb	r0, [r1, #0]
 8010514:	f7ff ff70 	bl	80103f8 <__hexdig_fun>
 8010518:	1e43      	subs	r3, r0, #1
 801051a:	b2db      	uxtb	r3, r3
 801051c:	2b18      	cmp	r3, #24
 801051e:	d82c      	bhi.n	801057a <__gethex+0x156>
 8010520:	f1a0 0210 	sub.w	r2, r0, #16
 8010524:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010528:	f7ff ff66 	bl	80103f8 <__hexdig_fun>
 801052c:	1e43      	subs	r3, r0, #1
 801052e:	b2db      	uxtb	r3, r3
 8010530:	2b18      	cmp	r3, #24
 8010532:	d91d      	bls.n	8010570 <__gethex+0x14c>
 8010534:	f1b9 0f00 	cmp.w	r9, #0
 8010538:	d000      	beq.n	801053c <__gethex+0x118>
 801053a:	4252      	negs	r2, r2
 801053c:	4415      	add	r5, r2
 801053e:	f8cb 1000 	str.w	r1, [fp]
 8010542:	b1e4      	cbz	r4, 801057e <__gethex+0x15a>
 8010544:	9b00      	ldr	r3, [sp, #0]
 8010546:	2b00      	cmp	r3, #0
 8010548:	bf14      	ite	ne
 801054a:	2700      	movne	r7, #0
 801054c:	2706      	moveq	r7, #6
 801054e:	4638      	mov	r0, r7
 8010550:	b009      	add	sp, #36	; 0x24
 8010552:	ecbd 8b02 	vpop	{d8}
 8010556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801055a:	463e      	mov	r6, r7
 801055c:	4625      	mov	r5, r4
 801055e:	2401      	movs	r4, #1
 8010560:	e7ca      	b.n	80104f8 <__gethex+0xd4>
 8010562:	f04f 0900 	mov.w	r9, #0
 8010566:	1cb1      	adds	r1, r6, #2
 8010568:	e7d3      	b.n	8010512 <__gethex+0xee>
 801056a:	f04f 0901 	mov.w	r9, #1
 801056e:	e7fa      	b.n	8010566 <__gethex+0x142>
 8010570:	230a      	movs	r3, #10
 8010572:	fb03 0202 	mla	r2, r3, r2, r0
 8010576:	3a10      	subs	r2, #16
 8010578:	e7d4      	b.n	8010524 <__gethex+0x100>
 801057a:	4631      	mov	r1, r6
 801057c:	e7df      	b.n	801053e <__gethex+0x11a>
 801057e:	1bf3      	subs	r3, r6, r7
 8010580:	3b01      	subs	r3, #1
 8010582:	4621      	mov	r1, r4
 8010584:	2b07      	cmp	r3, #7
 8010586:	dc0b      	bgt.n	80105a0 <__gethex+0x17c>
 8010588:	ee18 0a10 	vmov	r0, s16
 801058c:	f000 fa70 	bl	8010a70 <_Balloc>
 8010590:	4604      	mov	r4, r0
 8010592:	b940      	cbnz	r0, 80105a6 <__gethex+0x182>
 8010594:	4b5d      	ldr	r3, [pc, #372]	; (801070c <__gethex+0x2e8>)
 8010596:	4602      	mov	r2, r0
 8010598:	21de      	movs	r1, #222	; 0xde
 801059a:	485d      	ldr	r0, [pc, #372]	; (8010710 <__gethex+0x2ec>)
 801059c:	f001 f9b6 	bl	801190c <__assert_func>
 80105a0:	3101      	adds	r1, #1
 80105a2:	105b      	asrs	r3, r3, #1
 80105a4:	e7ee      	b.n	8010584 <__gethex+0x160>
 80105a6:	f100 0914 	add.w	r9, r0, #20
 80105aa:	f04f 0b00 	mov.w	fp, #0
 80105ae:	f1ca 0301 	rsb	r3, sl, #1
 80105b2:	f8cd 9008 	str.w	r9, [sp, #8]
 80105b6:	f8cd b000 	str.w	fp, [sp]
 80105ba:	9306      	str	r3, [sp, #24]
 80105bc:	42b7      	cmp	r7, r6
 80105be:	d340      	bcc.n	8010642 <__gethex+0x21e>
 80105c0:	9802      	ldr	r0, [sp, #8]
 80105c2:	9b00      	ldr	r3, [sp, #0]
 80105c4:	f840 3b04 	str.w	r3, [r0], #4
 80105c8:	eba0 0009 	sub.w	r0, r0, r9
 80105cc:	1080      	asrs	r0, r0, #2
 80105ce:	0146      	lsls	r6, r0, #5
 80105d0:	6120      	str	r0, [r4, #16]
 80105d2:	4618      	mov	r0, r3
 80105d4:	f000 fb3e 	bl	8010c54 <__hi0bits>
 80105d8:	1a30      	subs	r0, r6, r0
 80105da:	f8d8 6000 	ldr.w	r6, [r8]
 80105de:	42b0      	cmp	r0, r6
 80105e0:	dd63      	ble.n	80106aa <__gethex+0x286>
 80105e2:	1b87      	subs	r7, r0, r6
 80105e4:	4639      	mov	r1, r7
 80105e6:	4620      	mov	r0, r4
 80105e8:	f000 fee2 	bl	80113b0 <__any_on>
 80105ec:	4682      	mov	sl, r0
 80105ee:	b1a8      	cbz	r0, 801061c <__gethex+0x1f8>
 80105f0:	1e7b      	subs	r3, r7, #1
 80105f2:	1159      	asrs	r1, r3, #5
 80105f4:	f003 021f 	and.w	r2, r3, #31
 80105f8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80105fc:	f04f 0a01 	mov.w	sl, #1
 8010600:	fa0a f202 	lsl.w	r2, sl, r2
 8010604:	420a      	tst	r2, r1
 8010606:	d009      	beq.n	801061c <__gethex+0x1f8>
 8010608:	4553      	cmp	r3, sl
 801060a:	dd05      	ble.n	8010618 <__gethex+0x1f4>
 801060c:	1eb9      	subs	r1, r7, #2
 801060e:	4620      	mov	r0, r4
 8010610:	f000 fece 	bl	80113b0 <__any_on>
 8010614:	2800      	cmp	r0, #0
 8010616:	d145      	bne.n	80106a4 <__gethex+0x280>
 8010618:	f04f 0a02 	mov.w	sl, #2
 801061c:	4639      	mov	r1, r7
 801061e:	4620      	mov	r0, r4
 8010620:	f7ff fe98 	bl	8010354 <rshift>
 8010624:	443d      	add	r5, r7
 8010626:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801062a:	42ab      	cmp	r3, r5
 801062c:	da4c      	bge.n	80106c8 <__gethex+0x2a4>
 801062e:	ee18 0a10 	vmov	r0, s16
 8010632:	4621      	mov	r1, r4
 8010634:	f000 fa5c 	bl	8010af0 <_Bfree>
 8010638:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801063a:	2300      	movs	r3, #0
 801063c:	6013      	str	r3, [r2, #0]
 801063e:	27a3      	movs	r7, #163	; 0xa3
 8010640:	e785      	b.n	801054e <__gethex+0x12a>
 8010642:	1e73      	subs	r3, r6, #1
 8010644:	9a05      	ldr	r2, [sp, #20]
 8010646:	9303      	str	r3, [sp, #12]
 8010648:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801064c:	4293      	cmp	r3, r2
 801064e:	d019      	beq.n	8010684 <__gethex+0x260>
 8010650:	f1bb 0f20 	cmp.w	fp, #32
 8010654:	d107      	bne.n	8010666 <__gethex+0x242>
 8010656:	9b02      	ldr	r3, [sp, #8]
 8010658:	9a00      	ldr	r2, [sp, #0]
 801065a:	f843 2b04 	str.w	r2, [r3], #4
 801065e:	9302      	str	r3, [sp, #8]
 8010660:	2300      	movs	r3, #0
 8010662:	9300      	str	r3, [sp, #0]
 8010664:	469b      	mov	fp, r3
 8010666:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801066a:	f7ff fec5 	bl	80103f8 <__hexdig_fun>
 801066e:	9b00      	ldr	r3, [sp, #0]
 8010670:	f000 000f 	and.w	r0, r0, #15
 8010674:	fa00 f00b 	lsl.w	r0, r0, fp
 8010678:	4303      	orrs	r3, r0
 801067a:	9300      	str	r3, [sp, #0]
 801067c:	f10b 0b04 	add.w	fp, fp, #4
 8010680:	9b03      	ldr	r3, [sp, #12]
 8010682:	e00d      	b.n	80106a0 <__gethex+0x27c>
 8010684:	9b03      	ldr	r3, [sp, #12]
 8010686:	9a06      	ldr	r2, [sp, #24]
 8010688:	4413      	add	r3, r2
 801068a:	42bb      	cmp	r3, r7
 801068c:	d3e0      	bcc.n	8010650 <__gethex+0x22c>
 801068e:	4618      	mov	r0, r3
 8010690:	9901      	ldr	r1, [sp, #4]
 8010692:	9307      	str	r3, [sp, #28]
 8010694:	4652      	mov	r2, sl
 8010696:	f001 f917 	bl	80118c8 <strncmp>
 801069a:	9b07      	ldr	r3, [sp, #28]
 801069c:	2800      	cmp	r0, #0
 801069e:	d1d7      	bne.n	8010650 <__gethex+0x22c>
 80106a0:	461e      	mov	r6, r3
 80106a2:	e78b      	b.n	80105bc <__gethex+0x198>
 80106a4:	f04f 0a03 	mov.w	sl, #3
 80106a8:	e7b8      	b.n	801061c <__gethex+0x1f8>
 80106aa:	da0a      	bge.n	80106c2 <__gethex+0x29e>
 80106ac:	1a37      	subs	r7, r6, r0
 80106ae:	4621      	mov	r1, r4
 80106b0:	ee18 0a10 	vmov	r0, s16
 80106b4:	463a      	mov	r2, r7
 80106b6:	f000 fc37 	bl	8010f28 <__lshift>
 80106ba:	1bed      	subs	r5, r5, r7
 80106bc:	4604      	mov	r4, r0
 80106be:	f100 0914 	add.w	r9, r0, #20
 80106c2:	f04f 0a00 	mov.w	sl, #0
 80106c6:	e7ae      	b.n	8010626 <__gethex+0x202>
 80106c8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80106cc:	42a8      	cmp	r0, r5
 80106ce:	dd72      	ble.n	80107b6 <__gethex+0x392>
 80106d0:	1b45      	subs	r5, r0, r5
 80106d2:	42ae      	cmp	r6, r5
 80106d4:	dc36      	bgt.n	8010744 <__gethex+0x320>
 80106d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80106da:	2b02      	cmp	r3, #2
 80106dc:	d02a      	beq.n	8010734 <__gethex+0x310>
 80106de:	2b03      	cmp	r3, #3
 80106e0:	d02c      	beq.n	801073c <__gethex+0x318>
 80106e2:	2b01      	cmp	r3, #1
 80106e4:	d11c      	bne.n	8010720 <__gethex+0x2fc>
 80106e6:	42ae      	cmp	r6, r5
 80106e8:	d11a      	bne.n	8010720 <__gethex+0x2fc>
 80106ea:	2e01      	cmp	r6, #1
 80106ec:	d112      	bne.n	8010714 <__gethex+0x2f0>
 80106ee:	9a04      	ldr	r2, [sp, #16]
 80106f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80106f4:	6013      	str	r3, [r2, #0]
 80106f6:	2301      	movs	r3, #1
 80106f8:	6123      	str	r3, [r4, #16]
 80106fa:	f8c9 3000 	str.w	r3, [r9]
 80106fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010700:	2762      	movs	r7, #98	; 0x62
 8010702:	601c      	str	r4, [r3, #0]
 8010704:	e723      	b.n	801054e <__gethex+0x12a>
 8010706:	bf00      	nop
 8010708:	08013c78 	.word	0x08013c78
 801070c:	08013c00 	.word	0x08013c00
 8010710:	08013c11 	.word	0x08013c11
 8010714:	1e71      	subs	r1, r6, #1
 8010716:	4620      	mov	r0, r4
 8010718:	f000 fe4a 	bl	80113b0 <__any_on>
 801071c:	2800      	cmp	r0, #0
 801071e:	d1e6      	bne.n	80106ee <__gethex+0x2ca>
 8010720:	ee18 0a10 	vmov	r0, s16
 8010724:	4621      	mov	r1, r4
 8010726:	f000 f9e3 	bl	8010af0 <_Bfree>
 801072a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801072c:	2300      	movs	r3, #0
 801072e:	6013      	str	r3, [r2, #0]
 8010730:	2750      	movs	r7, #80	; 0x50
 8010732:	e70c      	b.n	801054e <__gethex+0x12a>
 8010734:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010736:	2b00      	cmp	r3, #0
 8010738:	d1f2      	bne.n	8010720 <__gethex+0x2fc>
 801073a:	e7d8      	b.n	80106ee <__gethex+0x2ca>
 801073c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801073e:	2b00      	cmp	r3, #0
 8010740:	d1d5      	bne.n	80106ee <__gethex+0x2ca>
 8010742:	e7ed      	b.n	8010720 <__gethex+0x2fc>
 8010744:	1e6f      	subs	r7, r5, #1
 8010746:	f1ba 0f00 	cmp.w	sl, #0
 801074a:	d131      	bne.n	80107b0 <__gethex+0x38c>
 801074c:	b127      	cbz	r7, 8010758 <__gethex+0x334>
 801074e:	4639      	mov	r1, r7
 8010750:	4620      	mov	r0, r4
 8010752:	f000 fe2d 	bl	80113b0 <__any_on>
 8010756:	4682      	mov	sl, r0
 8010758:	117b      	asrs	r3, r7, #5
 801075a:	2101      	movs	r1, #1
 801075c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010760:	f007 071f 	and.w	r7, r7, #31
 8010764:	fa01 f707 	lsl.w	r7, r1, r7
 8010768:	421f      	tst	r7, r3
 801076a:	4629      	mov	r1, r5
 801076c:	4620      	mov	r0, r4
 801076e:	bf18      	it	ne
 8010770:	f04a 0a02 	orrne.w	sl, sl, #2
 8010774:	1b76      	subs	r6, r6, r5
 8010776:	f7ff fded 	bl	8010354 <rshift>
 801077a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801077e:	2702      	movs	r7, #2
 8010780:	f1ba 0f00 	cmp.w	sl, #0
 8010784:	d048      	beq.n	8010818 <__gethex+0x3f4>
 8010786:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801078a:	2b02      	cmp	r3, #2
 801078c:	d015      	beq.n	80107ba <__gethex+0x396>
 801078e:	2b03      	cmp	r3, #3
 8010790:	d017      	beq.n	80107c2 <__gethex+0x39e>
 8010792:	2b01      	cmp	r3, #1
 8010794:	d109      	bne.n	80107aa <__gethex+0x386>
 8010796:	f01a 0f02 	tst.w	sl, #2
 801079a:	d006      	beq.n	80107aa <__gethex+0x386>
 801079c:	f8d9 0000 	ldr.w	r0, [r9]
 80107a0:	ea4a 0a00 	orr.w	sl, sl, r0
 80107a4:	f01a 0f01 	tst.w	sl, #1
 80107a8:	d10e      	bne.n	80107c8 <__gethex+0x3a4>
 80107aa:	f047 0710 	orr.w	r7, r7, #16
 80107ae:	e033      	b.n	8010818 <__gethex+0x3f4>
 80107b0:	f04f 0a01 	mov.w	sl, #1
 80107b4:	e7d0      	b.n	8010758 <__gethex+0x334>
 80107b6:	2701      	movs	r7, #1
 80107b8:	e7e2      	b.n	8010780 <__gethex+0x35c>
 80107ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80107bc:	f1c3 0301 	rsb	r3, r3, #1
 80107c0:	9315      	str	r3, [sp, #84]	; 0x54
 80107c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d0f0      	beq.n	80107aa <__gethex+0x386>
 80107c8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80107cc:	f104 0314 	add.w	r3, r4, #20
 80107d0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80107d4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80107d8:	f04f 0c00 	mov.w	ip, #0
 80107dc:	4618      	mov	r0, r3
 80107de:	f853 2b04 	ldr.w	r2, [r3], #4
 80107e2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80107e6:	d01c      	beq.n	8010822 <__gethex+0x3fe>
 80107e8:	3201      	adds	r2, #1
 80107ea:	6002      	str	r2, [r0, #0]
 80107ec:	2f02      	cmp	r7, #2
 80107ee:	f104 0314 	add.w	r3, r4, #20
 80107f2:	d13f      	bne.n	8010874 <__gethex+0x450>
 80107f4:	f8d8 2000 	ldr.w	r2, [r8]
 80107f8:	3a01      	subs	r2, #1
 80107fa:	42b2      	cmp	r2, r6
 80107fc:	d10a      	bne.n	8010814 <__gethex+0x3f0>
 80107fe:	1171      	asrs	r1, r6, #5
 8010800:	2201      	movs	r2, #1
 8010802:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010806:	f006 061f 	and.w	r6, r6, #31
 801080a:	fa02 f606 	lsl.w	r6, r2, r6
 801080e:	421e      	tst	r6, r3
 8010810:	bf18      	it	ne
 8010812:	4617      	movne	r7, r2
 8010814:	f047 0720 	orr.w	r7, r7, #32
 8010818:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801081a:	601c      	str	r4, [r3, #0]
 801081c:	9b04      	ldr	r3, [sp, #16]
 801081e:	601d      	str	r5, [r3, #0]
 8010820:	e695      	b.n	801054e <__gethex+0x12a>
 8010822:	4299      	cmp	r1, r3
 8010824:	f843 cc04 	str.w	ip, [r3, #-4]
 8010828:	d8d8      	bhi.n	80107dc <__gethex+0x3b8>
 801082a:	68a3      	ldr	r3, [r4, #8]
 801082c:	459b      	cmp	fp, r3
 801082e:	db19      	blt.n	8010864 <__gethex+0x440>
 8010830:	6861      	ldr	r1, [r4, #4]
 8010832:	ee18 0a10 	vmov	r0, s16
 8010836:	3101      	adds	r1, #1
 8010838:	f000 f91a 	bl	8010a70 <_Balloc>
 801083c:	4681      	mov	r9, r0
 801083e:	b918      	cbnz	r0, 8010848 <__gethex+0x424>
 8010840:	4b1a      	ldr	r3, [pc, #104]	; (80108ac <__gethex+0x488>)
 8010842:	4602      	mov	r2, r0
 8010844:	2184      	movs	r1, #132	; 0x84
 8010846:	e6a8      	b.n	801059a <__gethex+0x176>
 8010848:	6922      	ldr	r2, [r4, #16]
 801084a:	3202      	adds	r2, #2
 801084c:	f104 010c 	add.w	r1, r4, #12
 8010850:	0092      	lsls	r2, r2, #2
 8010852:	300c      	adds	r0, #12
 8010854:	f7fd f9a2 	bl	800db9c <memcpy>
 8010858:	4621      	mov	r1, r4
 801085a:	ee18 0a10 	vmov	r0, s16
 801085e:	f000 f947 	bl	8010af0 <_Bfree>
 8010862:	464c      	mov	r4, r9
 8010864:	6923      	ldr	r3, [r4, #16]
 8010866:	1c5a      	adds	r2, r3, #1
 8010868:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801086c:	6122      	str	r2, [r4, #16]
 801086e:	2201      	movs	r2, #1
 8010870:	615a      	str	r2, [r3, #20]
 8010872:	e7bb      	b.n	80107ec <__gethex+0x3c8>
 8010874:	6922      	ldr	r2, [r4, #16]
 8010876:	455a      	cmp	r2, fp
 8010878:	dd0b      	ble.n	8010892 <__gethex+0x46e>
 801087a:	2101      	movs	r1, #1
 801087c:	4620      	mov	r0, r4
 801087e:	f7ff fd69 	bl	8010354 <rshift>
 8010882:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010886:	3501      	adds	r5, #1
 8010888:	42ab      	cmp	r3, r5
 801088a:	f6ff aed0 	blt.w	801062e <__gethex+0x20a>
 801088e:	2701      	movs	r7, #1
 8010890:	e7c0      	b.n	8010814 <__gethex+0x3f0>
 8010892:	f016 061f 	ands.w	r6, r6, #31
 8010896:	d0fa      	beq.n	801088e <__gethex+0x46a>
 8010898:	4453      	add	r3, sl
 801089a:	f1c6 0620 	rsb	r6, r6, #32
 801089e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80108a2:	f000 f9d7 	bl	8010c54 <__hi0bits>
 80108a6:	42b0      	cmp	r0, r6
 80108a8:	dbe7      	blt.n	801087a <__gethex+0x456>
 80108aa:	e7f0      	b.n	801088e <__gethex+0x46a>
 80108ac:	08013c00 	.word	0x08013c00

080108b0 <L_shift>:
 80108b0:	f1c2 0208 	rsb	r2, r2, #8
 80108b4:	0092      	lsls	r2, r2, #2
 80108b6:	b570      	push	{r4, r5, r6, lr}
 80108b8:	f1c2 0620 	rsb	r6, r2, #32
 80108bc:	6843      	ldr	r3, [r0, #4]
 80108be:	6804      	ldr	r4, [r0, #0]
 80108c0:	fa03 f506 	lsl.w	r5, r3, r6
 80108c4:	432c      	orrs	r4, r5
 80108c6:	40d3      	lsrs	r3, r2
 80108c8:	6004      	str	r4, [r0, #0]
 80108ca:	f840 3f04 	str.w	r3, [r0, #4]!
 80108ce:	4288      	cmp	r0, r1
 80108d0:	d3f4      	bcc.n	80108bc <L_shift+0xc>
 80108d2:	bd70      	pop	{r4, r5, r6, pc}

080108d4 <__match>:
 80108d4:	b530      	push	{r4, r5, lr}
 80108d6:	6803      	ldr	r3, [r0, #0]
 80108d8:	3301      	adds	r3, #1
 80108da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80108de:	b914      	cbnz	r4, 80108e6 <__match+0x12>
 80108e0:	6003      	str	r3, [r0, #0]
 80108e2:	2001      	movs	r0, #1
 80108e4:	bd30      	pop	{r4, r5, pc}
 80108e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80108ea:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80108ee:	2d19      	cmp	r5, #25
 80108f0:	bf98      	it	ls
 80108f2:	3220      	addls	r2, #32
 80108f4:	42a2      	cmp	r2, r4
 80108f6:	d0f0      	beq.n	80108da <__match+0x6>
 80108f8:	2000      	movs	r0, #0
 80108fa:	e7f3      	b.n	80108e4 <__match+0x10>

080108fc <__hexnan>:
 80108fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010900:	680b      	ldr	r3, [r1, #0]
 8010902:	115e      	asrs	r6, r3, #5
 8010904:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010908:	f013 031f 	ands.w	r3, r3, #31
 801090c:	b087      	sub	sp, #28
 801090e:	bf18      	it	ne
 8010910:	3604      	addne	r6, #4
 8010912:	2500      	movs	r5, #0
 8010914:	1f37      	subs	r7, r6, #4
 8010916:	4690      	mov	r8, r2
 8010918:	6802      	ldr	r2, [r0, #0]
 801091a:	9301      	str	r3, [sp, #4]
 801091c:	4682      	mov	sl, r0
 801091e:	f846 5c04 	str.w	r5, [r6, #-4]
 8010922:	46b9      	mov	r9, r7
 8010924:	463c      	mov	r4, r7
 8010926:	9502      	str	r5, [sp, #8]
 8010928:	46ab      	mov	fp, r5
 801092a:	7851      	ldrb	r1, [r2, #1]
 801092c:	1c53      	adds	r3, r2, #1
 801092e:	9303      	str	r3, [sp, #12]
 8010930:	b341      	cbz	r1, 8010984 <__hexnan+0x88>
 8010932:	4608      	mov	r0, r1
 8010934:	9205      	str	r2, [sp, #20]
 8010936:	9104      	str	r1, [sp, #16]
 8010938:	f7ff fd5e 	bl	80103f8 <__hexdig_fun>
 801093c:	2800      	cmp	r0, #0
 801093e:	d14f      	bne.n	80109e0 <__hexnan+0xe4>
 8010940:	9904      	ldr	r1, [sp, #16]
 8010942:	9a05      	ldr	r2, [sp, #20]
 8010944:	2920      	cmp	r1, #32
 8010946:	d818      	bhi.n	801097a <__hexnan+0x7e>
 8010948:	9b02      	ldr	r3, [sp, #8]
 801094a:	459b      	cmp	fp, r3
 801094c:	dd13      	ble.n	8010976 <__hexnan+0x7a>
 801094e:	454c      	cmp	r4, r9
 8010950:	d206      	bcs.n	8010960 <__hexnan+0x64>
 8010952:	2d07      	cmp	r5, #7
 8010954:	dc04      	bgt.n	8010960 <__hexnan+0x64>
 8010956:	462a      	mov	r2, r5
 8010958:	4649      	mov	r1, r9
 801095a:	4620      	mov	r0, r4
 801095c:	f7ff ffa8 	bl	80108b0 <L_shift>
 8010960:	4544      	cmp	r4, r8
 8010962:	d950      	bls.n	8010a06 <__hexnan+0x10a>
 8010964:	2300      	movs	r3, #0
 8010966:	f1a4 0904 	sub.w	r9, r4, #4
 801096a:	f844 3c04 	str.w	r3, [r4, #-4]
 801096e:	f8cd b008 	str.w	fp, [sp, #8]
 8010972:	464c      	mov	r4, r9
 8010974:	461d      	mov	r5, r3
 8010976:	9a03      	ldr	r2, [sp, #12]
 8010978:	e7d7      	b.n	801092a <__hexnan+0x2e>
 801097a:	2929      	cmp	r1, #41	; 0x29
 801097c:	d156      	bne.n	8010a2c <__hexnan+0x130>
 801097e:	3202      	adds	r2, #2
 8010980:	f8ca 2000 	str.w	r2, [sl]
 8010984:	f1bb 0f00 	cmp.w	fp, #0
 8010988:	d050      	beq.n	8010a2c <__hexnan+0x130>
 801098a:	454c      	cmp	r4, r9
 801098c:	d206      	bcs.n	801099c <__hexnan+0xa0>
 801098e:	2d07      	cmp	r5, #7
 8010990:	dc04      	bgt.n	801099c <__hexnan+0xa0>
 8010992:	462a      	mov	r2, r5
 8010994:	4649      	mov	r1, r9
 8010996:	4620      	mov	r0, r4
 8010998:	f7ff ff8a 	bl	80108b0 <L_shift>
 801099c:	4544      	cmp	r4, r8
 801099e:	d934      	bls.n	8010a0a <__hexnan+0x10e>
 80109a0:	f1a8 0204 	sub.w	r2, r8, #4
 80109a4:	4623      	mov	r3, r4
 80109a6:	f853 1b04 	ldr.w	r1, [r3], #4
 80109aa:	f842 1f04 	str.w	r1, [r2, #4]!
 80109ae:	429f      	cmp	r7, r3
 80109b0:	d2f9      	bcs.n	80109a6 <__hexnan+0xaa>
 80109b2:	1b3b      	subs	r3, r7, r4
 80109b4:	f023 0303 	bic.w	r3, r3, #3
 80109b8:	3304      	adds	r3, #4
 80109ba:	3401      	adds	r4, #1
 80109bc:	3e03      	subs	r6, #3
 80109be:	42b4      	cmp	r4, r6
 80109c0:	bf88      	it	hi
 80109c2:	2304      	movhi	r3, #4
 80109c4:	4443      	add	r3, r8
 80109c6:	2200      	movs	r2, #0
 80109c8:	f843 2b04 	str.w	r2, [r3], #4
 80109cc:	429f      	cmp	r7, r3
 80109ce:	d2fb      	bcs.n	80109c8 <__hexnan+0xcc>
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	b91b      	cbnz	r3, 80109dc <__hexnan+0xe0>
 80109d4:	4547      	cmp	r7, r8
 80109d6:	d127      	bne.n	8010a28 <__hexnan+0x12c>
 80109d8:	2301      	movs	r3, #1
 80109da:	603b      	str	r3, [r7, #0]
 80109dc:	2005      	movs	r0, #5
 80109de:	e026      	b.n	8010a2e <__hexnan+0x132>
 80109e0:	3501      	adds	r5, #1
 80109e2:	2d08      	cmp	r5, #8
 80109e4:	f10b 0b01 	add.w	fp, fp, #1
 80109e8:	dd06      	ble.n	80109f8 <__hexnan+0xfc>
 80109ea:	4544      	cmp	r4, r8
 80109ec:	d9c3      	bls.n	8010976 <__hexnan+0x7a>
 80109ee:	2300      	movs	r3, #0
 80109f0:	f844 3c04 	str.w	r3, [r4, #-4]
 80109f4:	2501      	movs	r5, #1
 80109f6:	3c04      	subs	r4, #4
 80109f8:	6822      	ldr	r2, [r4, #0]
 80109fa:	f000 000f 	and.w	r0, r0, #15
 80109fe:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010a02:	6022      	str	r2, [r4, #0]
 8010a04:	e7b7      	b.n	8010976 <__hexnan+0x7a>
 8010a06:	2508      	movs	r5, #8
 8010a08:	e7b5      	b.n	8010976 <__hexnan+0x7a>
 8010a0a:	9b01      	ldr	r3, [sp, #4]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d0df      	beq.n	80109d0 <__hexnan+0xd4>
 8010a10:	f04f 32ff 	mov.w	r2, #4294967295
 8010a14:	f1c3 0320 	rsb	r3, r3, #32
 8010a18:	fa22 f303 	lsr.w	r3, r2, r3
 8010a1c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010a20:	401a      	ands	r2, r3
 8010a22:	f846 2c04 	str.w	r2, [r6, #-4]
 8010a26:	e7d3      	b.n	80109d0 <__hexnan+0xd4>
 8010a28:	3f04      	subs	r7, #4
 8010a2a:	e7d1      	b.n	80109d0 <__hexnan+0xd4>
 8010a2c:	2004      	movs	r0, #4
 8010a2e:	b007      	add	sp, #28
 8010a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010a34 <_localeconv_r>:
 8010a34:	4800      	ldr	r0, [pc, #0]	; (8010a38 <_localeconv_r+0x4>)
 8010a36:	4770      	bx	lr
 8010a38:	20000168 	.word	0x20000168

08010a3c <malloc>:
 8010a3c:	4b02      	ldr	r3, [pc, #8]	; (8010a48 <malloc+0xc>)
 8010a3e:	4601      	mov	r1, r0
 8010a40:	6818      	ldr	r0, [r3, #0]
 8010a42:	f000 bd59 	b.w	80114f8 <_malloc_r>
 8010a46:	bf00      	nop
 8010a48:	20000010 	.word	0x20000010

08010a4c <__ascii_mbtowc>:
 8010a4c:	b082      	sub	sp, #8
 8010a4e:	b901      	cbnz	r1, 8010a52 <__ascii_mbtowc+0x6>
 8010a50:	a901      	add	r1, sp, #4
 8010a52:	b142      	cbz	r2, 8010a66 <__ascii_mbtowc+0x1a>
 8010a54:	b14b      	cbz	r3, 8010a6a <__ascii_mbtowc+0x1e>
 8010a56:	7813      	ldrb	r3, [r2, #0]
 8010a58:	600b      	str	r3, [r1, #0]
 8010a5a:	7812      	ldrb	r2, [r2, #0]
 8010a5c:	1e10      	subs	r0, r2, #0
 8010a5e:	bf18      	it	ne
 8010a60:	2001      	movne	r0, #1
 8010a62:	b002      	add	sp, #8
 8010a64:	4770      	bx	lr
 8010a66:	4610      	mov	r0, r2
 8010a68:	e7fb      	b.n	8010a62 <__ascii_mbtowc+0x16>
 8010a6a:	f06f 0001 	mvn.w	r0, #1
 8010a6e:	e7f8      	b.n	8010a62 <__ascii_mbtowc+0x16>

08010a70 <_Balloc>:
 8010a70:	b570      	push	{r4, r5, r6, lr}
 8010a72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010a74:	4604      	mov	r4, r0
 8010a76:	460d      	mov	r5, r1
 8010a78:	b976      	cbnz	r6, 8010a98 <_Balloc+0x28>
 8010a7a:	2010      	movs	r0, #16
 8010a7c:	f7ff ffde 	bl	8010a3c <malloc>
 8010a80:	4602      	mov	r2, r0
 8010a82:	6260      	str	r0, [r4, #36]	; 0x24
 8010a84:	b920      	cbnz	r0, 8010a90 <_Balloc+0x20>
 8010a86:	4b18      	ldr	r3, [pc, #96]	; (8010ae8 <_Balloc+0x78>)
 8010a88:	4818      	ldr	r0, [pc, #96]	; (8010aec <_Balloc+0x7c>)
 8010a8a:	2166      	movs	r1, #102	; 0x66
 8010a8c:	f000 ff3e 	bl	801190c <__assert_func>
 8010a90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a94:	6006      	str	r6, [r0, #0]
 8010a96:	60c6      	str	r6, [r0, #12]
 8010a98:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010a9a:	68f3      	ldr	r3, [r6, #12]
 8010a9c:	b183      	cbz	r3, 8010ac0 <_Balloc+0x50>
 8010a9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010aa0:	68db      	ldr	r3, [r3, #12]
 8010aa2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010aa6:	b9b8      	cbnz	r0, 8010ad8 <_Balloc+0x68>
 8010aa8:	2101      	movs	r1, #1
 8010aaa:	fa01 f605 	lsl.w	r6, r1, r5
 8010aae:	1d72      	adds	r2, r6, #5
 8010ab0:	0092      	lsls	r2, r2, #2
 8010ab2:	4620      	mov	r0, r4
 8010ab4:	f000 fc9d 	bl	80113f2 <_calloc_r>
 8010ab8:	b160      	cbz	r0, 8010ad4 <_Balloc+0x64>
 8010aba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010abe:	e00e      	b.n	8010ade <_Balloc+0x6e>
 8010ac0:	2221      	movs	r2, #33	; 0x21
 8010ac2:	2104      	movs	r1, #4
 8010ac4:	4620      	mov	r0, r4
 8010ac6:	f000 fc94 	bl	80113f2 <_calloc_r>
 8010aca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010acc:	60f0      	str	r0, [r6, #12]
 8010ace:	68db      	ldr	r3, [r3, #12]
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d1e4      	bne.n	8010a9e <_Balloc+0x2e>
 8010ad4:	2000      	movs	r0, #0
 8010ad6:	bd70      	pop	{r4, r5, r6, pc}
 8010ad8:	6802      	ldr	r2, [r0, #0]
 8010ada:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010ade:	2300      	movs	r3, #0
 8010ae0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010ae4:	e7f7      	b.n	8010ad6 <_Balloc+0x66>
 8010ae6:	bf00      	nop
 8010ae8:	08013b8e 	.word	0x08013b8e
 8010aec:	08013c8c 	.word	0x08013c8c

08010af0 <_Bfree>:
 8010af0:	b570      	push	{r4, r5, r6, lr}
 8010af2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010af4:	4605      	mov	r5, r0
 8010af6:	460c      	mov	r4, r1
 8010af8:	b976      	cbnz	r6, 8010b18 <_Bfree+0x28>
 8010afa:	2010      	movs	r0, #16
 8010afc:	f7ff ff9e 	bl	8010a3c <malloc>
 8010b00:	4602      	mov	r2, r0
 8010b02:	6268      	str	r0, [r5, #36]	; 0x24
 8010b04:	b920      	cbnz	r0, 8010b10 <_Bfree+0x20>
 8010b06:	4b09      	ldr	r3, [pc, #36]	; (8010b2c <_Bfree+0x3c>)
 8010b08:	4809      	ldr	r0, [pc, #36]	; (8010b30 <_Bfree+0x40>)
 8010b0a:	218a      	movs	r1, #138	; 0x8a
 8010b0c:	f000 fefe 	bl	801190c <__assert_func>
 8010b10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010b14:	6006      	str	r6, [r0, #0]
 8010b16:	60c6      	str	r6, [r0, #12]
 8010b18:	b13c      	cbz	r4, 8010b2a <_Bfree+0x3a>
 8010b1a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010b1c:	6862      	ldr	r2, [r4, #4]
 8010b1e:	68db      	ldr	r3, [r3, #12]
 8010b20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010b24:	6021      	str	r1, [r4, #0]
 8010b26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010b2a:	bd70      	pop	{r4, r5, r6, pc}
 8010b2c:	08013b8e 	.word	0x08013b8e
 8010b30:	08013c8c 	.word	0x08013c8c

08010b34 <__multadd>:
 8010b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b38:	690d      	ldr	r5, [r1, #16]
 8010b3a:	4607      	mov	r7, r0
 8010b3c:	460c      	mov	r4, r1
 8010b3e:	461e      	mov	r6, r3
 8010b40:	f101 0c14 	add.w	ip, r1, #20
 8010b44:	2000      	movs	r0, #0
 8010b46:	f8dc 3000 	ldr.w	r3, [ip]
 8010b4a:	b299      	uxth	r1, r3
 8010b4c:	fb02 6101 	mla	r1, r2, r1, r6
 8010b50:	0c1e      	lsrs	r6, r3, #16
 8010b52:	0c0b      	lsrs	r3, r1, #16
 8010b54:	fb02 3306 	mla	r3, r2, r6, r3
 8010b58:	b289      	uxth	r1, r1
 8010b5a:	3001      	adds	r0, #1
 8010b5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010b60:	4285      	cmp	r5, r0
 8010b62:	f84c 1b04 	str.w	r1, [ip], #4
 8010b66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010b6a:	dcec      	bgt.n	8010b46 <__multadd+0x12>
 8010b6c:	b30e      	cbz	r6, 8010bb2 <__multadd+0x7e>
 8010b6e:	68a3      	ldr	r3, [r4, #8]
 8010b70:	42ab      	cmp	r3, r5
 8010b72:	dc19      	bgt.n	8010ba8 <__multadd+0x74>
 8010b74:	6861      	ldr	r1, [r4, #4]
 8010b76:	4638      	mov	r0, r7
 8010b78:	3101      	adds	r1, #1
 8010b7a:	f7ff ff79 	bl	8010a70 <_Balloc>
 8010b7e:	4680      	mov	r8, r0
 8010b80:	b928      	cbnz	r0, 8010b8e <__multadd+0x5a>
 8010b82:	4602      	mov	r2, r0
 8010b84:	4b0c      	ldr	r3, [pc, #48]	; (8010bb8 <__multadd+0x84>)
 8010b86:	480d      	ldr	r0, [pc, #52]	; (8010bbc <__multadd+0x88>)
 8010b88:	21b5      	movs	r1, #181	; 0xb5
 8010b8a:	f000 febf 	bl	801190c <__assert_func>
 8010b8e:	6922      	ldr	r2, [r4, #16]
 8010b90:	3202      	adds	r2, #2
 8010b92:	f104 010c 	add.w	r1, r4, #12
 8010b96:	0092      	lsls	r2, r2, #2
 8010b98:	300c      	adds	r0, #12
 8010b9a:	f7fc ffff 	bl	800db9c <memcpy>
 8010b9e:	4621      	mov	r1, r4
 8010ba0:	4638      	mov	r0, r7
 8010ba2:	f7ff ffa5 	bl	8010af0 <_Bfree>
 8010ba6:	4644      	mov	r4, r8
 8010ba8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010bac:	3501      	adds	r5, #1
 8010bae:	615e      	str	r6, [r3, #20]
 8010bb0:	6125      	str	r5, [r4, #16]
 8010bb2:	4620      	mov	r0, r4
 8010bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bb8:	08013c00 	.word	0x08013c00
 8010bbc:	08013c8c 	.word	0x08013c8c

08010bc0 <__s2b>:
 8010bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bc4:	460c      	mov	r4, r1
 8010bc6:	4615      	mov	r5, r2
 8010bc8:	461f      	mov	r7, r3
 8010bca:	2209      	movs	r2, #9
 8010bcc:	3308      	adds	r3, #8
 8010bce:	4606      	mov	r6, r0
 8010bd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8010bd4:	2100      	movs	r1, #0
 8010bd6:	2201      	movs	r2, #1
 8010bd8:	429a      	cmp	r2, r3
 8010bda:	db09      	blt.n	8010bf0 <__s2b+0x30>
 8010bdc:	4630      	mov	r0, r6
 8010bde:	f7ff ff47 	bl	8010a70 <_Balloc>
 8010be2:	b940      	cbnz	r0, 8010bf6 <__s2b+0x36>
 8010be4:	4602      	mov	r2, r0
 8010be6:	4b19      	ldr	r3, [pc, #100]	; (8010c4c <__s2b+0x8c>)
 8010be8:	4819      	ldr	r0, [pc, #100]	; (8010c50 <__s2b+0x90>)
 8010bea:	21ce      	movs	r1, #206	; 0xce
 8010bec:	f000 fe8e 	bl	801190c <__assert_func>
 8010bf0:	0052      	lsls	r2, r2, #1
 8010bf2:	3101      	adds	r1, #1
 8010bf4:	e7f0      	b.n	8010bd8 <__s2b+0x18>
 8010bf6:	9b08      	ldr	r3, [sp, #32]
 8010bf8:	6143      	str	r3, [r0, #20]
 8010bfa:	2d09      	cmp	r5, #9
 8010bfc:	f04f 0301 	mov.w	r3, #1
 8010c00:	6103      	str	r3, [r0, #16]
 8010c02:	dd16      	ble.n	8010c32 <__s2b+0x72>
 8010c04:	f104 0909 	add.w	r9, r4, #9
 8010c08:	46c8      	mov	r8, r9
 8010c0a:	442c      	add	r4, r5
 8010c0c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010c10:	4601      	mov	r1, r0
 8010c12:	3b30      	subs	r3, #48	; 0x30
 8010c14:	220a      	movs	r2, #10
 8010c16:	4630      	mov	r0, r6
 8010c18:	f7ff ff8c 	bl	8010b34 <__multadd>
 8010c1c:	45a0      	cmp	r8, r4
 8010c1e:	d1f5      	bne.n	8010c0c <__s2b+0x4c>
 8010c20:	f1a5 0408 	sub.w	r4, r5, #8
 8010c24:	444c      	add	r4, r9
 8010c26:	1b2d      	subs	r5, r5, r4
 8010c28:	1963      	adds	r3, r4, r5
 8010c2a:	42bb      	cmp	r3, r7
 8010c2c:	db04      	blt.n	8010c38 <__s2b+0x78>
 8010c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c32:	340a      	adds	r4, #10
 8010c34:	2509      	movs	r5, #9
 8010c36:	e7f6      	b.n	8010c26 <__s2b+0x66>
 8010c38:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010c3c:	4601      	mov	r1, r0
 8010c3e:	3b30      	subs	r3, #48	; 0x30
 8010c40:	220a      	movs	r2, #10
 8010c42:	4630      	mov	r0, r6
 8010c44:	f7ff ff76 	bl	8010b34 <__multadd>
 8010c48:	e7ee      	b.n	8010c28 <__s2b+0x68>
 8010c4a:	bf00      	nop
 8010c4c:	08013c00 	.word	0x08013c00
 8010c50:	08013c8c 	.word	0x08013c8c

08010c54 <__hi0bits>:
 8010c54:	0c03      	lsrs	r3, r0, #16
 8010c56:	041b      	lsls	r3, r3, #16
 8010c58:	b9d3      	cbnz	r3, 8010c90 <__hi0bits+0x3c>
 8010c5a:	0400      	lsls	r0, r0, #16
 8010c5c:	2310      	movs	r3, #16
 8010c5e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010c62:	bf04      	itt	eq
 8010c64:	0200      	lsleq	r0, r0, #8
 8010c66:	3308      	addeq	r3, #8
 8010c68:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010c6c:	bf04      	itt	eq
 8010c6e:	0100      	lsleq	r0, r0, #4
 8010c70:	3304      	addeq	r3, #4
 8010c72:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010c76:	bf04      	itt	eq
 8010c78:	0080      	lsleq	r0, r0, #2
 8010c7a:	3302      	addeq	r3, #2
 8010c7c:	2800      	cmp	r0, #0
 8010c7e:	db05      	blt.n	8010c8c <__hi0bits+0x38>
 8010c80:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010c84:	f103 0301 	add.w	r3, r3, #1
 8010c88:	bf08      	it	eq
 8010c8a:	2320      	moveq	r3, #32
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	4770      	bx	lr
 8010c90:	2300      	movs	r3, #0
 8010c92:	e7e4      	b.n	8010c5e <__hi0bits+0xa>

08010c94 <__lo0bits>:
 8010c94:	6803      	ldr	r3, [r0, #0]
 8010c96:	f013 0207 	ands.w	r2, r3, #7
 8010c9a:	4601      	mov	r1, r0
 8010c9c:	d00b      	beq.n	8010cb6 <__lo0bits+0x22>
 8010c9e:	07da      	lsls	r2, r3, #31
 8010ca0:	d423      	bmi.n	8010cea <__lo0bits+0x56>
 8010ca2:	0798      	lsls	r0, r3, #30
 8010ca4:	bf49      	itett	mi
 8010ca6:	085b      	lsrmi	r3, r3, #1
 8010ca8:	089b      	lsrpl	r3, r3, #2
 8010caa:	2001      	movmi	r0, #1
 8010cac:	600b      	strmi	r3, [r1, #0]
 8010cae:	bf5c      	itt	pl
 8010cb0:	600b      	strpl	r3, [r1, #0]
 8010cb2:	2002      	movpl	r0, #2
 8010cb4:	4770      	bx	lr
 8010cb6:	b298      	uxth	r0, r3
 8010cb8:	b9a8      	cbnz	r0, 8010ce6 <__lo0bits+0x52>
 8010cba:	0c1b      	lsrs	r3, r3, #16
 8010cbc:	2010      	movs	r0, #16
 8010cbe:	b2da      	uxtb	r2, r3
 8010cc0:	b90a      	cbnz	r2, 8010cc6 <__lo0bits+0x32>
 8010cc2:	3008      	adds	r0, #8
 8010cc4:	0a1b      	lsrs	r3, r3, #8
 8010cc6:	071a      	lsls	r2, r3, #28
 8010cc8:	bf04      	itt	eq
 8010cca:	091b      	lsreq	r3, r3, #4
 8010ccc:	3004      	addeq	r0, #4
 8010cce:	079a      	lsls	r2, r3, #30
 8010cd0:	bf04      	itt	eq
 8010cd2:	089b      	lsreq	r3, r3, #2
 8010cd4:	3002      	addeq	r0, #2
 8010cd6:	07da      	lsls	r2, r3, #31
 8010cd8:	d403      	bmi.n	8010ce2 <__lo0bits+0x4e>
 8010cda:	085b      	lsrs	r3, r3, #1
 8010cdc:	f100 0001 	add.w	r0, r0, #1
 8010ce0:	d005      	beq.n	8010cee <__lo0bits+0x5a>
 8010ce2:	600b      	str	r3, [r1, #0]
 8010ce4:	4770      	bx	lr
 8010ce6:	4610      	mov	r0, r2
 8010ce8:	e7e9      	b.n	8010cbe <__lo0bits+0x2a>
 8010cea:	2000      	movs	r0, #0
 8010cec:	4770      	bx	lr
 8010cee:	2020      	movs	r0, #32
 8010cf0:	4770      	bx	lr
	...

08010cf4 <__i2b>:
 8010cf4:	b510      	push	{r4, lr}
 8010cf6:	460c      	mov	r4, r1
 8010cf8:	2101      	movs	r1, #1
 8010cfa:	f7ff feb9 	bl	8010a70 <_Balloc>
 8010cfe:	4602      	mov	r2, r0
 8010d00:	b928      	cbnz	r0, 8010d0e <__i2b+0x1a>
 8010d02:	4b05      	ldr	r3, [pc, #20]	; (8010d18 <__i2b+0x24>)
 8010d04:	4805      	ldr	r0, [pc, #20]	; (8010d1c <__i2b+0x28>)
 8010d06:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010d0a:	f000 fdff 	bl	801190c <__assert_func>
 8010d0e:	2301      	movs	r3, #1
 8010d10:	6144      	str	r4, [r0, #20]
 8010d12:	6103      	str	r3, [r0, #16]
 8010d14:	bd10      	pop	{r4, pc}
 8010d16:	bf00      	nop
 8010d18:	08013c00 	.word	0x08013c00
 8010d1c:	08013c8c 	.word	0x08013c8c

08010d20 <__multiply>:
 8010d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d24:	4691      	mov	r9, r2
 8010d26:	690a      	ldr	r2, [r1, #16]
 8010d28:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010d2c:	429a      	cmp	r2, r3
 8010d2e:	bfb8      	it	lt
 8010d30:	460b      	movlt	r3, r1
 8010d32:	460c      	mov	r4, r1
 8010d34:	bfbc      	itt	lt
 8010d36:	464c      	movlt	r4, r9
 8010d38:	4699      	movlt	r9, r3
 8010d3a:	6927      	ldr	r7, [r4, #16]
 8010d3c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010d40:	68a3      	ldr	r3, [r4, #8]
 8010d42:	6861      	ldr	r1, [r4, #4]
 8010d44:	eb07 060a 	add.w	r6, r7, sl
 8010d48:	42b3      	cmp	r3, r6
 8010d4a:	b085      	sub	sp, #20
 8010d4c:	bfb8      	it	lt
 8010d4e:	3101      	addlt	r1, #1
 8010d50:	f7ff fe8e 	bl	8010a70 <_Balloc>
 8010d54:	b930      	cbnz	r0, 8010d64 <__multiply+0x44>
 8010d56:	4602      	mov	r2, r0
 8010d58:	4b44      	ldr	r3, [pc, #272]	; (8010e6c <__multiply+0x14c>)
 8010d5a:	4845      	ldr	r0, [pc, #276]	; (8010e70 <__multiply+0x150>)
 8010d5c:	f240 115d 	movw	r1, #349	; 0x15d
 8010d60:	f000 fdd4 	bl	801190c <__assert_func>
 8010d64:	f100 0514 	add.w	r5, r0, #20
 8010d68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010d6c:	462b      	mov	r3, r5
 8010d6e:	2200      	movs	r2, #0
 8010d70:	4543      	cmp	r3, r8
 8010d72:	d321      	bcc.n	8010db8 <__multiply+0x98>
 8010d74:	f104 0314 	add.w	r3, r4, #20
 8010d78:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010d7c:	f109 0314 	add.w	r3, r9, #20
 8010d80:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010d84:	9202      	str	r2, [sp, #8]
 8010d86:	1b3a      	subs	r2, r7, r4
 8010d88:	3a15      	subs	r2, #21
 8010d8a:	f022 0203 	bic.w	r2, r2, #3
 8010d8e:	3204      	adds	r2, #4
 8010d90:	f104 0115 	add.w	r1, r4, #21
 8010d94:	428f      	cmp	r7, r1
 8010d96:	bf38      	it	cc
 8010d98:	2204      	movcc	r2, #4
 8010d9a:	9201      	str	r2, [sp, #4]
 8010d9c:	9a02      	ldr	r2, [sp, #8]
 8010d9e:	9303      	str	r3, [sp, #12]
 8010da0:	429a      	cmp	r2, r3
 8010da2:	d80c      	bhi.n	8010dbe <__multiply+0x9e>
 8010da4:	2e00      	cmp	r6, #0
 8010da6:	dd03      	ble.n	8010db0 <__multiply+0x90>
 8010da8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d05a      	beq.n	8010e66 <__multiply+0x146>
 8010db0:	6106      	str	r6, [r0, #16]
 8010db2:	b005      	add	sp, #20
 8010db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010db8:	f843 2b04 	str.w	r2, [r3], #4
 8010dbc:	e7d8      	b.n	8010d70 <__multiply+0x50>
 8010dbe:	f8b3 a000 	ldrh.w	sl, [r3]
 8010dc2:	f1ba 0f00 	cmp.w	sl, #0
 8010dc6:	d024      	beq.n	8010e12 <__multiply+0xf2>
 8010dc8:	f104 0e14 	add.w	lr, r4, #20
 8010dcc:	46a9      	mov	r9, r5
 8010dce:	f04f 0c00 	mov.w	ip, #0
 8010dd2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010dd6:	f8d9 1000 	ldr.w	r1, [r9]
 8010dda:	fa1f fb82 	uxth.w	fp, r2
 8010dde:	b289      	uxth	r1, r1
 8010de0:	fb0a 110b 	mla	r1, sl, fp, r1
 8010de4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010de8:	f8d9 2000 	ldr.w	r2, [r9]
 8010dec:	4461      	add	r1, ip
 8010dee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010df2:	fb0a c20b 	mla	r2, sl, fp, ip
 8010df6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010dfa:	b289      	uxth	r1, r1
 8010dfc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010e00:	4577      	cmp	r7, lr
 8010e02:	f849 1b04 	str.w	r1, [r9], #4
 8010e06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010e0a:	d8e2      	bhi.n	8010dd2 <__multiply+0xb2>
 8010e0c:	9a01      	ldr	r2, [sp, #4]
 8010e0e:	f845 c002 	str.w	ip, [r5, r2]
 8010e12:	9a03      	ldr	r2, [sp, #12]
 8010e14:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010e18:	3304      	adds	r3, #4
 8010e1a:	f1b9 0f00 	cmp.w	r9, #0
 8010e1e:	d020      	beq.n	8010e62 <__multiply+0x142>
 8010e20:	6829      	ldr	r1, [r5, #0]
 8010e22:	f104 0c14 	add.w	ip, r4, #20
 8010e26:	46ae      	mov	lr, r5
 8010e28:	f04f 0a00 	mov.w	sl, #0
 8010e2c:	f8bc b000 	ldrh.w	fp, [ip]
 8010e30:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010e34:	fb09 220b 	mla	r2, r9, fp, r2
 8010e38:	4492      	add	sl, r2
 8010e3a:	b289      	uxth	r1, r1
 8010e3c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010e40:	f84e 1b04 	str.w	r1, [lr], #4
 8010e44:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010e48:	f8be 1000 	ldrh.w	r1, [lr]
 8010e4c:	0c12      	lsrs	r2, r2, #16
 8010e4e:	fb09 1102 	mla	r1, r9, r2, r1
 8010e52:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010e56:	4567      	cmp	r7, ip
 8010e58:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010e5c:	d8e6      	bhi.n	8010e2c <__multiply+0x10c>
 8010e5e:	9a01      	ldr	r2, [sp, #4]
 8010e60:	50a9      	str	r1, [r5, r2]
 8010e62:	3504      	adds	r5, #4
 8010e64:	e79a      	b.n	8010d9c <__multiply+0x7c>
 8010e66:	3e01      	subs	r6, #1
 8010e68:	e79c      	b.n	8010da4 <__multiply+0x84>
 8010e6a:	bf00      	nop
 8010e6c:	08013c00 	.word	0x08013c00
 8010e70:	08013c8c 	.word	0x08013c8c

08010e74 <__pow5mult>:
 8010e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e78:	4615      	mov	r5, r2
 8010e7a:	f012 0203 	ands.w	r2, r2, #3
 8010e7e:	4606      	mov	r6, r0
 8010e80:	460f      	mov	r7, r1
 8010e82:	d007      	beq.n	8010e94 <__pow5mult+0x20>
 8010e84:	4c25      	ldr	r4, [pc, #148]	; (8010f1c <__pow5mult+0xa8>)
 8010e86:	3a01      	subs	r2, #1
 8010e88:	2300      	movs	r3, #0
 8010e8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010e8e:	f7ff fe51 	bl	8010b34 <__multadd>
 8010e92:	4607      	mov	r7, r0
 8010e94:	10ad      	asrs	r5, r5, #2
 8010e96:	d03d      	beq.n	8010f14 <__pow5mult+0xa0>
 8010e98:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010e9a:	b97c      	cbnz	r4, 8010ebc <__pow5mult+0x48>
 8010e9c:	2010      	movs	r0, #16
 8010e9e:	f7ff fdcd 	bl	8010a3c <malloc>
 8010ea2:	4602      	mov	r2, r0
 8010ea4:	6270      	str	r0, [r6, #36]	; 0x24
 8010ea6:	b928      	cbnz	r0, 8010eb4 <__pow5mult+0x40>
 8010ea8:	4b1d      	ldr	r3, [pc, #116]	; (8010f20 <__pow5mult+0xac>)
 8010eaa:	481e      	ldr	r0, [pc, #120]	; (8010f24 <__pow5mult+0xb0>)
 8010eac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010eb0:	f000 fd2c 	bl	801190c <__assert_func>
 8010eb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010eb8:	6004      	str	r4, [r0, #0]
 8010eba:	60c4      	str	r4, [r0, #12]
 8010ebc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010ec0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010ec4:	b94c      	cbnz	r4, 8010eda <__pow5mult+0x66>
 8010ec6:	f240 2171 	movw	r1, #625	; 0x271
 8010eca:	4630      	mov	r0, r6
 8010ecc:	f7ff ff12 	bl	8010cf4 <__i2b>
 8010ed0:	2300      	movs	r3, #0
 8010ed2:	f8c8 0008 	str.w	r0, [r8, #8]
 8010ed6:	4604      	mov	r4, r0
 8010ed8:	6003      	str	r3, [r0, #0]
 8010eda:	f04f 0900 	mov.w	r9, #0
 8010ede:	07eb      	lsls	r3, r5, #31
 8010ee0:	d50a      	bpl.n	8010ef8 <__pow5mult+0x84>
 8010ee2:	4639      	mov	r1, r7
 8010ee4:	4622      	mov	r2, r4
 8010ee6:	4630      	mov	r0, r6
 8010ee8:	f7ff ff1a 	bl	8010d20 <__multiply>
 8010eec:	4639      	mov	r1, r7
 8010eee:	4680      	mov	r8, r0
 8010ef0:	4630      	mov	r0, r6
 8010ef2:	f7ff fdfd 	bl	8010af0 <_Bfree>
 8010ef6:	4647      	mov	r7, r8
 8010ef8:	106d      	asrs	r5, r5, #1
 8010efa:	d00b      	beq.n	8010f14 <__pow5mult+0xa0>
 8010efc:	6820      	ldr	r0, [r4, #0]
 8010efe:	b938      	cbnz	r0, 8010f10 <__pow5mult+0x9c>
 8010f00:	4622      	mov	r2, r4
 8010f02:	4621      	mov	r1, r4
 8010f04:	4630      	mov	r0, r6
 8010f06:	f7ff ff0b 	bl	8010d20 <__multiply>
 8010f0a:	6020      	str	r0, [r4, #0]
 8010f0c:	f8c0 9000 	str.w	r9, [r0]
 8010f10:	4604      	mov	r4, r0
 8010f12:	e7e4      	b.n	8010ede <__pow5mult+0x6a>
 8010f14:	4638      	mov	r0, r7
 8010f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f1a:	bf00      	nop
 8010f1c:	08013dd8 	.word	0x08013dd8
 8010f20:	08013b8e 	.word	0x08013b8e
 8010f24:	08013c8c 	.word	0x08013c8c

08010f28 <__lshift>:
 8010f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f2c:	460c      	mov	r4, r1
 8010f2e:	6849      	ldr	r1, [r1, #4]
 8010f30:	6923      	ldr	r3, [r4, #16]
 8010f32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010f36:	68a3      	ldr	r3, [r4, #8]
 8010f38:	4607      	mov	r7, r0
 8010f3a:	4691      	mov	r9, r2
 8010f3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010f40:	f108 0601 	add.w	r6, r8, #1
 8010f44:	42b3      	cmp	r3, r6
 8010f46:	db0b      	blt.n	8010f60 <__lshift+0x38>
 8010f48:	4638      	mov	r0, r7
 8010f4a:	f7ff fd91 	bl	8010a70 <_Balloc>
 8010f4e:	4605      	mov	r5, r0
 8010f50:	b948      	cbnz	r0, 8010f66 <__lshift+0x3e>
 8010f52:	4602      	mov	r2, r0
 8010f54:	4b2a      	ldr	r3, [pc, #168]	; (8011000 <__lshift+0xd8>)
 8010f56:	482b      	ldr	r0, [pc, #172]	; (8011004 <__lshift+0xdc>)
 8010f58:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010f5c:	f000 fcd6 	bl	801190c <__assert_func>
 8010f60:	3101      	adds	r1, #1
 8010f62:	005b      	lsls	r3, r3, #1
 8010f64:	e7ee      	b.n	8010f44 <__lshift+0x1c>
 8010f66:	2300      	movs	r3, #0
 8010f68:	f100 0114 	add.w	r1, r0, #20
 8010f6c:	f100 0210 	add.w	r2, r0, #16
 8010f70:	4618      	mov	r0, r3
 8010f72:	4553      	cmp	r3, sl
 8010f74:	db37      	blt.n	8010fe6 <__lshift+0xbe>
 8010f76:	6920      	ldr	r0, [r4, #16]
 8010f78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010f7c:	f104 0314 	add.w	r3, r4, #20
 8010f80:	f019 091f 	ands.w	r9, r9, #31
 8010f84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010f88:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010f8c:	d02f      	beq.n	8010fee <__lshift+0xc6>
 8010f8e:	f1c9 0e20 	rsb	lr, r9, #32
 8010f92:	468a      	mov	sl, r1
 8010f94:	f04f 0c00 	mov.w	ip, #0
 8010f98:	681a      	ldr	r2, [r3, #0]
 8010f9a:	fa02 f209 	lsl.w	r2, r2, r9
 8010f9e:	ea42 020c 	orr.w	r2, r2, ip
 8010fa2:	f84a 2b04 	str.w	r2, [sl], #4
 8010fa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8010faa:	4298      	cmp	r0, r3
 8010fac:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010fb0:	d8f2      	bhi.n	8010f98 <__lshift+0x70>
 8010fb2:	1b03      	subs	r3, r0, r4
 8010fb4:	3b15      	subs	r3, #21
 8010fb6:	f023 0303 	bic.w	r3, r3, #3
 8010fba:	3304      	adds	r3, #4
 8010fbc:	f104 0215 	add.w	r2, r4, #21
 8010fc0:	4290      	cmp	r0, r2
 8010fc2:	bf38      	it	cc
 8010fc4:	2304      	movcc	r3, #4
 8010fc6:	f841 c003 	str.w	ip, [r1, r3]
 8010fca:	f1bc 0f00 	cmp.w	ip, #0
 8010fce:	d001      	beq.n	8010fd4 <__lshift+0xac>
 8010fd0:	f108 0602 	add.w	r6, r8, #2
 8010fd4:	3e01      	subs	r6, #1
 8010fd6:	4638      	mov	r0, r7
 8010fd8:	612e      	str	r6, [r5, #16]
 8010fda:	4621      	mov	r1, r4
 8010fdc:	f7ff fd88 	bl	8010af0 <_Bfree>
 8010fe0:	4628      	mov	r0, r5
 8010fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fe6:	f842 0f04 	str.w	r0, [r2, #4]!
 8010fea:	3301      	adds	r3, #1
 8010fec:	e7c1      	b.n	8010f72 <__lshift+0x4a>
 8010fee:	3904      	subs	r1, #4
 8010ff0:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ff4:	f841 2f04 	str.w	r2, [r1, #4]!
 8010ff8:	4298      	cmp	r0, r3
 8010ffa:	d8f9      	bhi.n	8010ff0 <__lshift+0xc8>
 8010ffc:	e7ea      	b.n	8010fd4 <__lshift+0xac>
 8010ffe:	bf00      	nop
 8011000:	08013c00 	.word	0x08013c00
 8011004:	08013c8c 	.word	0x08013c8c

08011008 <__mcmp>:
 8011008:	b530      	push	{r4, r5, lr}
 801100a:	6902      	ldr	r2, [r0, #16]
 801100c:	690c      	ldr	r4, [r1, #16]
 801100e:	1b12      	subs	r2, r2, r4
 8011010:	d10e      	bne.n	8011030 <__mcmp+0x28>
 8011012:	f100 0314 	add.w	r3, r0, #20
 8011016:	3114      	adds	r1, #20
 8011018:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801101c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011020:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011024:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011028:	42a5      	cmp	r5, r4
 801102a:	d003      	beq.n	8011034 <__mcmp+0x2c>
 801102c:	d305      	bcc.n	801103a <__mcmp+0x32>
 801102e:	2201      	movs	r2, #1
 8011030:	4610      	mov	r0, r2
 8011032:	bd30      	pop	{r4, r5, pc}
 8011034:	4283      	cmp	r3, r0
 8011036:	d3f3      	bcc.n	8011020 <__mcmp+0x18>
 8011038:	e7fa      	b.n	8011030 <__mcmp+0x28>
 801103a:	f04f 32ff 	mov.w	r2, #4294967295
 801103e:	e7f7      	b.n	8011030 <__mcmp+0x28>

08011040 <__mdiff>:
 8011040:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011044:	460c      	mov	r4, r1
 8011046:	4606      	mov	r6, r0
 8011048:	4611      	mov	r1, r2
 801104a:	4620      	mov	r0, r4
 801104c:	4690      	mov	r8, r2
 801104e:	f7ff ffdb 	bl	8011008 <__mcmp>
 8011052:	1e05      	subs	r5, r0, #0
 8011054:	d110      	bne.n	8011078 <__mdiff+0x38>
 8011056:	4629      	mov	r1, r5
 8011058:	4630      	mov	r0, r6
 801105a:	f7ff fd09 	bl	8010a70 <_Balloc>
 801105e:	b930      	cbnz	r0, 801106e <__mdiff+0x2e>
 8011060:	4b3a      	ldr	r3, [pc, #232]	; (801114c <__mdiff+0x10c>)
 8011062:	4602      	mov	r2, r0
 8011064:	f240 2132 	movw	r1, #562	; 0x232
 8011068:	4839      	ldr	r0, [pc, #228]	; (8011150 <__mdiff+0x110>)
 801106a:	f000 fc4f 	bl	801190c <__assert_func>
 801106e:	2301      	movs	r3, #1
 8011070:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011074:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011078:	bfa4      	itt	ge
 801107a:	4643      	movge	r3, r8
 801107c:	46a0      	movge	r8, r4
 801107e:	4630      	mov	r0, r6
 8011080:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011084:	bfa6      	itte	ge
 8011086:	461c      	movge	r4, r3
 8011088:	2500      	movge	r5, #0
 801108a:	2501      	movlt	r5, #1
 801108c:	f7ff fcf0 	bl	8010a70 <_Balloc>
 8011090:	b920      	cbnz	r0, 801109c <__mdiff+0x5c>
 8011092:	4b2e      	ldr	r3, [pc, #184]	; (801114c <__mdiff+0x10c>)
 8011094:	4602      	mov	r2, r0
 8011096:	f44f 7110 	mov.w	r1, #576	; 0x240
 801109a:	e7e5      	b.n	8011068 <__mdiff+0x28>
 801109c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80110a0:	6926      	ldr	r6, [r4, #16]
 80110a2:	60c5      	str	r5, [r0, #12]
 80110a4:	f104 0914 	add.w	r9, r4, #20
 80110a8:	f108 0514 	add.w	r5, r8, #20
 80110ac:	f100 0e14 	add.w	lr, r0, #20
 80110b0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80110b4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80110b8:	f108 0210 	add.w	r2, r8, #16
 80110bc:	46f2      	mov	sl, lr
 80110be:	2100      	movs	r1, #0
 80110c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80110c4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80110c8:	fa1f f883 	uxth.w	r8, r3
 80110cc:	fa11 f18b 	uxtah	r1, r1, fp
 80110d0:	0c1b      	lsrs	r3, r3, #16
 80110d2:	eba1 0808 	sub.w	r8, r1, r8
 80110d6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80110da:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80110de:	fa1f f888 	uxth.w	r8, r8
 80110e2:	1419      	asrs	r1, r3, #16
 80110e4:	454e      	cmp	r6, r9
 80110e6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80110ea:	f84a 3b04 	str.w	r3, [sl], #4
 80110ee:	d8e7      	bhi.n	80110c0 <__mdiff+0x80>
 80110f0:	1b33      	subs	r3, r6, r4
 80110f2:	3b15      	subs	r3, #21
 80110f4:	f023 0303 	bic.w	r3, r3, #3
 80110f8:	3304      	adds	r3, #4
 80110fa:	3415      	adds	r4, #21
 80110fc:	42a6      	cmp	r6, r4
 80110fe:	bf38      	it	cc
 8011100:	2304      	movcc	r3, #4
 8011102:	441d      	add	r5, r3
 8011104:	4473      	add	r3, lr
 8011106:	469e      	mov	lr, r3
 8011108:	462e      	mov	r6, r5
 801110a:	4566      	cmp	r6, ip
 801110c:	d30e      	bcc.n	801112c <__mdiff+0xec>
 801110e:	f10c 0203 	add.w	r2, ip, #3
 8011112:	1b52      	subs	r2, r2, r5
 8011114:	f022 0203 	bic.w	r2, r2, #3
 8011118:	3d03      	subs	r5, #3
 801111a:	45ac      	cmp	ip, r5
 801111c:	bf38      	it	cc
 801111e:	2200      	movcc	r2, #0
 8011120:	441a      	add	r2, r3
 8011122:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011126:	b17b      	cbz	r3, 8011148 <__mdiff+0x108>
 8011128:	6107      	str	r7, [r0, #16]
 801112a:	e7a3      	b.n	8011074 <__mdiff+0x34>
 801112c:	f856 8b04 	ldr.w	r8, [r6], #4
 8011130:	fa11 f288 	uxtah	r2, r1, r8
 8011134:	1414      	asrs	r4, r2, #16
 8011136:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801113a:	b292      	uxth	r2, r2
 801113c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011140:	f84e 2b04 	str.w	r2, [lr], #4
 8011144:	1421      	asrs	r1, r4, #16
 8011146:	e7e0      	b.n	801110a <__mdiff+0xca>
 8011148:	3f01      	subs	r7, #1
 801114a:	e7ea      	b.n	8011122 <__mdiff+0xe2>
 801114c:	08013c00 	.word	0x08013c00
 8011150:	08013c8c 	.word	0x08013c8c

08011154 <__ulp>:
 8011154:	b082      	sub	sp, #8
 8011156:	ed8d 0b00 	vstr	d0, [sp]
 801115a:	9b01      	ldr	r3, [sp, #4]
 801115c:	4912      	ldr	r1, [pc, #72]	; (80111a8 <__ulp+0x54>)
 801115e:	4019      	ands	r1, r3
 8011160:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8011164:	2900      	cmp	r1, #0
 8011166:	dd05      	ble.n	8011174 <__ulp+0x20>
 8011168:	2200      	movs	r2, #0
 801116a:	460b      	mov	r3, r1
 801116c:	ec43 2b10 	vmov	d0, r2, r3
 8011170:	b002      	add	sp, #8
 8011172:	4770      	bx	lr
 8011174:	4249      	negs	r1, r1
 8011176:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801117a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801117e:	f04f 0200 	mov.w	r2, #0
 8011182:	f04f 0300 	mov.w	r3, #0
 8011186:	da04      	bge.n	8011192 <__ulp+0x3e>
 8011188:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801118c:	fa41 f300 	asr.w	r3, r1, r0
 8011190:	e7ec      	b.n	801116c <__ulp+0x18>
 8011192:	f1a0 0114 	sub.w	r1, r0, #20
 8011196:	291e      	cmp	r1, #30
 8011198:	bfda      	itte	le
 801119a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801119e:	fa20 f101 	lsrle.w	r1, r0, r1
 80111a2:	2101      	movgt	r1, #1
 80111a4:	460a      	mov	r2, r1
 80111a6:	e7e1      	b.n	801116c <__ulp+0x18>
 80111a8:	7ff00000 	.word	0x7ff00000

080111ac <__b2d>:
 80111ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111ae:	6905      	ldr	r5, [r0, #16]
 80111b0:	f100 0714 	add.w	r7, r0, #20
 80111b4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80111b8:	1f2e      	subs	r6, r5, #4
 80111ba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80111be:	4620      	mov	r0, r4
 80111c0:	f7ff fd48 	bl	8010c54 <__hi0bits>
 80111c4:	f1c0 0320 	rsb	r3, r0, #32
 80111c8:	280a      	cmp	r0, #10
 80111ca:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8011248 <__b2d+0x9c>
 80111ce:	600b      	str	r3, [r1, #0]
 80111d0:	dc14      	bgt.n	80111fc <__b2d+0x50>
 80111d2:	f1c0 0e0b 	rsb	lr, r0, #11
 80111d6:	fa24 f10e 	lsr.w	r1, r4, lr
 80111da:	42b7      	cmp	r7, r6
 80111dc:	ea41 030c 	orr.w	r3, r1, ip
 80111e0:	bf34      	ite	cc
 80111e2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80111e6:	2100      	movcs	r1, #0
 80111e8:	3015      	adds	r0, #21
 80111ea:	fa04 f000 	lsl.w	r0, r4, r0
 80111ee:	fa21 f10e 	lsr.w	r1, r1, lr
 80111f2:	ea40 0201 	orr.w	r2, r0, r1
 80111f6:	ec43 2b10 	vmov	d0, r2, r3
 80111fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80111fc:	42b7      	cmp	r7, r6
 80111fe:	bf3a      	itte	cc
 8011200:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011204:	f1a5 0608 	subcc.w	r6, r5, #8
 8011208:	2100      	movcs	r1, #0
 801120a:	380b      	subs	r0, #11
 801120c:	d017      	beq.n	801123e <__b2d+0x92>
 801120e:	f1c0 0c20 	rsb	ip, r0, #32
 8011212:	fa04 f500 	lsl.w	r5, r4, r0
 8011216:	42be      	cmp	r6, r7
 8011218:	fa21 f40c 	lsr.w	r4, r1, ip
 801121c:	ea45 0504 	orr.w	r5, r5, r4
 8011220:	bf8c      	ite	hi
 8011222:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8011226:	2400      	movls	r4, #0
 8011228:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801122c:	fa01 f000 	lsl.w	r0, r1, r0
 8011230:	fa24 f40c 	lsr.w	r4, r4, ip
 8011234:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011238:	ea40 0204 	orr.w	r2, r0, r4
 801123c:	e7db      	b.n	80111f6 <__b2d+0x4a>
 801123e:	ea44 030c 	orr.w	r3, r4, ip
 8011242:	460a      	mov	r2, r1
 8011244:	e7d7      	b.n	80111f6 <__b2d+0x4a>
 8011246:	bf00      	nop
 8011248:	3ff00000 	.word	0x3ff00000

0801124c <__d2b>:
 801124c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011250:	4689      	mov	r9, r1
 8011252:	2101      	movs	r1, #1
 8011254:	ec57 6b10 	vmov	r6, r7, d0
 8011258:	4690      	mov	r8, r2
 801125a:	f7ff fc09 	bl	8010a70 <_Balloc>
 801125e:	4604      	mov	r4, r0
 8011260:	b930      	cbnz	r0, 8011270 <__d2b+0x24>
 8011262:	4602      	mov	r2, r0
 8011264:	4b25      	ldr	r3, [pc, #148]	; (80112fc <__d2b+0xb0>)
 8011266:	4826      	ldr	r0, [pc, #152]	; (8011300 <__d2b+0xb4>)
 8011268:	f240 310a 	movw	r1, #778	; 0x30a
 801126c:	f000 fb4e 	bl	801190c <__assert_func>
 8011270:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011274:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011278:	bb35      	cbnz	r5, 80112c8 <__d2b+0x7c>
 801127a:	2e00      	cmp	r6, #0
 801127c:	9301      	str	r3, [sp, #4]
 801127e:	d028      	beq.n	80112d2 <__d2b+0x86>
 8011280:	4668      	mov	r0, sp
 8011282:	9600      	str	r6, [sp, #0]
 8011284:	f7ff fd06 	bl	8010c94 <__lo0bits>
 8011288:	9900      	ldr	r1, [sp, #0]
 801128a:	b300      	cbz	r0, 80112ce <__d2b+0x82>
 801128c:	9a01      	ldr	r2, [sp, #4]
 801128e:	f1c0 0320 	rsb	r3, r0, #32
 8011292:	fa02 f303 	lsl.w	r3, r2, r3
 8011296:	430b      	orrs	r3, r1
 8011298:	40c2      	lsrs	r2, r0
 801129a:	6163      	str	r3, [r4, #20]
 801129c:	9201      	str	r2, [sp, #4]
 801129e:	9b01      	ldr	r3, [sp, #4]
 80112a0:	61a3      	str	r3, [r4, #24]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	bf14      	ite	ne
 80112a6:	2202      	movne	r2, #2
 80112a8:	2201      	moveq	r2, #1
 80112aa:	6122      	str	r2, [r4, #16]
 80112ac:	b1d5      	cbz	r5, 80112e4 <__d2b+0x98>
 80112ae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80112b2:	4405      	add	r5, r0
 80112b4:	f8c9 5000 	str.w	r5, [r9]
 80112b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80112bc:	f8c8 0000 	str.w	r0, [r8]
 80112c0:	4620      	mov	r0, r4
 80112c2:	b003      	add	sp, #12
 80112c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80112cc:	e7d5      	b.n	801127a <__d2b+0x2e>
 80112ce:	6161      	str	r1, [r4, #20]
 80112d0:	e7e5      	b.n	801129e <__d2b+0x52>
 80112d2:	a801      	add	r0, sp, #4
 80112d4:	f7ff fcde 	bl	8010c94 <__lo0bits>
 80112d8:	9b01      	ldr	r3, [sp, #4]
 80112da:	6163      	str	r3, [r4, #20]
 80112dc:	2201      	movs	r2, #1
 80112de:	6122      	str	r2, [r4, #16]
 80112e0:	3020      	adds	r0, #32
 80112e2:	e7e3      	b.n	80112ac <__d2b+0x60>
 80112e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80112e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80112ec:	f8c9 0000 	str.w	r0, [r9]
 80112f0:	6918      	ldr	r0, [r3, #16]
 80112f2:	f7ff fcaf 	bl	8010c54 <__hi0bits>
 80112f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80112fa:	e7df      	b.n	80112bc <__d2b+0x70>
 80112fc:	08013c00 	.word	0x08013c00
 8011300:	08013c8c 	.word	0x08013c8c

08011304 <__ratio>:
 8011304:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011308:	4688      	mov	r8, r1
 801130a:	4669      	mov	r1, sp
 801130c:	4681      	mov	r9, r0
 801130e:	f7ff ff4d 	bl	80111ac <__b2d>
 8011312:	a901      	add	r1, sp, #4
 8011314:	4640      	mov	r0, r8
 8011316:	ec55 4b10 	vmov	r4, r5, d0
 801131a:	f7ff ff47 	bl	80111ac <__b2d>
 801131e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011322:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011326:	eba3 0c02 	sub.w	ip, r3, r2
 801132a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801132e:	1a9b      	subs	r3, r3, r2
 8011330:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011334:	ec51 0b10 	vmov	r0, r1, d0
 8011338:	2b00      	cmp	r3, #0
 801133a:	bfd6      	itet	le
 801133c:	460a      	movle	r2, r1
 801133e:	462a      	movgt	r2, r5
 8011340:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011344:	468b      	mov	fp, r1
 8011346:	462f      	mov	r7, r5
 8011348:	bfd4      	ite	le
 801134a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801134e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011352:	4620      	mov	r0, r4
 8011354:	ee10 2a10 	vmov	r2, s0
 8011358:	465b      	mov	r3, fp
 801135a:	4639      	mov	r1, r7
 801135c:	f7ef fa76 	bl	800084c <__aeabi_ddiv>
 8011360:	ec41 0b10 	vmov	d0, r0, r1
 8011364:	b003      	add	sp, #12
 8011366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801136a <__copybits>:
 801136a:	3901      	subs	r1, #1
 801136c:	b570      	push	{r4, r5, r6, lr}
 801136e:	1149      	asrs	r1, r1, #5
 8011370:	6914      	ldr	r4, [r2, #16]
 8011372:	3101      	adds	r1, #1
 8011374:	f102 0314 	add.w	r3, r2, #20
 8011378:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801137c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011380:	1f05      	subs	r5, r0, #4
 8011382:	42a3      	cmp	r3, r4
 8011384:	d30c      	bcc.n	80113a0 <__copybits+0x36>
 8011386:	1aa3      	subs	r3, r4, r2
 8011388:	3b11      	subs	r3, #17
 801138a:	f023 0303 	bic.w	r3, r3, #3
 801138e:	3211      	adds	r2, #17
 8011390:	42a2      	cmp	r2, r4
 8011392:	bf88      	it	hi
 8011394:	2300      	movhi	r3, #0
 8011396:	4418      	add	r0, r3
 8011398:	2300      	movs	r3, #0
 801139a:	4288      	cmp	r0, r1
 801139c:	d305      	bcc.n	80113aa <__copybits+0x40>
 801139e:	bd70      	pop	{r4, r5, r6, pc}
 80113a0:	f853 6b04 	ldr.w	r6, [r3], #4
 80113a4:	f845 6f04 	str.w	r6, [r5, #4]!
 80113a8:	e7eb      	b.n	8011382 <__copybits+0x18>
 80113aa:	f840 3b04 	str.w	r3, [r0], #4
 80113ae:	e7f4      	b.n	801139a <__copybits+0x30>

080113b0 <__any_on>:
 80113b0:	f100 0214 	add.w	r2, r0, #20
 80113b4:	6900      	ldr	r0, [r0, #16]
 80113b6:	114b      	asrs	r3, r1, #5
 80113b8:	4298      	cmp	r0, r3
 80113ba:	b510      	push	{r4, lr}
 80113bc:	db11      	blt.n	80113e2 <__any_on+0x32>
 80113be:	dd0a      	ble.n	80113d6 <__any_on+0x26>
 80113c0:	f011 011f 	ands.w	r1, r1, #31
 80113c4:	d007      	beq.n	80113d6 <__any_on+0x26>
 80113c6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80113ca:	fa24 f001 	lsr.w	r0, r4, r1
 80113ce:	fa00 f101 	lsl.w	r1, r0, r1
 80113d2:	428c      	cmp	r4, r1
 80113d4:	d10b      	bne.n	80113ee <__any_on+0x3e>
 80113d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80113da:	4293      	cmp	r3, r2
 80113dc:	d803      	bhi.n	80113e6 <__any_on+0x36>
 80113de:	2000      	movs	r0, #0
 80113e0:	bd10      	pop	{r4, pc}
 80113e2:	4603      	mov	r3, r0
 80113e4:	e7f7      	b.n	80113d6 <__any_on+0x26>
 80113e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80113ea:	2900      	cmp	r1, #0
 80113ec:	d0f5      	beq.n	80113da <__any_on+0x2a>
 80113ee:	2001      	movs	r0, #1
 80113f0:	e7f6      	b.n	80113e0 <__any_on+0x30>

080113f2 <_calloc_r>:
 80113f2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80113f4:	fba1 2402 	umull	r2, r4, r1, r2
 80113f8:	b94c      	cbnz	r4, 801140e <_calloc_r+0x1c>
 80113fa:	4611      	mov	r1, r2
 80113fc:	9201      	str	r2, [sp, #4]
 80113fe:	f000 f87b 	bl	80114f8 <_malloc_r>
 8011402:	9a01      	ldr	r2, [sp, #4]
 8011404:	4605      	mov	r5, r0
 8011406:	b930      	cbnz	r0, 8011416 <_calloc_r+0x24>
 8011408:	4628      	mov	r0, r5
 801140a:	b003      	add	sp, #12
 801140c:	bd30      	pop	{r4, r5, pc}
 801140e:	220c      	movs	r2, #12
 8011410:	6002      	str	r2, [r0, #0]
 8011412:	2500      	movs	r5, #0
 8011414:	e7f8      	b.n	8011408 <_calloc_r+0x16>
 8011416:	4621      	mov	r1, r4
 8011418:	f7fc fbce 	bl	800dbb8 <memset>
 801141c:	e7f4      	b.n	8011408 <_calloc_r+0x16>
	...

08011420 <_free_r>:
 8011420:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011422:	2900      	cmp	r1, #0
 8011424:	d044      	beq.n	80114b0 <_free_r+0x90>
 8011426:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801142a:	9001      	str	r0, [sp, #4]
 801142c:	2b00      	cmp	r3, #0
 801142e:	f1a1 0404 	sub.w	r4, r1, #4
 8011432:	bfb8      	it	lt
 8011434:	18e4      	addlt	r4, r4, r3
 8011436:	f000 fab3 	bl	80119a0 <__malloc_lock>
 801143a:	4a1e      	ldr	r2, [pc, #120]	; (80114b4 <_free_r+0x94>)
 801143c:	9801      	ldr	r0, [sp, #4]
 801143e:	6813      	ldr	r3, [r2, #0]
 8011440:	b933      	cbnz	r3, 8011450 <_free_r+0x30>
 8011442:	6063      	str	r3, [r4, #4]
 8011444:	6014      	str	r4, [r2, #0]
 8011446:	b003      	add	sp, #12
 8011448:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801144c:	f000 baae 	b.w	80119ac <__malloc_unlock>
 8011450:	42a3      	cmp	r3, r4
 8011452:	d908      	bls.n	8011466 <_free_r+0x46>
 8011454:	6825      	ldr	r5, [r4, #0]
 8011456:	1961      	adds	r1, r4, r5
 8011458:	428b      	cmp	r3, r1
 801145a:	bf01      	itttt	eq
 801145c:	6819      	ldreq	r1, [r3, #0]
 801145e:	685b      	ldreq	r3, [r3, #4]
 8011460:	1949      	addeq	r1, r1, r5
 8011462:	6021      	streq	r1, [r4, #0]
 8011464:	e7ed      	b.n	8011442 <_free_r+0x22>
 8011466:	461a      	mov	r2, r3
 8011468:	685b      	ldr	r3, [r3, #4]
 801146a:	b10b      	cbz	r3, 8011470 <_free_r+0x50>
 801146c:	42a3      	cmp	r3, r4
 801146e:	d9fa      	bls.n	8011466 <_free_r+0x46>
 8011470:	6811      	ldr	r1, [r2, #0]
 8011472:	1855      	adds	r5, r2, r1
 8011474:	42a5      	cmp	r5, r4
 8011476:	d10b      	bne.n	8011490 <_free_r+0x70>
 8011478:	6824      	ldr	r4, [r4, #0]
 801147a:	4421      	add	r1, r4
 801147c:	1854      	adds	r4, r2, r1
 801147e:	42a3      	cmp	r3, r4
 8011480:	6011      	str	r1, [r2, #0]
 8011482:	d1e0      	bne.n	8011446 <_free_r+0x26>
 8011484:	681c      	ldr	r4, [r3, #0]
 8011486:	685b      	ldr	r3, [r3, #4]
 8011488:	6053      	str	r3, [r2, #4]
 801148a:	4421      	add	r1, r4
 801148c:	6011      	str	r1, [r2, #0]
 801148e:	e7da      	b.n	8011446 <_free_r+0x26>
 8011490:	d902      	bls.n	8011498 <_free_r+0x78>
 8011492:	230c      	movs	r3, #12
 8011494:	6003      	str	r3, [r0, #0]
 8011496:	e7d6      	b.n	8011446 <_free_r+0x26>
 8011498:	6825      	ldr	r5, [r4, #0]
 801149a:	1961      	adds	r1, r4, r5
 801149c:	428b      	cmp	r3, r1
 801149e:	bf04      	itt	eq
 80114a0:	6819      	ldreq	r1, [r3, #0]
 80114a2:	685b      	ldreq	r3, [r3, #4]
 80114a4:	6063      	str	r3, [r4, #4]
 80114a6:	bf04      	itt	eq
 80114a8:	1949      	addeq	r1, r1, r5
 80114aa:	6021      	streq	r1, [r4, #0]
 80114ac:	6054      	str	r4, [r2, #4]
 80114ae:	e7ca      	b.n	8011446 <_free_r+0x26>
 80114b0:	b003      	add	sp, #12
 80114b2:	bd30      	pop	{r4, r5, pc}
 80114b4:	200059a4 	.word	0x200059a4

080114b8 <sbrk_aligned>:
 80114b8:	b570      	push	{r4, r5, r6, lr}
 80114ba:	4e0e      	ldr	r6, [pc, #56]	; (80114f4 <sbrk_aligned+0x3c>)
 80114bc:	460c      	mov	r4, r1
 80114be:	6831      	ldr	r1, [r6, #0]
 80114c0:	4605      	mov	r5, r0
 80114c2:	b911      	cbnz	r1, 80114ca <sbrk_aligned+0x12>
 80114c4:	f000 f9f0 	bl	80118a8 <_sbrk_r>
 80114c8:	6030      	str	r0, [r6, #0]
 80114ca:	4621      	mov	r1, r4
 80114cc:	4628      	mov	r0, r5
 80114ce:	f000 f9eb 	bl	80118a8 <_sbrk_r>
 80114d2:	1c43      	adds	r3, r0, #1
 80114d4:	d00a      	beq.n	80114ec <sbrk_aligned+0x34>
 80114d6:	1cc4      	adds	r4, r0, #3
 80114d8:	f024 0403 	bic.w	r4, r4, #3
 80114dc:	42a0      	cmp	r0, r4
 80114de:	d007      	beq.n	80114f0 <sbrk_aligned+0x38>
 80114e0:	1a21      	subs	r1, r4, r0
 80114e2:	4628      	mov	r0, r5
 80114e4:	f000 f9e0 	bl	80118a8 <_sbrk_r>
 80114e8:	3001      	adds	r0, #1
 80114ea:	d101      	bne.n	80114f0 <sbrk_aligned+0x38>
 80114ec:	f04f 34ff 	mov.w	r4, #4294967295
 80114f0:	4620      	mov	r0, r4
 80114f2:	bd70      	pop	{r4, r5, r6, pc}
 80114f4:	200059a8 	.word	0x200059a8

080114f8 <_malloc_r>:
 80114f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114fc:	1ccd      	adds	r5, r1, #3
 80114fe:	f025 0503 	bic.w	r5, r5, #3
 8011502:	3508      	adds	r5, #8
 8011504:	2d0c      	cmp	r5, #12
 8011506:	bf38      	it	cc
 8011508:	250c      	movcc	r5, #12
 801150a:	2d00      	cmp	r5, #0
 801150c:	4607      	mov	r7, r0
 801150e:	db01      	blt.n	8011514 <_malloc_r+0x1c>
 8011510:	42a9      	cmp	r1, r5
 8011512:	d905      	bls.n	8011520 <_malloc_r+0x28>
 8011514:	230c      	movs	r3, #12
 8011516:	603b      	str	r3, [r7, #0]
 8011518:	2600      	movs	r6, #0
 801151a:	4630      	mov	r0, r6
 801151c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011520:	4e2e      	ldr	r6, [pc, #184]	; (80115dc <_malloc_r+0xe4>)
 8011522:	f000 fa3d 	bl	80119a0 <__malloc_lock>
 8011526:	6833      	ldr	r3, [r6, #0]
 8011528:	461c      	mov	r4, r3
 801152a:	bb34      	cbnz	r4, 801157a <_malloc_r+0x82>
 801152c:	4629      	mov	r1, r5
 801152e:	4638      	mov	r0, r7
 8011530:	f7ff ffc2 	bl	80114b8 <sbrk_aligned>
 8011534:	1c43      	adds	r3, r0, #1
 8011536:	4604      	mov	r4, r0
 8011538:	d14d      	bne.n	80115d6 <_malloc_r+0xde>
 801153a:	6834      	ldr	r4, [r6, #0]
 801153c:	4626      	mov	r6, r4
 801153e:	2e00      	cmp	r6, #0
 8011540:	d140      	bne.n	80115c4 <_malloc_r+0xcc>
 8011542:	6823      	ldr	r3, [r4, #0]
 8011544:	4631      	mov	r1, r6
 8011546:	4638      	mov	r0, r7
 8011548:	eb04 0803 	add.w	r8, r4, r3
 801154c:	f000 f9ac 	bl	80118a8 <_sbrk_r>
 8011550:	4580      	cmp	r8, r0
 8011552:	d13a      	bne.n	80115ca <_malloc_r+0xd2>
 8011554:	6821      	ldr	r1, [r4, #0]
 8011556:	3503      	adds	r5, #3
 8011558:	1a6d      	subs	r5, r5, r1
 801155a:	f025 0503 	bic.w	r5, r5, #3
 801155e:	3508      	adds	r5, #8
 8011560:	2d0c      	cmp	r5, #12
 8011562:	bf38      	it	cc
 8011564:	250c      	movcc	r5, #12
 8011566:	4629      	mov	r1, r5
 8011568:	4638      	mov	r0, r7
 801156a:	f7ff ffa5 	bl	80114b8 <sbrk_aligned>
 801156e:	3001      	adds	r0, #1
 8011570:	d02b      	beq.n	80115ca <_malloc_r+0xd2>
 8011572:	6823      	ldr	r3, [r4, #0]
 8011574:	442b      	add	r3, r5
 8011576:	6023      	str	r3, [r4, #0]
 8011578:	e00e      	b.n	8011598 <_malloc_r+0xa0>
 801157a:	6822      	ldr	r2, [r4, #0]
 801157c:	1b52      	subs	r2, r2, r5
 801157e:	d41e      	bmi.n	80115be <_malloc_r+0xc6>
 8011580:	2a0b      	cmp	r2, #11
 8011582:	d916      	bls.n	80115b2 <_malloc_r+0xba>
 8011584:	1961      	adds	r1, r4, r5
 8011586:	42a3      	cmp	r3, r4
 8011588:	6025      	str	r5, [r4, #0]
 801158a:	bf18      	it	ne
 801158c:	6059      	strne	r1, [r3, #4]
 801158e:	6863      	ldr	r3, [r4, #4]
 8011590:	bf08      	it	eq
 8011592:	6031      	streq	r1, [r6, #0]
 8011594:	5162      	str	r2, [r4, r5]
 8011596:	604b      	str	r3, [r1, #4]
 8011598:	4638      	mov	r0, r7
 801159a:	f104 060b 	add.w	r6, r4, #11
 801159e:	f000 fa05 	bl	80119ac <__malloc_unlock>
 80115a2:	f026 0607 	bic.w	r6, r6, #7
 80115a6:	1d23      	adds	r3, r4, #4
 80115a8:	1af2      	subs	r2, r6, r3
 80115aa:	d0b6      	beq.n	801151a <_malloc_r+0x22>
 80115ac:	1b9b      	subs	r3, r3, r6
 80115ae:	50a3      	str	r3, [r4, r2]
 80115b0:	e7b3      	b.n	801151a <_malloc_r+0x22>
 80115b2:	6862      	ldr	r2, [r4, #4]
 80115b4:	42a3      	cmp	r3, r4
 80115b6:	bf0c      	ite	eq
 80115b8:	6032      	streq	r2, [r6, #0]
 80115ba:	605a      	strne	r2, [r3, #4]
 80115bc:	e7ec      	b.n	8011598 <_malloc_r+0xa0>
 80115be:	4623      	mov	r3, r4
 80115c0:	6864      	ldr	r4, [r4, #4]
 80115c2:	e7b2      	b.n	801152a <_malloc_r+0x32>
 80115c4:	4634      	mov	r4, r6
 80115c6:	6876      	ldr	r6, [r6, #4]
 80115c8:	e7b9      	b.n	801153e <_malloc_r+0x46>
 80115ca:	230c      	movs	r3, #12
 80115cc:	603b      	str	r3, [r7, #0]
 80115ce:	4638      	mov	r0, r7
 80115d0:	f000 f9ec 	bl	80119ac <__malloc_unlock>
 80115d4:	e7a1      	b.n	801151a <_malloc_r+0x22>
 80115d6:	6025      	str	r5, [r4, #0]
 80115d8:	e7de      	b.n	8011598 <_malloc_r+0xa0>
 80115da:	bf00      	nop
 80115dc:	200059a4 	.word	0x200059a4

080115e0 <__ssputs_r>:
 80115e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115e4:	688e      	ldr	r6, [r1, #8]
 80115e6:	429e      	cmp	r6, r3
 80115e8:	4682      	mov	sl, r0
 80115ea:	460c      	mov	r4, r1
 80115ec:	4690      	mov	r8, r2
 80115ee:	461f      	mov	r7, r3
 80115f0:	d838      	bhi.n	8011664 <__ssputs_r+0x84>
 80115f2:	898a      	ldrh	r2, [r1, #12]
 80115f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80115f8:	d032      	beq.n	8011660 <__ssputs_r+0x80>
 80115fa:	6825      	ldr	r5, [r4, #0]
 80115fc:	6909      	ldr	r1, [r1, #16]
 80115fe:	eba5 0901 	sub.w	r9, r5, r1
 8011602:	6965      	ldr	r5, [r4, #20]
 8011604:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011608:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801160c:	3301      	adds	r3, #1
 801160e:	444b      	add	r3, r9
 8011610:	106d      	asrs	r5, r5, #1
 8011612:	429d      	cmp	r5, r3
 8011614:	bf38      	it	cc
 8011616:	461d      	movcc	r5, r3
 8011618:	0553      	lsls	r3, r2, #21
 801161a:	d531      	bpl.n	8011680 <__ssputs_r+0xa0>
 801161c:	4629      	mov	r1, r5
 801161e:	f7ff ff6b 	bl	80114f8 <_malloc_r>
 8011622:	4606      	mov	r6, r0
 8011624:	b950      	cbnz	r0, 801163c <__ssputs_r+0x5c>
 8011626:	230c      	movs	r3, #12
 8011628:	f8ca 3000 	str.w	r3, [sl]
 801162c:	89a3      	ldrh	r3, [r4, #12]
 801162e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011632:	81a3      	strh	r3, [r4, #12]
 8011634:	f04f 30ff 	mov.w	r0, #4294967295
 8011638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801163c:	6921      	ldr	r1, [r4, #16]
 801163e:	464a      	mov	r2, r9
 8011640:	f7fc faac 	bl	800db9c <memcpy>
 8011644:	89a3      	ldrh	r3, [r4, #12]
 8011646:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801164a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801164e:	81a3      	strh	r3, [r4, #12]
 8011650:	6126      	str	r6, [r4, #16]
 8011652:	6165      	str	r5, [r4, #20]
 8011654:	444e      	add	r6, r9
 8011656:	eba5 0509 	sub.w	r5, r5, r9
 801165a:	6026      	str	r6, [r4, #0]
 801165c:	60a5      	str	r5, [r4, #8]
 801165e:	463e      	mov	r6, r7
 8011660:	42be      	cmp	r6, r7
 8011662:	d900      	bls.n	8011666 <__ssputs_r+0x86>
 8011664:	463e      	mov	r6, r7
 8011666:	6820      	ldr	r0, [r4, #0]
 8011668:	4632      	mov	r2, r6
 801166a:	4641      	mov	r1, r8
 801166c:	f000 f97e 	bl	801196c <memmove>
 8011670:	68a3      	ldr	r3, [r4, #8]
 8011672:	1b9b      	subs	r3, r3, r6
 8011674:	60a3      	str	r3, [r4, #8]
 8011676:	6823      	ldr	r3, [r4, #0]
 8011678:	4433      	add	r3, r6
 801167a:	6023      	str	r3, [r4, #0]
 801167c:	2000      	movs	r0, #0
 801167e:	e7db      	b.n	8011638 <__ssputs_r+0x58>
 8011680:	462a      	mov	r2, r5
 8011682:	f000 f999 	bl	80119b8 <_realloc_r>
 8011686:	4606      	mov	r6, r0
 8011688:	2800      	cmp	r0, #0
 801168a:	d1e1      	bne.n	8011650 <__ssputs_r+0x70>
 801168c:	6921      	ldr	r1, [r4, #16]
 801168e:	4650      	mov	r0, sl
 8011690:	f7ff fec6 	bl	8011420 <_free_r>
 8011694:	e7c7      	b.n	8011626 <__ssputs_r+0x46>
	...

08011698 <_svfiprintf_r>:
 8011698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801169c:	4698      	mov	r8, r3
 801169e:	898b      	ldrh	r3, [r1, #12]
 80116a0:	061b      	lsls	r3, r3, #24
 80116a2:	b09d      	sub	sp, #116	; 0x74
 80116a4:	4607      	mov	r7, r0
 80116a6:	460d      	mov	r5, r1
 80116a8:	4614      	mov	r4, r2
 80116aa:	d50e      	bpl.n	80116ca <_svfiprintf_r+0x32>
 80116ac:	690b      	ldr	r3, [r1, #16]
 80116ae:	b963      	cbnz	r3, 80116ca <_svfiprintf_r+0x32>
 80116b0:	2140      	movs	r1, #64	; 0x40
 80116b2:	f7ff ff21 	bl	80114f8 <_malloc_r>
 80116b6:	6028      	str	r0, [r5, #0]
 80116b8:	6128      	str	r0, [r5, #16]
 80116ba:	b920      	cbnz	r0, 80116c6 <_svfiprintf_r+0x2e>
 80116bc:	230c      	movs	r3, #12
 80116be:	603b      	str	r3, [r7, #0]
 80116c0:	f04f 30ff 	mov.w	r0, #4294967295
 80116c4:	e0d1      	b.n	801186a <_svfiprintf_r+0x1d2>
 80116c6:	2340      	movs	r3, #64	; 0x40
 80116c8:	616b      	str	r3, [r5, #20]
 80116ca:	2300      	movs	r3, #0
 80116cc:	9309      	str	r3, [sp, #36]	; 0x24
 80116ce:	2320      	movs	r3, #32
 80116d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80116d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80116d8:	2330      	movs	r3, #48	; 0x30
 80116da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011884 <_svfiprintf_r+0x1ec>
 80116de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80116e2:	f04f 0901 	mov.w	r9, #1
 80116e6:	4623      	mov	r3, r4
 80116e8:	469a      	mov	sl, r3
 80116ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80116ee:	b10a      	cbz	r2, 80116f4 <_svfiprintf_r+0x5c>
 80116f0:	2a25      	cmp	r2, #37	; 0x25
 80116f2:	d1f9      	bne.n	80116e8 <_svfiprintf_r+0x50>
 80116f4:	ebba 0b04 	subs.w	fp, sl, r4
 80116f8:	d00b      	beq.n	8011712 <_svfiprintf_r+0x7a>
 80116fa:	465b      	mov	r3, fp
 80116fc:	4622      	mov	r2, r4
 80116fe:	4629      	mov	r1, r5
 8011700:	4638      	mov	r0, r7
 8011702:	f7ff ff6d 	bl	80115e0 <__ssputs_r>
 8011706:	3001      	adds	r0, #1
 8011708:	f000 80aa 	beq.w	8011860 <_svfiprintf_r+0x1c8>
 801170c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801170e:	445a      	add	r2, fp
 8011710:	9209      	str	r2, [sp, #36]	; 0x24
 8011712:	f89a 3000 	ldrb.w	r3, [sl]
 8011716:	2b00      	cmp	r3, #0
 8011718:	f000 80a2 	beq.w	8011860 <_svfiprintf_r+0x1c8>
 801171c:	2300      	movs	r3, #0
 801171e:	f04f 32ff 	mov.w	r2, #4294967295
 8011722:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011726:	f10a 0a01 	add.w	sl, sl, #1
 801172a:	9304      	str	r3, [sp, #16]
 801172c:	9307      	str	r3, [sp, #28]
 801172e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011732:	931a      	str	r3, [sp, #104]	; 0x68
 8011734:	4654      	mov	r4, sl
 8011736:	2205      	movs	r2, #5
 8011738:	f814 1b01 	ldrb.w	r1, [r4], #1
 801173c:	4851      	ldr	r0, [pc, #324]	; (8011884 <_svfiprintf_r+0x1ec>)
 801173e:	f7ee fd4f 	bl	80001e0 <memchr>
 8011742:	9a04      	ldr	r2, [sp, #16]
 8011744:	b9d8      	cbnz	r0, 801177e <_svfiprintf_r+0xe6>
 8011746:	06d0      	lsls	r0, r2, #27
 8011748:	bf44      	itt	mi
 801174a:	2320      	movmi	r3, #32
 801174c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011750:	0711      	lsls	r1, r2, #28
 8011752:	bf44      	itt	mi
 8011754:	232b      	movmi	r3, #43	; 0x2b
 8011756:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801175a:	f89a 3000 	ldrb.w	r3, [sl]
 801175e:	2b2a      	cmp	r3, #42	; 0x2a
 8011760:	d015      	beq.n	801178e <_svfiprintf_r+0xf6>
 8011762:	9a07      	ldr	r2, [sp, #28]
 8011764:	4654      	mov	r4, sl
 8011766:	2000      	movs	r0, #0
 8011768:	f04f 0c0a 	mov.w	ip, #10
 801176c:	4621      	mov	r1, r4
 801176e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011772:	3b30      	subs	r3, #48	; 0x30
 8011774:	2b09      	cmp	r3, #9
 8011776:	d94e      	bls.n	8011816 <_svfiprintf_r+0x17e>
 8011778:	b1b0      	cbz	r0, 80117a8 <_svfiprintf_r+0x110>
 801177a:	9207      	str	r2, [sp, #28]
 801177c:	e014      	b.n	80117a8 <_svfiprintf_r+0x110>
 801177e:	eba0 0308 	sub.w	r3, r0, r8
 8011782:	fa09 f303 	lsl.w	r3, r9, r3
 8011786:	4313      	orrs	r3, r2
 8011788:	9304      	str	r3, [sp, #16]
 801178a:	46a2      	mov	sl, r4
 801178c:	e7d2      	b.n	8011734 <_svfiprintf_r+0x9c>
 801178e:	9b03      	ldr	r3, [sp, #12]
 8011790:	1d19      	adds	r1, r3, #4
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	9103      	str	r1, [sp, #12]
 8011796:	2b00      	cmp	r3, #0
 8011798:	bfbb      	ittet	lt
 801179a:	425b      	neglt	r3, r3
 801179c:	f042 0202 	orrlt.w	r2, r2, #2
 80117a0:	9307      	strge	r3, [sp, #28]
 80117a2:	9307      	strlt	r3, [sp, #28]
 80117a4:	bfb8      	it	lt
 80117a6:	9204      	strlt	r2, [sp, #16]
 80117a8:	7823      	ldrb	r3, [r4, #0]
 80117aa:	2b2e      	cmp	r3, #46	; 0x2e
 80117ac:	d10c      	bne.n	80117c8 <_svfiprintf_r+0x130>
 80117ae:	7863      	ldrb	r3, [r4, #1]
 80117b0:	2b2a      	cmp	r3, #42	; 0x2a
 80117b2:	d135      	bne.n	8011820 <_svfiprintf_r+0x188>
 80117b4:	9b03      	ldr	r3, [sp, #12]
 80117b6:	1d1a      	adds	r2, r3, #4
 80117b8:	681b      	ldr	r3, [r3, #0]
 80117ba:	9203      	str	r2, [sp, #12]
 80117bc:	2b00      	cmp	r3, #0
 80117be:	bfb8      	it	lt
 80117c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80117c4:	3402      	adds	r4, #2
 80117c6:	9305      	str	r3, [sp, #20]
 80117c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011894 <_svfiprintf_r+0x1fc>
 80117cc:	7821      	ldrb	r1, [r4, #0]
 80117ce:	2203      	movs	r2, #3
 80117d0:	4650      	mov	r0, sl
 80117d2:	f7ee fd05 	bl	80001e0 <memchr>
 80117d6:	b140      	cbz	r0, 80117ea <_svfiprintf_r+0x152>
 80117d8:	2340      	movs	r3, #64	; 0x40
 80117da:	eba0 000a 	sub.w	r0, r0, sl
 80117de:	fa03 f000 	lsl.w	r0, r3, r0
 80117e2:	9b04      	ldr	r3, [sp, #16]
 80117e4:	4303      	orrs	r3, r0
 80117e6:	3401      	adds	r4, #1
 80117e8:	9304      	str	r3, [sp, #16]
 80117ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80117ee:	4826      	ldr	r0, [pc, #152]	; (8011888 <_svfiprintf_r+0x1f0>)
 80117f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80117f4:	2206      	movs	r2, #6
 80117f6:	f7ee fcf3 	bl	80001e0 <memchr>
 80117fa:	2800      	cmp	r0, #0
 80117fc:	d038      	beq.n	8011870 <_svfiprintf_r+0x1d8>
 80117fe:	4b23      	ldr	r3, [pc, #140]	; (801188c <_svfiprintf_r+0x1f4>)
 8011800:	bb1b      	cbnz	r3, 801184a <_svfiprintf_r+0x1b2>
 8011802:	9b03      	ldr	r3, [sp, #12]
 8011804:	3307      	adds	r3, #7
 8011806:	f023 0307 	bic.w	r3, r3, #7
 801180a:	3308      	adds	r3, #8
 801180c:	9303      	str	r3, [sp, #12]
 801180e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011810:	4433      	add	r3, r6
 8011812:	9309      	str	r3, [sp, #36]	; 0x24
 8011814:	e767      	b.n	80116e6 <_svfiprintf_r+0x4e>
 8011816:	fb0c 3202 	mla	r2, ip, r2, r3
 801181a:	460c      	mov	r4, r1
 801181c:	2001      	movs	r0, #1
 801181e:	e7a5      	b.n	801176c <_svfiprintf_r+0xd4>
 8011820:	2300      	movs	r3, #0
 8011822:	3401      	adds	r4, #1
 8011824:	9305      	str	r3, [sp, #20]
 8011826:	4619      	mov	r1, r3
 8011828:	f04f 0c0a 	mov.w	ip, #10
 801182c:	4620      	mov	r0, r4
 801182e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011832:	3a30      	subs	r2, #48	; 0x30
 8011834:	2a09      	cmp	r2, #9
 8011836:	d903      	bls.n	8011840 <_svfiprintf_r+0x1a8>
 8011838:	2b00      	cmp	r3, #0
 801183a:	d0c5      	beq.n	80117c8 <_svfiprintf_r+0x130>
 801183c:	9105      	str	r1, [sp, #20]
 801183e:	e7c3      	b.n	80117c8 <_svfiprintf_r+0x130>
 8011840:	fb0c 2101 	mla	r1, ip, r1, r2
 8011844:	4604      	mov	r4, r0
 8011846:	2301      	movs	r3, #1
 8011848:	e7f0      	b.n	801182c <_svfiprintf_r+0x194>
 801184a:	ab03      	add	r3, sp, #12
 801184c:	9300      	str	r3, [sp, #0]
 801184e:	462a      	mov	r2, r5
 8011850:	4b0f      	ldr	r3, [pc, #60]	; (8011890 <_svfiprintf_r+0x1f8>)
 8011852:	a904      	add	r1, sp, #16
 8011854:	4638      	mov	r0, r7
 8011856:	f7fc fa57 	bl	800dd08 <_printf_float>
 801185a:	1c42      	adds	r2, r0, #1
 801185c:	4606      	mov	r6, r0
 801185e:	d1d6      	bne.n	801180e <_svfiprintf_r+0x176>
 8011860:	89ab      	ldrh	r3, [r5, #12]
 8011862:	065b      	lsls	r3, r3, #25
 8011864:	f53f af2c 	bmi.w	80116c0 <_svfiprintf_r+0x28>
 8011868:	9809      	ldr	r0, [sp, #36]	; 0x24
 801186a:	b01d      	add	sp, #116	; 0x74
 801186c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011870:	ab03      	add	r3, sp, #12
 8011872:	9300      	str	r3, [sp, #0]
 8011874:	462a      	mov	r2, r5
 8011876:	4b06      	ldr	r3, [pc, #24]	; (8011890 <_svfiprintf_r+0x1f8>)
 8011878:	a904      	add	r1, sp, #16
 801187a:	4638      	mov	r0, r7
 801187c:	f7fc fce8 	bl	800e250 <_printf_i>
 8011880:	e7eb      	b.n	801185a <_svfiprintf_r+0x1c2>
 8011882:	bf00      	nop
 8011884:	08013de4 	.word	0x08013de4
 8011888:	08013dee 	.word	0x08013dee
 801188c:	0800dd09 	.word	0x0800dd09
 8011890:	080115e1 	.word	0x080115e1
 8011894:	08013dea 	.word	0x08013dea

08011898 <nan>:
 8011898:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80118a0 <nan+0x8>
 801189c:	4770      	bx	lr
 801189e:	bf00      	nop
 80118a0:	00000000 	.word	0x00000000
 80118a4:	7ff80000 	.word	0x7ff80000

080118a8 <_sbrk_r>:
 80118a8:	b538      	push	{r3, r4, r5, lr}
 80118aa:	4d06      	ldr	r5, [pc, #24]	; (80118c4 <_sbrk_r+0x1c>)
 80118ac:	2300      	movs	r3, #0
 80118ae:	4604      	mov	r4, r0
 80118b0:	4608      	mov	r0, r1
 80118b2:	602b      	str	r3, [r5, #0]
 80118b4:	f7f0 f9a4 	bl	8001c00 <_sbrk>
 80118b8:	1c43      	adds	r3, r0, #1
 80118ba:	d102      	bne.n	80118c2 <_sbrk_r+0x1a>
 80118bc:	682b      	ldr	r3, [r5, #0]
 80118be:	b103      	cbz	r3, 80118c2 <_sbrk_r+0x1a>
 80118c0:	6023      	str	r3, [r4, #0]
 80118c2:	bd38      	pop	{r3, r4, r5, pc}
 80118c4:	200059ac 	.word	0x200059ac

080118c8 <strncmp>:
 80118c8:	b510      	push	{r4, lr}
 80118ca:	b17a      	cbz	r2, 80118ec <strncmp+0x24>
 80118cc:	4603      	mov	r3, r0
 80118ce:	3901      	subs	r1, #1
 80118d0:	1884      	adds	r4, r0, r2
 80118d2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80118d6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80118da:	4290      	cmp	r0, r2
 80118dc:	d101      	bne.n	80118e2 <strncmp+0x1a>
 80118de:	42a3      	cmp	r3, r4
 80118e0:	d101      	bne.n	80118e6 <strncmp+0x1e>
 80118e2:	1a80      	subs	r0, r0, r2
 80118e4:	bd10      	pop	{r4, pc}
 80118e6:	2800      	cmp	r0, #0
 80118e8:	d1f3      	bne.n	80118d2 <strncmp+0xa>
 80118ea:	e7fa      	b.n	80118e2 <strncmp+0x1a>
 80118ec:	4610      	mov	r0, r2
 80118ee:	e7f9      	b.n	80118e4 <strncmp+0x1c>

080118f0 <__ascii_wctomb>:
 80118f0:	b149      	cbz	r1, 8011906 <__ascii_wctomb+0x16>
 80118f2:	2aff      	cmp	r2, #255	; 0xff
 80118f4:	bf85      	ittet	hi
 80118f6:	238a      	movhi	r3, #138	; 0x8a
 80118f8:	6003      	strhi	r3, [r0, #0]
 80118fa:	700a      	strbls	r2, [r1, #0]
 80118fc:	f04f 30ff 	movhi.w	r0, #4294967295
 8011900:	bf98      	it	ls
 8011902:	2001      	movls	r0, #1
 8011904:	4770      	bx	lr
 8011906:	4608      	mov	r0, r1
 8011908:	4770      	bx	lr
	...

0801190c <__assert_func>:
 801190c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801190e:	4614      	mov	r4, r2
 8011910:	461a      	mov	r2, r3
 8011912:	4b09      	ldr	r3, [pc, #36]	; (8011938 <__assert_func+0x2c>)
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	4605      	mov	r5, r0
 8011918:	68d8      	ldr	r0, [r3, #12]
 801191a:	b14c      	cbz	r4, 8011930 <__assert_func+0x24>
 801191c:	4b07      	ldr	r3, [pc, #28]	; (801193c <__assert_func+0x30>)
 801191e:	9100      	str	r1, [sp, #0]
 8011920:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011924:	4906      	ldr	r1, [pc, #24]	; (8011940 <__assert_func+0x34>)
 8011926:	462b      	mov	r3, r5
 8011928:	f000 f80e 	bl	8011948 <fiprintf>
 801192c:	f000 fa8c 	bl	8011e48 <abort>
 8011930:	4b04      	ldr	r3, [pc, #16]	; (8011944 <__assert_func+0x38>)
 8011932:	461c      	mov	r4, r3
 8011934:	e7f3      	b.n	801191e <__assert_func+0x12>
 8011936:	bf00      	nop
 8011938:	20000010 	.word	0x20000010
 801193c:	08013df5 	.word	0x08013df5
 8011940:	08013e02 	.word	0x08013e02
 8011944:	08013e30 	.word	0x08013e30

08011948 <fiprintf>:
 8011948:	b40e      	push	{r1, r2, r3}
 801194a:	b503      	push	{r0, r1, lr}
 801194c:	4601      	mov	r1, r0
 801194e:	ab03      	add	r3, sp, #12
 8011950:	4805      	ldr	r0, [pc, #20]	; (8011968 <fiprintf+0x20>)
 8011952:	f853 2b04 	ldr.w	r2, [r3], #4
 8011956:	6800      	ldr	r0, [r0, #0]
 8011958:	9301      	str	r3, [sp, #4]
 801195a:	f000 f885 	bl	8011a68 <_vfiprintf_r>
 801195e:	b002      	add	sp, #8
 8011960:	f85d eb04 	ldr.w	lr, [sp], #4
 8011964:	b003      	add	sp, #12
 8011966:	4770      	bx	lr
 8011968:	20000010 	.word	0x20000010

0801196c <memmove>:
 801196c:	4288      	cmp	r0, r1
 801196e:	b510      	push	{r4, lr}
 8011970:	eb01 0402 	add.w	r4, r1, r2
 8011974:	d902      	bls.n	801197c <memmove+0x10>
 8011976:	4284      	cmp	r4, r0
 8011978:	4623      	mov	r3, r4
 801197a:	d807      	bhi.n	801198c <memmove+0x20>
 801197c:	1e43      	subs	r3, r0, #1
 801197e:	42a1      	cmp	r1, r4
 8011980:	d008      	beq.n	8011994 <memmove+0x28>
 8011982:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011986:	f803 2f01 	strb.w	r2, [r3, #1]!
 801198a:	e7f8      	b.n	801197e <memmove+0x12>
 801198c:	4402      	add	r2, r0
 801198e:	4601      	mov	r1, r0
 8011990:	428a      	cmp	r2, r1
 8011992:	d100      	bne.n	8011996 <memmove+0x2a>
 8011994:	bd10      	pop	{r4, pc}
 8011996:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801199a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801199e:	e7f7      	b.n	8011990 <memmove+0x24>

080119a0 <__malloc_lock>:
 80119a0:	4801      	ldr	r0, [pc, #4]	; (80119a8 <__malloc_lock+0x8>)
 80119a2:	f000 bc11 	b.w	80121c8 <__retarget_lock_acquire_recursive>
 80119a6:	bf00      	nop
 80119a8:	200059b0 	.word	0x200059b0

080119ac <__malloc_unlock>:
 80119ac:	4801      	ldr	r0, [pc, #4]	; (80119b4 <__malloc_unlock+0x8>)
 80119ae:	f000 bc0c 	b.w	80121ca <__retarget_lock_release_recursive>
 80119b2:	bf00      	nop
 80119b4:	200059b0 	.word	0x200059b0

080119b8 <_realloc_r>:
 80119b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119bc:	4680      	mov	r8, r0
 80119be:	4614      	mov	r4, r2
 80119c0:	460e      	mov	r6, r1
 80119c2:	b921      	cbnz	r1, 80119ce <_realloc_r+0x16>
 80119c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119c8:	4611      	mov	r1, r2
 80119ca:	f7ff bd95 	b.w	80114f8 <_malloc_r>
 80119ce:	b92a      	cbnz	r2, 80119dc <_realloc_r+0x24>
 80119d0:	f7ff fd26 	bl	8011420 <_free_r>
 80119d4:	4625      	mov	r5, r4
 80119d6:	4628      	mov	r0, r5
 80119d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119dc:	f000 fc5c 	bl	8012298 <_malloc_usable_size_r>
 80119e0:	4284      	cmp	r4, r0
 80119e2:	4607      	mov	r7, r0
 80119e4:	d802      	bhi.n	80119ec <_realloc_r+0x34>
 80119e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80119ea:	d812      	bhi.n	8011a12 <_realloc_r+0x5a>
 80119ec:	4621      	mov	r1, r4
 80119ee:	4640      	mov	r0, r8
 80119f0:	f7ff fd82 	bl	80114f8 <_malloc_r>
 80119f4:	4605      	mov	r5, r0
 80119f6:	2800      	cmp	r0, #0
 80119f8:	d0ed      	beq.n	80119d6 <_realloc_r+0x1e>
 80119fa:	42bc      	cmp	r4, r7
 80119fc:	4622      	mov	r2, r4
 80119fe:	4631      	mov	r1, r6
 8011a00:	bf28      	it	cs
 8011a02:	463a      	movcs	r2, r7
 8011a04:	f7fc f8ca 	bl	800db9c <memcpy>
 8011a08:	4631      	mov	r1, r6
 8011a0a:	4640      	mov	r0, r8
 8011a0c:	f7ff fd08 	bl	8011420 <_free_r>
 8011a10:	e7e1      	b.n	80119d6 <_realloc_r+0x1e>
 8011a12:	4635      	mov	r5, r6
 8011a14:	e7df      	b.n	80119d6 <_realloc_r+0x1e>

08011a16 <__sfputc_r>:
 8011a16:	6893      	ldr	r3, [r2, #8]
 8011a18:	3b01      	subs	r3, #1
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	b410      	push	{r4}
 8011a1e:	6093      	str	r3, [r2, #8]
 8011a20:	da08      	bge.n	8011a34 <__sfputc_r+0x1e>
 8011a22:	6994      	ldr	r4, [r2, #24]
 8011a24:	42a3      	cmp	r3, r4
 8011a26:	db01      	blt.n	8011a2c <__sfputc_r+0x16>
 8011a28:	290a      	cmp	r1, #10
 8011a2a:	d103      	bne.n	8011a34 <__sfputc_r+0x1e>
 8011a2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a30:	f000 b94a 	b.w	8011cc8 <__swbuf_r>
 8011a34:	6813      	ldr	r3, [r2, #0]
 8011a36:	1c58      	adds	r0, r3, #1
 8011a38:	6010      	str	r0, [r2, #0]
 8011a3a:	7019      	strb	r1, [r3, #0]
 8011a3c:	4608      	mov	r0, r1
 8011a3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a42:	4770      	bx	lr

08011a44 <__sfputs_r>:
 8011a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a46:	4606      	mov	r6, r0
 8011a48:	460f      	mov	r7, r1
 8011a4a:	4614      	mov	r4, r2
 8011a4c:	18d5      	adds	r5, r2, r3
 8011a4e:	42ac      	cmp	r4, r5
 8011a50:	d101      	bne.n	8011a56 <__sfputs_r+0x12>
 8011a52:	2000      	movs	r0, #0
 8011a54:	e007      	b.n	8011a66 <__sfputs_r+0x22>
 8011a56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a5a:	463a      	mov	r2, r7
 8011a5c:	4630      	mov	r0, r6
 8011a5e:	f7ff ffda 	bl	8011a16 <__sfputc_r>
 8011a62:	1c43      	adds	r3, r0, #1
 8011a64:	d1f3      	bne.n	8011a4e <__sfputs_r+0xa>
 8011a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011a68 <_vfiprintf_r>:
 8011a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a6c:	460d      	mov	r5, r1
 8011a6e:	b09d      	sub	sp, #116	; 0x74
 8011a70:	4614      	mov	r4, r2
 8011a72:	4698      	mov	r8, r3
 8011a74:	4606      	mov	r6, r0
 8011a76:	b118      	cbz	r0, 8011a80 <_vfiprintf_r+0x18>
 8011a78:	6983      	ldr	r3, [r0, #24]
 8011a7a:	b90b      	cbnz	r3, 8011a80 <_vfiprintf_r+0x18>
 8011a7c:	f000 fb06 	bl	801208c <__sinit>
 8011a80:	4b89      	ldr	r3, [pc, #548]	; (8011ca8 <_vfiprintf_r+0x240>)
 8011a82:	429d      	cmp	r5, r3
 8011a84:	d11b      	bne.n	8011abe <_vfiprintf_r+0x56>
 8011a86:	6875      	ldr	r5, [r6, #4]
 8011a88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011a8a:	07d9      	lsls	r1, r3, #31
 8011a8c:	d405      	bmi.n	8011a9a <_vfiprintf_r+0x32>
 8011a8e:	89ab      	ldrh	r3, [r5, #12]
 8011a90:	059a      	lsls	r2, r3, #22
 8011a92:	d402      	bmi.n	8011a9a <_vfiprintf_r+0x32>
 8011a94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011a96:	f000 fb97 	bl	80121c8 <__retarget_lock_acquire_recursive>
 8011a9a:	89ab      	ldrh	r3, [r5, #12]
 8011a9c:	071b      	lsls	r3, r3, #28
 8011a9e:	d501      	bpl.n	8011aa4 <_vfiprintf_r+0x3c>
 8011aa0:	692b      	ldr	r3, [r5, #16]
 8011aa2:	b9eb      	cbnz	r3, 8011ae0 <_vfiprintf_r+0x78>
 8011aa4:	4629      	mov	r1, r5
 8011aa6:	4630      	mov	r0, r6
 8011aa8:	f000 f960 	bl	8011d6c <__swsetup_r>
 8011aac:	b1c0      	cbz	r0, 8011ae0 <_vfiprintf_r+0x78>
 8011aae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ab0:	07dc      	lsls	r4, r3, #31
 8011ab2:	d50e      	bpl.n	8011ad2 <_vfiprintf_r+0x6a>
 8011ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8011ab8:	b01d      	add	sp, #116	; 0x74
 8011aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011abe:	4b7b      	ldr	r3, [pc, #492]	; (8011cac <_vfiprintf_r+0x244>)
 8011ac0:	429d      	cmp	r5, r3
 8011ac2:	d101      	bne.n	8011ac8 <_vfiprintf_r+0x60>
 8011ac4:	68b5      	ldr	r5, [r6, #8]
 8011ac6:	e7df      	b.n	8011a88 <_vfiprintf_r+0x20>
 8011ac8:	4b79      	ldr	r3, [pc, #484]	; (8011cb0 <_vfiprintf_r+0x248>)
 8011aca:	429d      	cmp	r5, r3
 8011acc:	bf08      	it	eq
 8011ace:	68f5      	ldreq	r5, [r6, #12]
 8011ad0:	e7da      	b.n	8011a88 <_vfiprintf_r+0x20>
 8011ad2:	89ab      	ldrh	r3, [r5, #12]
 8011ad4:	0598      	lsls	r0, r3, #22
 8011ad6:	d4ed      	bmi.n	8011ab4 <_vfiprintf_r+0x4c>
 8011ad8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011ada:	f000 fb76 	bl	80121ca <__retarget_lock_release_recursive>
 8011ade:	e7e9      	b.n	8011ab4 <_vfiprintf_r+0x4c>
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	9309      	str	r3, [sp, #36]	; 0x24
 8011ae4:	2320      	movs	r3, #32
 8011ae6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011aea:	f8cd 800c 	str.w	r8, [sp, #12]
 8011aee:	2330      	movs	r3, #48	; 0x30
 8011af0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011cb4 <_vfiprintf_r+0x24c>
 8011af4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011af8:	f04f 0901 	mov.w	r9, #1
 8011afc:	4623      	mov	r3, r4
 8011afe:	469a      	mov	sl, r3
 8011b00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b04:	b10a      	cbz	r2, 8011b0a <_vfiprintf_r+0xa2>
 8011b06:	2a25      	cmp	r2, #37	; 0x25
 8011b08:	d1f9      	bne.n	8011afe <_vfiprintf_r+0x96>
 8011b0a:	ebba 0b04 	subs.w	fp, sl, r4
 8011b0e:	d00b      	beq.n	8011b28 <_vfiprintf_r+0xc0>
 8011b10:	465b      	mov	r3, fp
 8011b12:	4622      	mov	r2, r4
 8011b14:	4629      	mov	r1, r5
 8011b16:	4630      	mov	r0, r6
 8011b18:	f7ff ff94 	bl	8011a44 <__sfputs_r>
 8011b1c:	3001      	adds	r0, #1
 8011b1e:	f000 80aa 	beq.w	8011c76 <_vfiprintf_r+0x20e>
 8011b22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011b24:	445a      	add	r2, fp
 8011b26:	9209      	str	r2, [sp, #36]	; 0x24
 8011b28:	f89a 3000 	ldrb.w	r3, [sl]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	f000 80a2 	beq.w	8011c76 <_vfiprintf_r+0x20e>
 8011b32:	2300      	movs	r3, #0
 8011b34:	f04f 32ff 	mov.w	r2, #4294967295
 8011b38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b3c:	f10a 0a01 	add.w	sl, sl, #1
 8011b40:	9304      	str	r3, [sp, #16]
 8011b42:	9307      	str	r3, [sp, #28]
 8011b44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011b48:	931a      	str	r3, [sp, #104]	; 0x68
 8011b4a:	4654      	mov	r4, sl
 8011b4c:	2205      	movs	r2, #5
 8011b4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b52:	4858      	ldr	r0, [pc, #352]	; (8011cb4 <_vfiprintf_r+0x24c>)
 8011b54:	f7ee fb44 	bl	80001e0 <memchr>
 8011b58:	9a04      	ldr	r2, [sp, #16]
 8011b5a:	b9d8      	cbnz	r0, 8011b94 <_vfiprintf_r+0x12c>
 8011b5c:	06d1      	lsls	r1, r2, #27
 8011b5e:	bf44      	itt	mi
 8011b60:	2320      	movmi	r3, #32
 8011b62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011b66:	0713      	lsls	r3, r2, #28
 8011b68:	bf44      	itt	mi
 8011b6a:	232b      	movmi	r3, #43	; 0x2b
 8011b6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011b70:	f89a 3000 	ldrb.w	r3, [sl]
 8011b74:	2b2a      	cmp	r3, #42	; 0x2a
 8011b76:	d015      	beq.n	8011ba4 <_vfiprintf_r+0x13c>
 8011b78:	9a07      	ldr	r2, [sp, #28]
 8011b7a:	4654      	mov	r4, sl
 8011b7c:	2000      	movs	r0, #0
 8011b7e:	f04f 0c0a 	mov.w	ip, #10
 8011b82:	4621      	mov	r1, r4
 8011b84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b88:	3b30      	subs	r3, #48	; 0x30
 8011b8a:	2b09      	cmp	r3, #9
 8011b8c:	d94e      	bls.n	8011c2c <_vfiprintf_r+0x1c4>
 8011b8e:	b1b0      	cbz	r0, 8011bbe <_vfiprintf_r+0x156>
 8011b90:	9207      	str	r2, [sp, #28]
 8011b92:	e014      	b.n	8011bbe <_vfiprintf_r+0x156>
 8011b94:	eba0 0308 	sub.w	r3, r0, r8
 8011b98:	fa09 f303 	lsl.w	r3, r9, r3
 8011b9c:	4313      	orrs	r3, r2
 8011b9e:	9304      	str	r3, [sp, #16]
 8011ba0:	46a2      	mov	sl, r4
 8011ba2:	e7d2      	b.n	8011b4a <_vfiprintf_r+0xe2>
 8011ba4:	9b03      	ldr	r3, [sp, #12]
 8011ba6:	1d19      	adds	r1, r3, #4
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	9103      	str	r1, [sp, #12]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	bfbb      	ittet	lt
 8011bb0:	425b      	neglt	r3, r3
 8011bb2:	f042 0202 	orrlt.w	r2, r2, #2
 8011bb6:	9307      	strge	r3, [sp, #28]
 8011bb8:	9307      	strlt	r3, [sp, #28]
 8011bba:	bfb8      	it	lt
 8011bbc:	9204      	strlt	r2, [sp, #16]
 8011bbe:	7823      	ldrb	r3, [r4, #0]
 8011bc0:	2b2e      	cmp	r3, #46	; 0x2e
 8011bc2:	d10c      	bne.n	8011bde <_vfiprintf_r+0x176>
 8011bc4:	7863      	ldrb	r3, [r4, #1]
 8011bc6:	2b2a      	cmp	r3, #42	; 0x2a
 8011bc8:	d135      	bne.n	8011c36 <_vfiprintf_r+0x1ce>
 8011bca:	9b03      	ldr	r3, [sp, #12]
 8011bcc:	1d1a      	adds	r2, r3, #4
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	9203      	str	r2, [sp, #12]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	bfb8      	it	lt
 8011bd6:	f04f 33ff 	movlt.w	r3, #4294967295
 8011bda:	3402      	adds	r4, #2
 8011bdc:	9305      	str	r3, [sp, #20]
 8011bde:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011cc4 <_vfiprintf_r+0x25c>
 8011be2:	7821      	ldrb	r1, [r4, #0]
 8011be4:	2203      	movs	r2, #3
 8011be6:	4650      	mov	r0, sl
 8011be8:	f7ee fafa 	bl	80001e0 <memchr>
 8011bec:	b140      	cbz	r0, 8011c00 <_vfiprintf_r+0x198>
 8011bee:	2340      	movs	r3, #64	; 0x40
 8011bf0:	eba0 000a 	sub.w	r0, r0, sl
 8011bf4:	fa03 f000 	lsl.w	r0, r3, r0
 8011bf8:	9b04      	ldr	r3, [sp, #16]
 8011bfa:	4303      	orrs	r3, r0
 8011bfc:	3401      	adds	r4, #1
 8011bfe:	9304      	str	r3, [sp, #16]
 8011c00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c04:	482c      	ldr	r0, [pc, #176]	; (8011cb8 <_vfiprintf_r+0x250>)
 8011c06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011c0a:	2206      	movs	r2, #6
 8011c0c:	f7ee fae8 	bl	80001e0 <memchr>
 8011c10:	2800      	cmp	r0, #0
 8011c12:	d03f      	beq.n	8011c94 <_vfiprintf_r+0x22c>
 8011c14:	4b29      	ldr	r3, [pc, #164]	; (8011cbc <_vfiprintf_r+0x254>)
 8011c16:	bb1b      	cbnz	r3, 8011c60 <_vfiprintf_r+0x1f8>
 8011c18:	9b03      	ldr	r3, [sp, #12]
 8011c1a:	3307      	adds	r3, #7
 8011c1c:	f023 0307 	bic.w	r3, r3, #7
 8011c20:	3308      	adds	r3, #8
 8011c22:	9303      	str	r3, [sp, #12]
 8011c24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c26:	443b      	add	r3, r7
 8011c28:	9309      	str	r3, [sp, #36]	; 0x24
 8011c2a:	e767      	b.n	8011afc <_vfiprintf_r+0x94>
 8011c2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011c30:	460c      	mov	r4, r1
 8011c32:	2001      	movs	r0, #1
 8011c34:	e7a5      	b.n	8011b82 <_vfiprintf_r+0x11a>
 8011c36:	2300      	movs	r3, #0
 8011c38:	3401      	adds	r4, #1
 8011c3a:	9305      	str	r3, [sp, #20]
 8011c3c:	4619      	mov	r1, r3
 8011c3e:	f04f 0c0a 	mov.w	ip, #10
 8011c42:	4620      	mov	r0, r4
 8011c44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c48:	3a30      	subs	r2, #48	; 0x30
 8011c4a:	2a09      	cmp	r2, #9
 8011c4c:	d903      	bls.n	8011c56 <_vfiprintf_r+0x1ee>
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d0c5      	beq.n	8011bde <_vfiprintf_r+0x176>
 8011c52:	9105      	str	r1, [sp, #20]
 8011c54:	e7c3      	b.n	8011bde <_vfiprintf_r+0x176>
 8011c56:	fb0c 2101 	mla	r1, ip, r1, r2
 8011c5a:	4604      	mov	r4, r0
 8011c5c:	2301      	movs	r3, #1
 8011c5e:	e7f0      	b.n	8011c42 <_vfiprintf_r+0x1da>
 8011c60:	ab03      	add	r3, sp, #12
 8011c62:	9300      	str	r3, [sp, #0]
 8011c64:	462a      	mov	r2, r5
 8011c66:	4b16      	ldr	r3, [pc, #88]	; (8011cc0 <_vfiprintf_r+0x258>)
 8011c68:	a904      	add	r1, sp, #16
 8011c6a:	4630      	mov	r0, r6
 8011c6c:	f7fc f84c 	bl	800dd08 <_printf_float>
 8011c70:	4607      	mov	r7, r0
 8011c72:	1c78      	adds	r0, r7, #1
 8011c74:	d1d6      	bne.n	8011c24 <_vfiprintf_r+0x1bc>
 8011c76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011c78:	07d9      	lsls	r1, r3, #31
 8011c7a:	d405      	bmi.n	8011c88 <_vfiprintf_r+0x220>
 8011c7c:	89ab      	ldrh	r3, [r5, #12]
 8011c7e:	059a      	lsls	r2, r3, #22
 8011c80:	d402      	bmi.n	8011c88 <_vfiprintf_r+0x220>
 8011c82:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011c84:	f000 faa1 	bl	80121ca <__retarget_lock_release_recursive>
 8011c88:	89ab      	ldrh	r3, [r5, #12]
 8011c8a:	065b      	lsls	r3, r3, #25
 8011c8c:	f53f af12 	bmi.w	8011ab4 <_vfiprintf_r+0x4c>
 8011c90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011c92:	e711      	b.n	8011ab8 <_vfiprintf_r+0x50>
 8011c94:	ab03      	add	r3, sp, #12
 8011c96:	9300      	str	r3, [sp, #0]
 8011c98:	462a      	mov	r2, r5
 8011c9a:	4b09      	ldr	r3, [pc, #36]	; (8011cc0 <_vfiprintf_r+0x258>)
 8011c9c:	a904      	add	r1, sp, #16
 8011c9e:	4630      	mov	r0, r6
 8011ca0:	f7fc fad6 	bl	800e250 <_printf_i>
 8011ca4:	e7e4      	b.n	8011c70 <_vfiprintf_r+0x208>
 8011ca6:	bf00      	nop
 8011ca8:	08013e54 	.word	0x08013e54
 8011cac:	08013e74 	.word	0x08013e74
 8011cb0:	08013e34 	.word	0x08013e34
 8011cb4:	08013de4 	.word	0x08013de4
 8011cb8:	08013dee 	.word	0x08013dee
 8011cbc:	0800dd09 	.word	0x0800dd09
 8011cc0:	08011a45 	.word	0x08011a45
 8011cc4:	08013dea 	.word	0x08013dea

08011cc8 <__swbuf_r>:
 8011cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cca:	460e      	mov	r6, r1
 8011ccc:	4614      	mov	r4, r2
 8011cce:	4605      	mov	r5, r0
 8011cd0:	b118      	cbz	r0, 8011cda <__swbuf_r+0x12>
 8011cd2:	6983      	ldr	r3, [r0, #24]
 8011cd4:	b90b      	cbnz	r3, 8011cda <__swbuf_r+0x12>
 8011cd6:	f000 f9d9 	bl	801208c <__sinit>
 8011cda:	4b21      	ldr	r3, [pc, #132]	; (8011d60 <__swbuf_r+0x98>)
 8011cdc:	429c      	cmp	r4, r3
 8011cde:	d12b      	bne.n	8011d38 <__swbuf_r+0x70>
 8011ce0:	686c      	ldr	r4, [r5, #4]
 8011ce2:	69a3      	ldr	r3, [r4, #24]
 8011ce4:	60a3      	str	r3, [r4, #8]
 8011ce6:	89a3      	ldrh	r3, [r4, #12]
 8011ce8:	071a      	lsls	r2, r3, #28
 8011cea:	d52f      	bpl.n	8011d4c <__swbuf_r+0x84>
 8011cec:	6923      	ldr	r3, [r4, #16]
 8011cee:	b36b      	cbz	r3, 8011d4c <__swbuf_r+0x84>
 8011cf0:	6923      	ldr	r3, [r4, #16]
 8011cf2:	6820      	ldr	r0, [r4, #0]
 8011cf4:	1ac0      	subs	r0, r0, r3
 8011cf6:	6963      	ldr	r3, [r4, #20]
 8011cf8:	b2f6      	uxtb	r6, r6
 8011cfa:	4283      	cmp	r3, r0
 8011cfc:	4637      	mov	r7, r6
 8011cfe:	dc04      	bgt.n	8011d0a <__swbuf_r+0x42>
 8011d00:	4621      	mov	r1, r4
 8011d02:	4628      	mov	r0, r5
 8011d04:	f000 f92e 	bl	8011f64 <_fflush_r>
 8011d08:	bb30      	cbnz	r0, 8011d58 <__swbuf_r+0x90>
 8011d0a:	68a3      	ldr	r3, [r4, #8]
 8011d0c:	3b01      	subs	r3, #1
 8011d0e:	60a3      	str	r3, [r4, #8]
 8011d10:	6823      	ldr	r3, [r4, #0]
 8011d12:	1c5a      	adds	r2, r3, #1
 8011d14:	6022      	str	r2, [r4, #0]
 8011d16:	701e      	strb	r6, [r3, #0]
 8011d18:	6963      	ldr	r3, [r4, #20]
 8011d1a:	3001      	adds	r0, #1
 8011d1c:	4283      	cmp	r3, r0
 8011d1e:	d004      	beq.n	8011d2a <__swbuf_r+0x62>
 8011d20:	89a3      	ldrh	r3, [r4, #12]
 8011d22:	07db      	lsls	r3, r3, #31
 8011d24:	d506      	bpl.n	8011d34 <__swbuf_r+0x6c>
 8011d26:	2e0a      	cmp	r6, #10
 8011d28:	d104      	bne.n	8011d34 <__swbuf_r+0x6c>
 8011d2a:	4621      	mov	r1, r4
 8011d2c:	4628      	mov	r0, r5
 8011d2e:	f000 f919 	bl	8011f64 <_fflush_r>
 8011d32:	b988      	cbnz	r0, 8011d58 <__swbuf_r+0x90>
 8011d34:	4638      	mov	r0, r7
 8011d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d38:	4b0a      	ldr	r3, [pc, #40]	; (8011d64 <__swbuf_r+0x9c>)
 8011d3a:	429c      	cmp	r4, r3
 8011d3c:	d101      	bne.n	8011d42 <__swbuf_r+0x7a>
 8011d3e:	68ac      	ldr	r4, [r5, #8]
 8011d40:	e7cf      	b.n	8011ce2 <__swbuf_r+0x1a>
 8011d42:	4b09      	ldr	r3, [pc, #36]	; (8011d68 <__swbuf_r+0xa0>)
 8011d44:	429c      	cmp	r4, r3
 8011d46:	bf08      	it	eq
 8011d48:	68ec      	ldreq	r4, [r5, #12]
 8011d4a:	e7ca      	b.n	8011ce2 <__swbuf_r+0x1a>
 8011d4c:	4621      	mov	r1, r4
 8011d4e:	4628      	mov	r0, r5
 8011d50:	f000 f80c 	bl	8011d6c <__swsetup_r>
 8011d54:	2800      	cmp	r0, #0
 8011d56:	d0cb      	beq.n	8011cf0 <__swbuf_r+0x28>
 8011d58:	f04f 37ff 	mov.w	r7, #4294967295
 8011d5c:	e7ea      	b.n	8011d34 <__swbuf_r+0x6c>
 8011d5e:	bf00      	nop
 8011d60:	08013e54 	.word	0x08013e54
 8011d64:	08013e74 	.word	0x08013e74
 8011d68:	08013e34 	.word	0x08013e34

08011d6c <__swsetup_r>:
 8011d6c:	4b32      	ldr	r3, [pc, #200]	; (8011e38 <__swsetup_r+0xcc>)
 8011d6e:	b570      	push	{r4, r5, r6, lr}
 8011d70:	681d      	ldr	r5, [r3, #0]
 8011d72:	4606      	mov	r6, r0
 8011d74:	460c      	mov	r4, r1
 8011d76:	b125      	cbz	r5, 8011d82 <__swsetup_r+0x16>
 8011d78:	69ab      	ldr	r3, [r5, #24]
 8011d7a:	b913      	cbnz	r3, 8011d82 <__swsetup_r+0x16>
 8011d7c:	4628      	mov	r0, r5
 8011d7e:	f000 f985 	bl	801208c <__sinit>
 8011d82:	4b2e      	ldr	r3, [pc, #184]	; (8011e3c <__swsetup_r+0xd0>)
 8011d84:	429c      	cmp	r4, r3
 8011d86:	d10f      	bne.n	8011da8 <__swsetup_r+0x3c>
 8011d88:	686c      	ldr	r4, [r5, #4]
 8011d8a:	89a3      	ldrh	r3, [r4, #12]
 8011d8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011d90:	0719      	lsls	r1, r3, #28
 8011d92:	d42c      	bmi.n	8011dee <__swsetup_r+0x82>
 8011d94:	06dd      	lsls	r5, r3, #27
 8011d96:	d411      	bmi.n	8011dbc <__swsetup_r+0x50>
 8011d98:	2309      	movs	r3, #9
 8011d9a:	6033      	str	r3, [r6, #0]
 8011d9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011da0:	81a3      	strh	r3, [r4, #12]
 8011da2:	f04f 30ff 	mov.w	r0, #4294967295
 8011da6:	e03e      	b.n	8011e26 <__swsetup_r+0xba>
 8011da8:	4b25      	ldr	r3, [pc, #148]	; (8011e40 <__swsetup_r+0xd4>)
 8011daa:	429c      	cmp	r4, r3
 8011dac:	d101      	bne.n	8011db2 <__swsetup_r+0x46>
 8011dae:	68ac      	ldr	r4, [r5, #8]
 8011db0:	e7eb      	b.n	8011d8a <__swsetup_r+0x1e>
 8011db2:	4b24      	ldr	r3, [pc, #144]	; (8011e44 <__swsetup_r+0xd8>)
 8011db4:	429c      	cmp	r4, r3
 8011db6:	bf08      	it	eq
 8011db8:	68ec      	ldreq	r4, [r5, #12]
 8011dba:	e7e6      	b.n	8011d8a <__swsetup_r+0x1e>
 8011dbc:	0758      	lsls	r0, r3, #29
 8011dbe:	d512      	bpl.n	8011de6 <__swsetup_r+0x7a>
 8011dc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011dc2:	b141      	cbz	r1, 8011dd6 <__swsetup_r+0x6a>
 8011dc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011dc8:	4299      	cmp	r1, r3
 8011dca:	d002      	beq.n	8011dd2 <__swsetup_r+0x66>
 8011dcc:	4630      	mov	r0, r6
 8011dce:	f7ff fb27 	bl	8011420 <_free_r>
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	6363      	str	r3, [r4, #52]	; 0x34
 8011dd6:	89a3      	ldrh	r3, [r4, #12]
 8011dd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011ddc:	81a3      	strh	r3, [r4, #12]
 8011dde:	2300      	movs	r3, #0
 8011de0:	6063      	str	r3, [r4, #4]
 8011de2:	6923      	ldr	r3, [r4, #16]
 8011de4:	6023      	str	r3, [r4, #0]
 8011de6:	89a3      	ldrh	r3, [r4, #12]
 8011de8:	f043 0308 	orr.w	r3, r3, #8
 8011dec:	81a3      	strh	r3, [r4, #12]
 8011dee:	6923      	ldr	r3, [r4, #16]
 8011df0:	b94b      	cbnz	r3, 8011e06 <__swsetup_r+0x9a>
 8011df2:	89a3      	ldrh	r3, [r4, #12]
 8011df4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011df8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011dfc:	d003      	beq.n	8011e06 <__swsetup_r+0x9a>
 8011dfe:	4621      	mov	r1, r4
 8011e00:	4630      	mov	r0, r6
 8011e02:	f000 fa09 	bl	8012218 <__smakebuf_r>
 8011e06:	89a0      	ldrh	r0, [r4, #12]
 8011e08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011e0c:	f010 0301 	ands.w	r3, r0, #1
 8011e10:	d00a      	beq.n	8011e28 <__swsetup_r+0xbc>
 8011e12:	2300      	movs	r3, #0
 8011e14:	60a3      	str	r3, [r4, #8]
 8011e16:	6963      	ldr	r3, [r4, #20]
 8011e18:	425b      	negs	r3, r3
 8011e1a:	61a3      	str	r3, [r4, #24]
 8011e1c:	6923      	ldr	r3, [r4, #16]
 8011e1e:	b943      	cbnz	r3, 8011e32 <__swsetup_r+0xc6>
 8011e20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011e24:	d1ba      	bne.n	8011d9c <__swsetup_r+0x30>
 8011e26:	bd70      	pop	{r4, r5, r6, pc}
 8011e28:	0781      	lsls	r1, r0, #30
 8011e2a:	bf58      	it	pl
 8011e2c:	6963      	ldrpl	r3, [r4, #20]
 8011e2e:	60a3      	str	r3, [r4, #8]
 8011e30:	e7f4      	b.n	8011e1c <__swsetup_r+0xb0>
 8011e32:	2000      	movs	r0, #0
 8011e34:	e7f7      	b.n	8011e26 <__swsetup_r+0xba>
 8011e36:	bf00      	nop
 8011e38:	20000010 	.word	0x20000010
 8011e3c:	08013e54 	.word	0x08013e54
 8011e40:	08013e74 	.word	0x08013e74
 8011e44:	08013e34 	.word	0x08013e34

08011e48 <abort>:
 8011e48:	b508      	push	{r3, lr}
 8011e4a:	2006      	movs	r0, #6
 8011e4c:	f000 fa54 	bl	80122f8 <raise>
 8011e50:	2001      	movs	r0, #1
 8011e52:	f7ef fe5d 	bl	8001b10 <_exit>
	...

08011e58 <__sflush_r>:
 8011e58:	898a      	ldrh	r2, [r1, #12]
 8011e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e5e:	4605      	mov	r5, r0
 8011e60:	0710      	lsls	r0, r2, #28
 8011e62:	460c      	mov	r4, r1
 8011e64:	d458      	bmi.n	8011f18 <__sflush_r+0xc0>
 8011e66:	684b      	ldr	r3, [r1, #4]
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	dc05      	bgt.n	8011e78 <__sflush_r+0x20>
 8011e6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	dc02      	bgt.n	8011e78 <__sflush_r+0x20>
 8011e72:	2000      	movs	r0, #0
 8011e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011e7a:	2e00      	cmp	r6, #0
 8011e7c:	d0f9      	beq.n	8011e72 <__sflush_r+0x1a>
 8011e7e:	2300      	movs	r3, #0
 8011e80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011e84:	682f      	ldr	r7, [r5, #0]
 8011e86:	602b      	str	r3, [r5, #0]
 8011e88:	d032      	beq.n	8011ef0 <__sflush_r+0x98>
 8011e8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011e8c:	89a3      	ldrh	r3, [r4, #12]
 8011e8e:	075a      	lsls	r2, r3, #29
 8011e90:	d505      	bpl.n	8011e9e <__sflush_r+0x46>
 8011e92:	6863      	ldr	r3, [r4, #4]
 8011e94:	1ac0      	subs	r0, r0, r3
 8011e96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011e98:	b10b      	cbz	r3, 8011e9e <__sflush_r+0x46>
 8011e9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011e9c:	1ac0      	subs	r0, r0, r3
 8011e9e:	2300      	movs	r3, #0
 8011ea0:	4602      	mov	r2, r0
 8011ea2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011ea4:	6a21      	ldr	r1, [r4, #32]
 8011ea6:	4628      	mov	r0, r5
 8011ea8:	47b0      	blx	r6
 8011eaa:	1c43      	adds	r3, r0, #1
 8011eac:	89a3      	ldrh	r3, [r4, #12]
 8011eae:	d106      	bne.n	8011ebe <__sflush_r+0x66>
 8011eb0:	6829      	ldr	r1, [r5, #0]
 8011eb2:	291d      	cmp	r1, #29
 8011eb4:	d82c      	bhi.n	8011f10 <__sflush_r+0xb8>
 8011eb6:	4a2a      	ldr	r2, [pc, #168]	; (8011f60 <__sflush_r+0x108>)
 8011eb8:	40ca      	lsrs	r2, r1
 8011eba:	07d6      	lsls	r6, r2, #31
 8011ebc:	d528      	bpl.n	8011f10 <__sflush_r+0xb8>
 8011ebe:	2200      	movs	r2, #0
 8011ec0:	6062      	str	r2, [r4, #4]
 8011ec2:	04d9      	lsls	r1, r3, #19
 8011ec4:	6922      	ldr	r2, [r4, #16]
 8011ec6:	6022      	str	r2, [r4, #0]
 8011ec8:	d504      	bpl.n	8011ed4 <__sflush_r+0x7c>
 8011eca:	1c42      	adds	r2, r0, #1
 8011ecc:	d101      	bne.n	8011ed2 <__sflush_r+0x7a>
 8011ece:	682b      	ldr	r3, [r5, #0]
 8011ed0:	b903      	cbnz	r3, 8011ed4 <__sflush_r+0x7c>
 8011ed2:	6560      	str	r0, [r4, #84]	; 0x54
 8011ed4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011ed6:	602f      	str	r7, [r5, #0]
 8011ed8:	2900      	cmp	r1, #0
 8011eda:	d0ca      	beq.n	8011e72 <__sflush_r+0x1a>
 8011edc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011ee0:	4299      	cmp	r1, r3
 8011ee2:	d002      	beq.n	8011eea <__sflush_r+0x92>
 8011ee4:	4628      	mov	r0, r5
 8011ee6:	f7ff fa9b 	bl	8011420 <_free_r>
 8011eea:	2000      	movs	r0, #0
 8011eec:	6360      	str	r0, [r4, #52]	; 0x34
 8011eee:	e7c1      	b.n	8011e74 <__sflush_r+0x1c>
 8011ef0:	6a21      	ldr	r1, [r4, #32]
 8011ef2:	2301      	movs	r3, #1
 8011ef4:	4628      	mov	r0, r5
 8011ef6:	47b0      	blx	r6
 8011ef8:	1c41      	adds	r1, r0, #1
 8011efa:	d1c7      	bne.n	8011e8c <__sflush_r+0x34>
 8011efc:	682b      	ldr	r3, [r5, #0]
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d0c4      	beq.n	8011e8c <__sflush_r+0x34>
 8011f02:	2b1d      	cmp	r3, #29
 8011f04:	d001      	beq.n	8011f0a <__sflush_r+0xb2>
 8011f06:	2b16      	cmp	r3, #22
 8011f08:	d101      	bne.n	8011f0e <__sflush_r+0xb6>
 8011f0a:	602f      	str	r7, [r5, #0]
 8011f0c:	e7b1      	b.n	8011e72 <__sflush_r+0x1a>
 8011f0e:	89a3      	ldrh	r3, [r4, #12]
 8011f10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011f14:	81a3      	strh	r3, [r4, #12]
 8011f16:	e7ad      	b.n	8011e74 <__sflush_r+0x1c>
 8011f18:	690f      	ldr	r7, [r1, #16]
 8011f1a:	2f00      	cmp	r7, #0
 8011f1c:	d0a9      	beq.n	8011e72 <__sflush_r+0x1a>
 8011f1e:	0793      	lsls	r3, r2, #30
 8011f20:	680e      	ldr	r6, [r1, #0]
 8011f22:	bf08      	it	eq
 8011f24:	694b      	ldreq	r3, [r1, #20]
 8011f26:	600f      	str	r7, [r1, #0]
 8011f28:	bf18      	it	ne
 8011f2a:	2300      	movne	r3, #0
 8011f2c:	eba6 0807 	sub.w	r8, r6, r7
 8011f30:	608b      	str	r3, [r1, #8]
 8011f32:	f1b8 0f00 	cmp.w	r8, #0
 8011f36:	dd9c      	ble.n	8011e72 <__sflush_r+0x1a>
 8011f38:	6a21      	ldr	r1, [r4, #32]
 8011f3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011f3c:	4643      	mov	r3, r8
 8011f3e:	463a      	mov	r2, r7
 8011f40:	4628      	mov	r0, r5
 8011f42:	47b0      	blx	r6
 8011f44:	2800      	cmp	r0, #0
 8011f46:	dc06      	bgt.n	8011f56 <__sflush_r+0xfe>
 8011f48:	89a3      	ldrh	r3, [r4, #12]
 8011f4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011f4e:	81a3      	strh	r3, [r4, #12]
 8011f50:	f04f 30ff 	mov.w	r0, #4294967295
 8011f54:	e78e      	b.n	8011e74 <__sflush_r+0x1c>
 8011f56:	4407      	add	r7, r0
 8011f58:	eba8 0800 	sub.w	r8, r8, r0
 8011f5c:	e7e9      	b.n	8011f32 <__sflush_r+0xda>
 8011f5e:	bf00      	nop
 8011f60:	20400001 	.word	0x20400001

08011f64 <_fflush_r>:
 8011f64:	b538      	push	{r3, r4, r5, lr}
 8011f66:	690b      	ldr	r3, [r1, #16]
 8011f68:	4605      	mov	r5, r0
 8011f6a:	460c      	mov	r4, r1
 8011f6c:	b913      	cbnz	r3, 8011f74 <_fflush_r+0x10>
 8011f6e:	2500      	movs	r5, #0
 8011f70:	4628      	mov	r0, r5
 8011f72:	bd38      	pop	{r3, r4, r5, pc}
 8011f74:	b118      	cbz	r0, 8011f7e <_fflush_r+0x1a>
 8011f76:	6983      	ldr	r3, [r0, #24]
 8011f78:	b90b      	cbnz	r3, 8011f7e <_fflush_r+0x1a>
 8011f7a:	f000 f887 	bl	801208c <__sinit>
 8011f7e:	4b14      	ldr	r3, [pc, #80]	; (8011fd0 <_fflush_r+0x6c>)
 8011f80:	429c      	cmp	r4, r3
 8011f82:	d11b      	bne.n	8011fbc <_fflush_r+0x58>
 8011f84:	686c      	ldr	r4, [r5, #4]
 8011f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d0ef      	beq.n	8011f6e <_fflush_r+0xa>
 8011f8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011f90:	07d0      	lsls	r0, r2, #31
 8011f92:	d404      	bmi.n	8011f9e <_fflush_r+0x3a>
 8011f94:	0599      	lsls	r1, r3, #22
 8011f96:	d402      	bmi.n	8011f9e <_fflush_r+0x3a>
 8011f98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011f9a:	f000 f915 	bl	80121c8 <__retarget_lock_acquire_recursive>
 8011f9e:	4628      	mov	r0, r5
 8011fa0:	4621      	mov	r1, r4
 8011fa2:	f7ff ff59 	bl	8011e58 <__sflush_r>
 8011fa6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011fa8:	07da      	lsls	r2, r3, #31
 8011faa:	4605      	mov	r5, r0
 8011fac:	d4e0      	bmi.n	8011f70 <_fflush_r+0xc>
 8011fae:	89a3      	ldrh	r3, [r4, #12]
 8011fb0:	059b      	lsls	r3, r3, #22
 8011fb2:	d4dd      	bmi.n	8011f70 <_fflush_r+0xc>
 8011fb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011fb6:	f000 f908 	bl	80121ca <__retarget_lock_release_recursive>
 8011fba:	e7d9      	b.n	8011f70 <_fflush_r+0xc>
 8011fbc:	4b05      	ldr	r3, [pc, #20]	; (8011fd4 <_fflush_r+0x70>)
 8011fbe:	429c      	cmp	r4, r3
 8011fc0:	d101      	bne.n	8011fc6 <_fflush_r+0x62>
 8011fc2:	68ac      	ldr	r4, [r5, #8]
 8011fc4:	e7df      	b.n	8011f86 <_fflush_r+0x22>
 8011fc6:	4b04      	ldr	r3, [pc, #16]	; (8011fd8 <_fflush_r+0x74>)
 8011fc8:	429c      	cmp	r4, r3
 8011fca:	bf08      	it	eq
 8011fcc:	68ec      	ldreq	r4, [r5, #12]
 8011fce:	e7da      	b.n	8011f86 <_fflush_r+0x22>
 8011fd0:	08013e54 	.word	0x08013e54
 8011fd4:	08013e74 	.word	0x08013e74
 8011fd8:	08013e34 	.word	0x08013e34

08011fdc <std>:
 8011fdc:	2300      	movs	r3, #0
 8011fde:	b510      	push	{r4, lr}
 8011fe0:	4604      	mov	r4, r0
 8011fe2:	e9c0 3300 	strd	r3, r3, [r0]
 8011fe6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011fea:	6083      	str	r3, [r0, #8]
 8011fec:	8181      	strh	r1, [r0, #12]
 8011fee:	6643      	str	r3, [r0, #100]	; 0x64
 8011ff0:	81c2      	strh	r2, [r0, #14]
 8011ff2:	6183      	str	r3, [r0, #24]
 8011ff4:	4619      	mov	r1, r3
 8011ff6:	2208      	movs	r2, #8
 8011ff8:	305c      	adds	r0, #92	; 0x5c
 8011ffa:	f7fb fddd 	bl	800dbb8 <memset>
 8011ffe:	4b05      	ldr	r3, [pc, #20]	; (8012014 <std+0x38>)
 8012000:	6263      	str	r3, [r4, #36]	; 0x24
 8012002:	4b05      	ldr	r3, [pc, #20]	; (8012018 <std+0x3c>)
 8012004:	62a3      	str	r3, [r4, #40]	; 0x28
 8012006:	4b05      	ldr	r3, [pc, #20]	; (801201c <std+0x40>)
 8012008:	62e3      	str	r3, [r4, #44]	; 0x2c
 801200a:	4b05      	ldr	r3, [pc, #20]	; (8012020 <std+0x44>)
 801200c:	6224      	str	r4, [r4, #32]
 801200e:	6323      	str	r3, [r4, #48]	; 0x30
 8012010:	bd10      	pop	{r4, pc}
 8012012:	bf00      	nop
 8012014:	08012331 	.word	0x08012331
 8012018:	08012353 	.word	0x08012353
 801201c:	0801238b 	.word	0x0801238b
 8012020:	080123af 	.word	0x080123af

08012024 <_cleanup_r>:
 8012024:	4901      	ldr	r1, [pc, #4]	; (801202c <_cleanup_r+0x8>)
 8012026:	f000 b8af 	b.w	8012188 <_fwalk_reent>
 801202a:	bf00      	nop
 801202c:	08011f65 	.word	0x08011f65

08012030 <__sfmoreglue>:
 8012030:	b570      	push	{r4, r5, r6, lr}
 8012032:	2268      	movs	r2, #104	; 0x68
 8012034:	1e4d      	subs	r5, r1, #1
 8012036:	4355      	muls	r5, r2
 8012038:	460e      	mov	r6, r1
 801203a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801203e:	f7ff fa5b 	bl	80114f8 <_malloc_r>
 8012042:	4604      	mov	r4, r0
 8012044:	b140      	cbz	r0, 8012058 <__sfmoreglue+0x28>
 8012046:	2100      	movs	r1, #0
 8012048:	e9c0 1600 	strd	r1, r6, [r0]
 801204c:	300c      	adds	r0, #12
 801204e:	60a0      	str	r0, [r4, #8]
 8012050:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012054:	f7fb fdb0 	bl	800dbb8 <memset>
 8012058:	4620      	mov	r0, r4
 801205a:	bd70      	pop	{r4, r5, r6, pc}

0801205c <__sfp_lock_acquire>:
 801205c:	4801      	ldr	r0, [pc, #4]	; (8012064 <__sfp_lock_acquire+0x8>)
 801205e:	f000 b8b3 	b.w	80121c8 <__retarget_lock_acquire_recursive>
 8012062:	bf00      	nop
 8012064:	200059b1 	.word	0x200059b1

08012068 <__sfp_lock_release>:
 8012068:	4801      	ldr	r0, [pc, #4]	; (8012070 <__sfp_lock_release+0x8>)
 801206a:	f000 b8ae 	b.w	80121ca <__retarget_lock_release_recursive>
 801206e:	bf00      	nop
 8012070:	200059b1 	.word	0x200059b1

08012074 <__sinit_lock_acquire>:
 8012074:	4801      	ldr	r0, [pc, #4]	; (801207c <__sinit_lock_acquire+0x8>)
 8012076:	f000 b8a7 	b.w	80121c8 <__retarget_lock_acquire_recursive>
 801207a:	bf00      	nop
 801207c:	200059b2 	.word	0x200059b2

08012080 <__sinit_lock_release>:
 8012080:	4801      	ldr	r0, [pc, #4]	; (8012088 <__sinit_lock_release+0x8>)
 8012082:	f000 b8a2 	b.w	80121ca <__retarget_lock_release_recursive>
 8012086:	bf00      	nop
 8012088:	200059b2 	.word	0x200059b2

0801208c <__sinit>:
 801208c:	b510      	push	{r4, lr}
 801208e:	4604      	mov	r4, r0
 8012090:	f7ff fff0 	bl	8012074 <__sinit_lock_acquire>
 8012094:	69a3      	ldr	r3, [r4, #24]
 8012096:	b11b      	cbz	r3, 80120a0 <__sinit+0x14>
 8012098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801209c:	f7ff bff0 	b.w	8012080 <__sinit_lock_release>
 80120a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80120a4:	6523      	str	r3, [r4, #80]	; 0x50
 80120a6:	4b13      	ldr	r3, [pc, #76]	; (80120f4 <__sinit+0x68>)
 80120a8:	4a13      	ldr	r2, [pc, #76]	; (80120f8 <__sinit+0x6c>)
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80120ae:	42a3      	cmp	r3, r4
 80120b0:	bf04      	itt	eq
 80120b2:	2301      	moveq	r3, #1
 80120b4:	61a3      	streq	r3, [r4, #24]
 80120b6:	4620      	mov	r0, r4
 80120b8:	f000 f820 	bl	80120fc <__sfp>
 80120bc:	6060      	str	r0, [r4, #4]
 80120be:	4620      	mov	r0, r4
 80120c0:	f000 f81c 	bl	80120fc <__sfp>
 80120c4:	60a0      	str	r0, [r4, #8]
 80120c6:	4620      	mov	r0, r4
 80120c8:	f000 f818 	bl	80120fc <__sfp>
 80120cc:	2200      	movs	r2, #0
 80120ce:	60e0      	str	r0, [r4, #12]
 80120d0:	2104      	movs	r1, #4
 80120d2:	6860      	ldr	r0, [r4, #4]
 80120d4:	f7ff ff82 	bl	8011fdc <std>
 80120d8:	68a0      	ldr	r0, [r4, #8]
 80120da:	2201      	movs	r2, #1
 80120dc:	2109      	movs	r1, #9
 80120de:	f7ff ff7d 	bl	8011fdc <std>
 80120e2:	68e0      	ldr	r0, [r4, #12]
 80120e4:	2202      	movs	r2, #2
 80120e6:	2112      	movs	r1, #18
 80120e8:	f7ff ff78 	bl	8011fdc <std>
 80120ec:	2301      	movs	r3, #1
 80120ee:	61a3      	str	r3, [r4, #24]
 80120f0:	e7d2      	b.n	8012098 <__sinit+0xc>
 80120f2:	bf00      	nop
 80120f4:	080139ec 	.word	0x080139ec
 80120f8:	08012025 	.word	0x08012025

080120fc <__sfp>:
 80120fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120fe:	4607      	mov	r7, r0
 8012100:	f7ff ffac 	bl	801205c <__sfp_lock_acquire>
 8012104:	4b1e      	ldr	r3, [pc, #120]	; (8012180 <__sfp+0x84>)
 8012106:	681e      	ldr	r6, [r3, #0]
 8012108:	69b3      	ldr	r3, [r6, #24]
 801210a:	b913      	cbnz	r3, 8012112 <__sfp+0x16>
 801210c:	4630      	mov	r0, r6
 801210e:	f7ff ffbd 	bl	801208c <__sinit>
 8012112:	3648      	adds	r6, #72	; 0x48
 8012114:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012118:	3b01      	subs	r3, #1
 801211a:	d503      	bpl.n	8012124 <__sfp+0x28>
 801211c:	6833      	ldr	r3, [r6, #0]
 801211e:	b30b      	cbz	r3, 8012164 <__sfp+0x68>
 8012120:	6836      	ldr	r6, [r6, #0]
 8012122:	e7f7      	b.n	8012114 <__sfp+0x18>
 8012124:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012128:	b9d5      	cbnz	r5, 8012160 <__sfp+0x64>
 801212a:	4b16      	ldr	r3, [pc, #88]	; (8012184 <__sfp+0x88>)
 801212c:	60e3      	str	r3, [r4, #12]
 801212e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012132:	6665      	str	r5, [r4, #100]	; 0x64
 8012134:	f000 f847 	bl	80121c6 <__retarget_lock_init_recursive>
 8012138:	f7ff ff96 	bl	8012068 <__sfp_lock_release>
 801213c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012140:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012144:	6025      	str	r5, [r4, #0]
 8012146:	61a5      	str	r5, [r4, #24]
 8012148:	2208      	movs	r2, #8
 801214a:	4629      	mov	r1, r5
 801214c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012150:	f7fb fd32 	bl	800dbb8 <memset>
 8012154:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012158:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801215c:	4620      	mov	r0, r4
 801215e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012160:	3468      	adds	r4, #104	; 0x68
 8012162:	e7d9      	b.n	8012118 <__sfp+0x1c>
 8012164:	2104      	movs	r1, #4
 8012166:	4638      	mov	r0, r7
 8012168:	f7ff ff62 	bl	8012030 <__sfmoreglue>
 801216c:	4604      	mov	r4, r0
 801216e:	6030      	str	r0, [r6, #0]
 8012170:	2800      	cmp	r0, #0
 8012172:	d1d5      	bne.n	8012120 <__sfp+0x24>
 8012174:	f7ff ff78 	bl	8012068 <__sfp_lock_release>
 8012178:	230c      	movs	r3, #12
 801217a:	603b      	str	r3, [r7, #0]
 801217c:	e7ee      	b.n	801215c <__sfp+0x60>
 801217e:	bf00      	nop
 8012180:	080139ec 	.word	0x080139ec
 8012184:	ffff0001 	.word	0xffff0001

08012188 <_fwalk_reent>:
 8012188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801218c:	4606      	mov	r6, r0
 801218e:	4688      	mov	r8, r1
 8012190:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012194:	2700      	movs	r7, #0
 8012196:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801219a:	f1b9 0901 	subs.w	r9, r9, #1
 801219e:	d505      	bpl.n	80121ac <_fwalk_reent+0x24>
 80121a0:	6824      	ldr	r4, [r4, #0]
 80121a2:	2c00      	cmp	r4, #0
 80121a4:	d1f7      	bne.n	8012196 <_fwalk_reent+0xe>
 80121a6:	4638      	mov	r0, r7
 80121a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121ac:	89ab      	ldrh	r3, [r5, #12]
 80121ae:	2b01      	cmp	r3, #1
 80121b0:	d907      	bls.n	80121c2 <_fwalk_reent+0x3a>
 80121b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80121b6:	3301      	adds	r3, #1
 80121b8:	d003      	beq.n	80121c2 <_fwalk_reent+0x3a>
 80121ba:	4629      	mov	r1, r5
 80121bc:	4630      	mov	r0, r6
 80121be:	47c0      	blx	r8
 80121c0:	4307      	orrs	r7, r0
 80121c2:	3568      	adds	r5, #104	; 0x68
 80121c4:	e7e9      	b.n	801219a <_fwalk_reent+0x12>

080121c6 <__retarget_lock_init_recursive>:
 80121c6:	4770      	bx	lr

080121c8 <__retarget_lock_acquire_recursive>:
 80121c8:	4770      	bx	lr

080121ca <__retarget_lock_release_recursive>:
 80121ca:	4770      	bx	lr

080121cc <__swhatbuf_r>:
 80121cc:	b570      	push	{r4, r5, r6, lr}
 80121ce:	460e      	mov	r6, r1
 80121d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121d4:	2900      	cmp	r1, #0
 80121d6:	b096      	sub	sp, #88	; 0x58
 80121d8:	4614      	mov	r4, r2
 80121da:	461d      	mov	r5, r3
 80121dc:	da08      	bge.n	80121f0 <__swhatbuf_r+0x24>
 80121de:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80121e2:	2200      	movs	r2, #0
 80121e4:	602a      	str	r2, [r5, #0]
 80121e6:	061a      	lsls	r2, r3, #24
 80121e8:	d410      	bmi.n	801220c <__swhatbuf_r+0x40>
 80121ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80121ee:	e00e      	b.n	801220e <__swhatbuf_r+0x42>
 80121f0:	466a      	mov	r2, sp
 80121f2:	f000 f903 	bl	80123fc <_fstat_r>
 80121f6:	2800      	cmp	r0, #0
 80121f8:	dbf1      	blt.n	80121de <__swhatbuf_r+0x12>
 80121fa:	9a01      	ldr	r2, [sp, #4]
 80121fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012200:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012204:	425a      	negs	r2, r3
 8012206:	415a      	adcs	r2, r3
 8012208:	602a      	str	r2, [r5, #0]
 801220a:	e7ee      	b.n	80121ea <__swhatbuf_r+0x1e>
 801220c:	2340      	movs	r3, #64	; 0x40
 801220e:	2000      	movs	r0, #0
 8012210:	6023      	str	r3, [r4, #0]
 8012212:	b016      	add	sp, #88	; 0x58
 8012214:	bd70      	pop	{r4, r5, r6, pc}
	...

08012218 <__smakebuf_r>:
 8012218:	898b      	ldrh	r3, [r1, #12]
 801221a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801221c:	079d      	lsls	r5, r3, #30
 801221e:	4606      	mov	r6, r0
 8012220:	460c      	mov	r4, r1
 8012222:	d507      	bpl.n	8012234 <__smakebuf_r+0x1c>
 8012224:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012228:	6023      	str	r3, [r4, #0]
 801222a:	6123      	str	r3, [r4, #16]
 801222c:	2301      	movs	r3, #1
 801222e:	6163      	str	r3, [r4, #20]
 8012230:	b002      	add	sp, #8
 8012232:	bd70      	pop	{r4, r5, r6, pc}
 8012234:	ab01      	add	r3, sp, #4
 8012236:	466a      	mov	r2, sp
 8012238:	f7ff ffc8 	bl	80121cc <__swhatbuf_r>
 801223c:	9900      	ldr	r1, [sp, #0]
 801223e:	4605      	mov	r5, r0
 8012240:	4630      	mov	r0, r6
 8012242:	f7ff f959 	bl	80114f8 <_malloc_r>
 8012246:	b948      	cbnz	r0, 801225c <__smakebuf_r+0x44>
 8012248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801224c:	059a      	lsls	r2, r3, #22
 801224e:	d4ef      	bmi.n	8012230 <__smakebuf_r+0x18>
 8012250:	f023 0303 	bic.w	r3, r3, #3
 8012254:	f043 0302 	orr.w	r3, r3, #2
 8012258:	81a3      	strh	r3, [r4, #12]
 801225a:	e7e3      	b.n	8012224 <__smakebuf_r+0xc>
 801225c:	4b0d      	ldr	r3, [pc, #52]	; (8012294 <__smakebuf_r+0x7c>)
 801225e:	62b3      	str	r3, [r6, #40]	; 0x28
 8012260:	89a3      	ldrh	r3, [r4, #12]
 8012262:	6020      	str	r0, [r4, #0]
 8012264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012268:	81a3      	strh	r3, [r4, #12]
 801226a:	9b00      	ldr	r3, [sp, #0]
 801226c:	6163      	str	r3, [r4, #20]
 801226e:	9b01      	ldr	r3, [sp, #4]
 8012270:	6120      	str	r0, [r4, #16]
 8012272:	b15b      	cbz	r3, 801228c <__smakebuf_r+0x74>
 8012274:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012278:	4630      	mov	r0, r6
 801227a:	f000 f8d1 	bl	8012420 <_isatty_r>
 801227e:	b128      	cbz	r0, 801228c <__smakebuf_r+0x74>
 8012280:	89a3      	ldrh	r3, [r4, #12]
 8012282:	f023 0303 	bic.w	r3, r3, #3
 8012286:	f043 0301 	orr.w	r3, r3, #1
 801228a:	81a3      	strh	r3, [r4, #12]
 801228c:	89a0      	ldrh	r0, [r4, #12]
 801228e:	4305      	orrs	r5, r0
 8012290:	81a5      	strh	r5, [r4, #12]
 8012292:	e7cd      	b.n	8012230 <__smakebuf_r+0x18>
 8012294:	08012025 	.word	0x08012025

08012298 <_malloc_usable_size_r>:
 8012298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801229c:	1f18      	subs	r0, r3, #4
 801229e:	2b00      	cmp	r3, #0
 80122a0:	bfbc      	itt	lt
 80122a2:	580b      	ldrlt	r3, [r1, r0]
 80122a4:	18c0      	addlt	r0, r0, r3
 80122a6:	4770      	bx	lr

080122a8 <_raise_r>:
 80122a8:	291f      	cmp	r1, #31
 80122aa:	b538      	push	{r3, r4, r5, lr}
 80122ac:	4604      	mov	r4, r0
 80122ae:	460d      	mov	r5, r1
 80122b0:	d904      	bls.n	80122bc <_raise_r+0x14>
 80122b2:	2316      	movs	r3, #22
 80122b4:	6003      	str	r3, [r0, #0]
 80122b6:	f04f 30ff 	mov.w	r0, #4294967295
 80122ba:	bd38      	pop	{r3, r4, r5, pc}
 80122bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80122be:	b112      	cbz	r2, 80122c6 <_raise_r+0x1e>
 80122c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80122c4:	b94b      	cbnz	r3, 80122da <_raise_r+0x32>
 80122c6:	4620      	mov	r0, r4
 80122c8:	f000 f830 	bl	801232c <_getpid_r>
 80122cc:	462a      	mov	r2, r5
 80122ce:	4601      	mov	r1, r0
 80122d0:	4620      	mov	r0, r4
 80122d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122d6:	f000 b817 	b.w	8012308 <_kill_r>
 80122da:	2b01      	cmp	r3, #1
 80122dc:	d00a      	beq.n	80122f4 <_raise_r+0x4c>
 80122de:	1c59      	adds	r1, r3, #1
 80122e0:	d103      	bne.n	80122ea <_raise_r+0x42>
 80122e2:	2316      	movs	r3, #22
 80122e4:	6003      	str	r3, [r0, #0]
 80122e6:	2001      	movs	r0, #1
 80122e8:	e7e7      	b.n	80122ba <_raise_r+0x12>
 80122ea:	2400      	movs	r4, #0
 80122ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80122f0:	4628      	mov	r0, r5
 80122f2:	4798      	blx	r3
 80122f4:	2000      	movs	r0, #0
 80122f6:	e7e0      	b.n	80122ba <_raise_r+0x12>

080122f8 <raise>:
 80122f8:	4b02      	ldr	r3, [pc, #8]	; (8012304 <raise+0xc>)
 80122fa:	4601      	mov	r1, r0
 80122fc:	6818      	ldr	r0, [r3, #0]
 80122fe:	f7ff bfd3 	b.w	80122a8 <_raise_r>
 8012302:	bf00      	nop
 8012304:	20000010 	.word	0x20000010

08012308 <_kill_r>:
 8012308:	b538      	push	{r3, r4, r5, lr}
 801230a:	4d07      	ldr	r5, [pc, #28]	; (8012328 <_kill_r+0x20>)
 801230c:	2300      	movs	r3, #0
 801230e:	4604      	mov	r4, r0
 8012310:	4608      	mov	r0, r1
 8012312:	4611      	mov	r1, r2
 8012314:	602b      	str	r3, [r5, #0]
 8012316:	f7ef fbeb 	bl	8001af0 <_kill>
 801231a:	1c43      	adds	r3, r0, #1
 801231c:	d102      	bne.n	8012324 <_kill_r+0x1c>
 801231e:	682b      	ldr	r3, [r5, #0]
 8012320:	b103      	cbz	r3, 8012324 <_kill_r+0x1c>
 8012322:	6023      	str	r3, [r4, #0]
 8012324:	bd38      	pop	{r3, r4, r5, pc}
 8012326:	bf00      	nop
 8012328:	200059ac 	.word	0x200059ac

0801232c <_getpid_r>:
 801232c:	f7ef bbd8 	b.w	8001ae0 <_getpid>

08012330 <__sread>:
 8012330:	b510      	push	{r4, lr}
 8012332:	460c      	mov	r4, r1
 8012334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012338:	f000 f894 	bl	8012464 <_read_r>
 801233c:	2800      	cmp	r0, #0
 801233e:	bfab      	itete	ge
 8012340:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012342:	89a3      	ldrhlt	r3, [r4, #12]
 8012344:	181b      	addge	r3, r3, r0
 8012346:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801234a:	bfac      	ite	ge
 801234c:	6563      	strge	r3, [r4, #84]	; 0x54
 801234e:	81a3      	strhlt	r3, [r4, #12]
 8012350:	bd10      	pop	{r4, pc}

08012352 <__swrite>:
 8012352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012356:	461f      	mov	r7, r3
 8012358:	898b      	ldrh	r3, [r1, #12]
 801235a:	05db      	lsls	r3, r3, #23
 801235c:	4605      	mov	r5, r0
 801235e:	460c      	mov	r4, r1
 8012360:	4616      	mov	r6, r2
 8012362:	d505      	bpl.n	8012370 <__swrite+0x1e>
 8012364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012368:	2302      	movs	r3, #2
 801236a:	2200      	movs	r2, #0
 801236c:	f000 f868 	bl	8012440 <_lseek_r>
 8012370:	89a3      	ldrh	r3, [r4, #12]
 8012372:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012376:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801237a:	81a3      	strh	r3, [r4, #12]
 801237c:	4632      	mov	r2, r6
 801237e:	463b      	mov	r3, r7
 8012380:	4628      	mov	r0, r5
 8012382:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012386:	f000 b817 	b.w	80123b8 <_write_r>

0801238a <__sseek>:
 801238a:	b510      	push	{r4, lr}
 801238c:	460c      	mov	r4, r1
 801238e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012392:	f000 f855 	bl	8012440 <_lseek_r>
 8012396:	1c43      	adds	r3, r0, #1
 8012398:	89a3      	ldrh	r3, [r4, #12]
 801239a:	bf15      	itete	ne
 801239c:	6560      	strne	r0, [r4, #84]	; 0x54
 801239e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80123a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80123a6:	81a3      	strheq	r3, [r4, #12]
 80123a8:	bf18      	it	ne
 80123aa:	81a3      	strhne	r3, [r4, #12]
 80123ac:	bd10      	pop	{r4, pc}

080123ae <__sclose>:
 80123ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123b2:	f000 b813 	b.w	80123dc <_close_r>
	...

080123b8 <_write_r>:
 80123b8:	b538      	push	{r3, r4, r5, lr}
 80123ba:	4d07      	ldr	r5, [pc, #28]	; (80123d8 <_write_r+0x20>)
 80123bc:	4604      	mov	r4, r0
 80123be:	4608      	mov	r0, r1
 80123c0:	4611      	mov	r1, r2
 80123c2:	2200      	movs	r2, #0
 80123c4:	602a      	str	r2, [r5, #0]
 80123c6:	461a      	mov	r2, r3
 80123c8:	f7ef fbc9 	bl	8001b5e <_write>
 80123cc:	1c43      	adds	r3, r0, #1
 80123ce:	d102      	bne.n	80123d6 <_write_r+0x1e>
 80123d0:	682b      	ldr	r3, [r5, #0]
 80123d2:	b103      	cbz	r3, 80123d6 <_write_r+0x1e>
 80123d4:	6023      	str	r3, [r4, #0]
 80123d6:	bd38      	pop	{r3, r4, r5, pc}
 80123d8:	200059ac 	.word	0x200059ac

080123dc <_close_r>:
 80123dc:	b538      	push	{r3, r4, r5, lr}
 80123de:	4d06      	ldr	r5, [pc, #24]	; (80123f8 <_close_r+0x1c>)
 80123e0:	2300      	movs	r3, #0
 80123e2:	4604      	mov	r4, r0
 80123e4:	4608      	mov	r0, r1
 80123e6:	602b      	str	r3, [r5, #0]
 80123e8:	f7ef fbd5 	bl	8001b96 <_close>
 80123ec:	1c43      	adds	r3, r0, #1
 80123ee:	d102      	bne.n	80123f6 <_close_r+0x1a>
 80123f0:	682b      	ldr	r3, [r5, #0]
 80123f2:	b103      	cbz	r3, 80123f6 <_close_r+0x1a>
 80123f4:	6023      	str	r3, [r4, #0]
 80123f6:	bd38      	pop	{r3, r4, r5, pc}
 80123f8:	200059ac 	.word	0x200059ac

080123fc <_fstat_r>:
 80123fc:	b538      	push	{r3, r4, r5, lr}
 80123fe:	4d07      	ldr	r5, [pc, #28]	; (801241c <_fstat_r+0x20>)
 8012400:	2300      	movs	r3, #0
 8012402:	4604      	mov	r4, r0
 8012404:	4608      	mov	r0, r1
 8012406:	4611      	mov	r1, r2
 8012408:	602b      	str	r3, [r5, #0]
 801240a:	f7ef fbd0 	bl	8001bae <_fstat>
 801240e:	1c43      	adds	r3, r0, #1
 8012410:	d102      	bne.n	8012418 <_fstat_r+0x1c>
 8012412:	682b      	ldr	r3, [r5, #0]
 8012414:	b103      	cbz	r3, 8012418 <_fstat_r+0x1c>
 8012416:	6023      	str	r3, [r4, #0]
 8012418:	bd38      	pop	{r3, r4, r5, pc}
 801241a:	bf00      	nop
 801241c:	200059ac 	.word	0x200059ac

08012420 <_isatty_r>:
 8012420:	b538      	push	{r3, r4, r5, lr}
 8012422:	4d06      	ldr	r5, [pc, #24]	; (801243c <_isatty_r+0x1c>)
 8012424:	2300      	movs	r3, #0
 8012426:	4604      	mov	r4, r0
 8012428:	4608      	mov	r0, r1
 801242a:	602b      	str	r3, [r5, #0]
 801242c:	f7ef fbcf 	bl	8001bce <_isatty>
 8012430:	1c43      	adds	r3, r0, #1
 8012432:	d102      	bne.n	801243a <_isatty_r+0x1a>
 8012434:	682b      	ldr	r3, [r5, #0]
 8012436:	b103      	cbz	r3, 801243a <_isatty_r+0x1a>
 8012438:	6023      	str	r3, [r4, #0]
 801243a:	bd38      	pop	{r3, r4, r5, pc}
 801243c:	200059ac 	.word	0x200059ac

08012440 <_lseek_r>:
 8012440:	b538      	push	{r3, r4, r5, lr}
 8012442:	4d07      	ldr	r5, [pc, #28]	; (8012460 <_lseek_r+0x20>)
 8012444:	4604      	mov	r4, r0
 8012446:	4608      	mov	r0, r1
 8012448:	4611      	mov	r1, r2
 801244a:	2200      	movs	r2, #0
 801244c:	602a      	str	r2, [r5, #0]
 801244e:	461a      	mov	r2, r3
 8012450:	f7ef fbc8 	bl	8001be4 <_lseek>
 8012454:	1c43      	adds	r3, r0, #1
 8012456:	d102      	bne.n	801245e <_lseek_r+0x1e>
 8012458:	682b      	ldr	r3, [r5, #0]
 801245a:	b103      	cbz	r3, 801245e <_lseek_r+0x1e>
 801245c:	6023      	str	r3, [r4, #0]
 801245e:	bd38      	pop	{r3, r4, r5, pc}
 8012460:	200059ac 	.word	0x200059ac

08012464 <_read_r>:
 8012464:	b538      	push	{r3, r4, r5, lr}
 8012466:	4d07      	ldr	r5, [pc, #28]	; (8012484 <_read_r+0x20>)
 8012468:	4604      	mov	r4, r0
 801246a:	4608      	mov	r0, r1
 801246c:	4611      	mov	r1, r2
 801246e:	2200      	movs	r2, #0
 8012470:	602a      	str	r2, [r5, #0]
 8012472:	461a      	mov	r2, r3
 8012474:	f7ef fb56 	bl	8001b24 <_read>
 8012478:	1c43      	adds	r3, r0, #1
 801247a:	d102      	bne.n	8012482 <_read_r+0x1e>
 801247c:	682b      	ldr	r3, [r5, #0]
 801247e:	b103      	cbz	r3, 8012482 <_read_r+0x1e>
 8012480:	6023      	str	r3, [r4, #0]
 8012482:	bd38      	pop	{r3, r4, r5, pc}
 8012484:	200059ac 	.word	0x200059ac

08012488 <pow>:
 8012488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801248a:	ed2d 8b02 	vpush	{d8}
 801248e:	eeb0 8a40 	vmov.f32	s16, s0
 8012492:	eef0 8a60 	vmov.f32	s17, s1
 8012496:	ec55 4b11 	vmov	r4, r5, d1
 801249a:	f000 f865 	bl	8012568 <__ieee754_pow>
 801249e:	4622      	mov	r2, r4
 80124a0:	462b      	mov	r3, r5
 80124a2:	4620      	mov	r0, r4
 80124a4:	4629      	mov	r1, r5
 80124a6:	ec57 6b10 	vmov	r6, r7, d0
 80124aa:	f7ee fb3f 	bl	8000b2c <__aeabi_dcmpun>
 80124ae:	2800      	cmp	r0, #0
 80124b0:	d13b      	bne.n	801252a <pow+0xa2>
 80124b2:	ec51 0b18 	vmov	r0, r1, d8
 80124b6:	2200      	movs	r2, #0
 80124b8:	2300      	movs	r3, #0
 80124ba:	f7ee fb05 	bl	8000ac8 <__aeabi_dcmpeq>
 80124be:	b1b8      	cbz	r0, 80124f0 <pow+0x68>
 80124c0:	2200      	movs	r2, #0
 80124c2:	2300      	movs	r3, #0
 80124c4:	4620      	mov	r0, r4
 80124c6:	4629      	mov	r1, r5
 80124c8:	f7ee fafe 	bl	8000ac8 <__aeabi_dcmpeq>
 80124cc:	2800      	cmp	r0, #0
 80124ce:	d146      	bne.n	801255e <pow+0xd6>
 80124d0:	ec45 4b10 	vmov	d0, r4, r5
 80124d4:	f000 fe61 	bl	801319a <finite>
 80124d8:	b338      	cbz	r0, 801252a <pow+0xa2>
 80124da:	2200      	movs	r2, #0
 80124dc:	2300      	movs	r3, #0
 80124de:	4620      	mov	r0, r4
 80124e0:	4629      	mov	r1, r5
 80124e2:	f7ee fafb 	bl	8000adc <__aeabi_dcmplt>
 80124e6:	b300      	cbz	r0, 801252a <pow+0xa2>
 80124e8:	f7fb fb2e 	bl	800db48 <__errno>
 80124ec:	2322      	movs	r3, #34	; 0x22
 80124ee:	e01b      	b.n	8012528 <pow+0xa0>
 80124f0:	ec47 6b10 	vmov	d0, r6, r7
 80124f4:	f000 fe51 	bl	801319a <finite>
 80124f8:	b9e0      	cbnz	r0, 8012534 <pow+0xac>
 80124fa:	eeb0 0a48 	vmov.f32	s0, s16
 80124fe:	eef0 0a68 	vmov.f32	s1, s17
 8012502:	f000 fe4a 	bl	801319a <finite>
 8012506:	b1a8      	cbz	r0, 8012534 <pow+0xac>
 8012508:	ec45 4b10 	vmov	d0, r4, r5
 801250c:	f000 fe45 	bl	801319a <finite>
 8012510:	b180      	cbz	r0, 8012534 <pow+0xac>
 8012512:	4632      	mov	r2, r6
 8012514:	463b      	mov	r3, r7
 8012516:	4630      	mov	r0, r6
 8012518:	4639      	mov	r1, r7
 801251a:	f7ee fb07 	bl	8000b2c <__aeabi_dcmpun>
 801251e:	2800      	cmp	r0, #0
 8012520:	d0e2      	beq.n	80124e8 <pow+0x60>
 8012522:	f7fb fb11 	bl	800db48 <__errno>
 8012526:	2321      	movs	r3, #33	; 0x21
 8012528:	6003      	str	r3, [r0, #0]
 801252a:	ecbd 8b02 	vpop	{d8}
 801252e:	ec47 6b10 	vmov	d0, r6, r7
 8012532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012534:	2200      	movs	r2, #0
 8012536:	2300      	movs	r3, #0
 8012538:	4630      	mov	r0, r6
 801253a:	4639      	mov	r1, r7
 801253c:	f7ee fac4 	bl	8000ac8 <__aeabi_dcmpeq>
 8012540:	2800      	cmp	r0, #0
 8012542:	d0f2      	beq.n	801252a <pow+0xa2>
 8012544:	eeb0 0a48 	vmov.f32	s0, s16
 8012548:	eef0 0a68 	vmov.f32	s1, s17
 801254c:	f000 fe25 	bl	801319a <finite>
 8012550:	2800      	cmp	r0, #0
 8012552:	d0ea      	beq.n	801252a <pow+0xa2>
 8012554:	ec45 4b10 	vmov	d0, r4, r5
 8012558:	f000 fe1f 	bl	801319a <finite>
 801255c:	e7c3      	b.n	80124e6 <pow+0x5e>
 801255e:	4f01      	ldr	r7, [pc, #4]	; (8012564 <pow+0xdc>)
 8012560:	2600      	movs	r6, #0
 8012562:	e7e2      	b.n	801252a <pow+0xa2>
 8012564:	3ff00000 	.word	0x3ff00000

08012568 <__ieee754_pow>:
 8012568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801256c:	ed2d 8b06 	vpush	{d8-d10}
 8012570:	b089      	sub	sp, #36	; 0x24
 8012572:	ed8d 1b00 	vstr	d1, [sp]
 8012576:	e9dd 2900 	ldrd	r2, r9, [sp]
 801257a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801257e:	ea58 0102 	orrs.w	r1, r8, r2
 8012582:	ec57 6b10 	vmov	r6, r7, d0
 8012586:	d115      	bne.n	80125b4 <__ieee754_pow+0x4c>
 8012588:	19b3      	adds	r3, r6, r6
 801258a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801258e:	4152      	adcs	r2, r2
 8012590:	4299      	cmp	r1, r3
 8012592:	4b89      	ldr	r3, [pc, #548]	; (80127b8 <__ieee754_pow+0x250>)
 8012594:	4193      	sbcs	r3, r2
 8012596:	f080 84d2 	bcs.w	8012f3e <__ieee754_pow+0x9d6>
 801259a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801259e:	4630      	mov	r0, r6
 80125a0:	4639      	mov	r1, r7
 80125a2:	f7ed fe73 	bl	800028c <__adddf3>
 80125a6:	ec41 0b10 	vmov	d0, r0, r1
 80125aa:	b009      	add	sp, #36	; 0x24
 80125ac:	ecbd 8b06 	vpop	{d8-d10}
 80125b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125b4:	4b81      	ldr	r3, [pc, #516]	; (80127bc <__ieee754_pow+0x254>)
 80125b6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80125ba:	429c      	cmp	r4, r3
 80125bc:	ee10 aa10 	vmov	sl, s0
 80125c0:	463d      	mov	r5, r7
 80125c2:	dc06      	bgt.n	80125d2 <__ieee754_pow+0x6a>
 80125c4:	d101      	bne.n	80125ca <__ieee754_pow+0x62>
 80125c6:	2e00      	cmp	r6, #0
 80125c8:	d1e7      	bne.n	801259a <__ieee754_pow+0x32>
 80125ca:	4598      	cmp	r8, r3
 80125cc:	dc01      	bgt.n	80125d2 <__ieee754_pow+0x6a>
 80125ce:	d10f      	bne.n	80125f0 <__ieee754_pow+0x88>
 80125d0:	b172      	cbz	r2, 80125f0 <__ieee754_pow+0x88>
 80125d2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80125d6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80125da:	ea55 050a 	orrs.w	r5, r5, sl
 80125de:	d1dc      	bne.n	801259a <__ieee754_pow+0x32>
 80125e0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80125e4:	18db      	adds	r3, r3, r3
 80125e6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80125ea:	4152      	adcs	r2, r2
 80125ec:	429d      	cmp	r5, r3
 80125ee:	e7d0      	b.n	8012592 <__ieee754_pow+0x2a>
 80125f0:	2d00      	cmp	r5, #0
 80125f2:	da3b      	bge.n	801266c <__ieee754_pow+0x104>
 80125f4:	4b72      	ldr	r3, [pc, #456]	; (80127c0 <__ieee754_pow+0x258>)
 80125f6:	4598      	cmp	r8, r3
 80125f8:	dc51      	bgt.n	801269e <__ieee754_pow+0x136>
 80125fa:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80125fe:	4598      	cmp	r8, r3
 8012600:	f340 84ac 	ble.w	8012f5c <__ieee754_pow+0x9f4>
 8012604:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012608:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801260c:	2b14      	cmp	r3, #20
 801260e:	dd0f      	ble.n	8012630 <__ieee754_pow+0xc8>
 8012610:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8012614:	fa22 f103 	lsr.w	r1, r2, r3
 8012618:	fa01 f303 	lsl.w	r3, r1, r3
 801261c:	4293      	cmp	r3, r2
 801261e:	f040 849d 	bne.w	8012f5c <__ieee754_pow+0x9f4>
 8012622:	f001 0101 	and.w	r1, r1, #1
 8012626:	f1c1 0302 	rsb	r3, r1, #2
 801262a:	9304      	str	r3, [sp, #16]
 801262c:	b182      	cbz	r2, 8012650 <__ieee754_pow+0xe8>
 801262e:	e05f      	b.n	80126f0 <__ieee754_pow+0x188>
 8012630:	2a00      	cmp	r2, #0
 8012632:	d15b      	bne.n	80126ec <__ieee754_pow+0x184>
 8012634:	f1c3 0314 	rsb	r3, r3, #20
 8012638:	fa48 f103 	asr.w	r1, r8, r3
 801263c:	fa01 f303 	lsl.w	r3, r1, r3
 8012640:	4543      	cmp	r3, r8
 8012642:	f040 8488 	bne.w	8012f56 <__ieee754_pow+0x9ee>
 8012646:	f001 0101 	and.w	r1, r1, #1
 801264a:	f1c1 0302 	rsb	r3, r1, #2
 801264e:	9304      	str	r3, [sp, #16]
 8012650:	4b5c      	ldr	r3, [pc, #368]	; (80127c4 <__ieee754_pow+0x25c>)
 8012652:	4598      	cmp	r8, r3
 8012654:	d132      	bne.n	80126bc <__ieee754_pow+0x154>
 8012656:	f1b9 0f00 	cmp.w	r9, #0
 801265a:	f280 8478 	bge.w	8012f4e <__ieee754_pow+0x9e6>
 801265e:	4959      	ldr	r1, [pc, #356]	; (80127c4 <__ieee754_pow+0x25c>)
 8012660:	4632      	mov	r2, r6
 8012662:	463b      	mov	r3, r7
 8012664:	2000      	movs	r0, #0
 8012666:	f7ee f8f1 	bl	800084c <__aeabi_ddiv>
 801266a:	e79c      	b.n	80125a6 <__ieee754_pow+0x3e>
 801266c:	2300      	movs	r3, #0
 801266e:	9304      	str	r3, [sp, #16]
 8012670:	2a00      	cmp	r2, #0
 8012672:	d13d      	bne.n	80126f0 <__ieee754_pow+0x188>
 8012674:	4b51      	ldr	r3, [pc, #324]	; (80127bc <__ieee754_pow+0x254>)
 8012676:	4598      	cmp	r8, r3
 8012678:	d1ea      	bne.n	8012650 <__ieee754_pow+0xe8>
 801267a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801267e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8012682:	ea53 030a 	orrs.w	r3, r3, sl
 8012686:	f000 845a 	beq.w	8012f3e <__ieee754_pow+0x9d6>
 801268a:	4b4f      	ldr	r3, [pc, #316]	; (80127c8 <__ieee754_pow+0x260>)
 801268c:	429c      	cmp	r4, r3
 801268e:	dd08      	ble.n	80126a2 <__ieee754_pow+0x13a>
 8012690:	f1b9 0f00 	cmp.w	r9, #0
 8012694:	f2c0 8457 	blt.w	8012f46 <__ieee754_pow+0x9de>
 8012698:	e9dd 0100 	ldrd	r0, r1, [sp]
 801269c:	e783      	b.n	80125a6 <__ieee754_pow+0x3e>
 801269e:	2302      	movs	r3, #2
 80126a0:	e7e5      	b.n	801266e <__ieee754_pow+0x106>
 80126a2:	f1b9 0f00 	cmp.w	r9, #0
 80126a6:	f04f 0000 	mov.w	r0, #0
 80126aa:	f04f 0100 	mov.w	r1, #0
 80126ae:	f6bf af7a 	bge.w	80125a6 <__ieee754_pow+0x3e>
 80126b2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80126b6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80126ba:	e774      	b.n	80125a6 <__ieee754_pow+0x3e>
 80126bc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80126c0:	d106      	bne.n	80126d0 <__ieee754_pow+0x168>
 80126c2:	4632      	mov	r2, r6
 80126c4:	463b      	mov	r3, r7
 80126c6:	4630      	mov	r0, r6
 80126c8:	4639      	mov	r1, r7
 80126ca:	f7ed ff95 	bl	80005f8 <__aeabi_dmul>
 80126ce:	e76a      	b.n	80125a6 <__ieee754_pow+0x3e>
 80126d0:	4b3e      	ldr	r3, [pc, #248]	; (80127cc <__ieee754_pow+0x264>)
 80126d2:	4599      	cmp	r9, r3
 80126d4:	d10c      	bne.n	80126f0 <__ieee754_pow+0x188>
 80126d6:	2d00      	cmp	r5, #0
 80126d8:	db0a      	blt.n	80126f0 <__ieee754_pow+0x188>
 80126da:	ec47 6b10 	vmov	d0, r6, r7
 80126de:	b009      	add	sp, #36	; 0x24
 80126e0:	ecbd 8b06 	vpop	{d8-d10}
 80126e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126e8:	f000 bc6c 	b.w	8012fc4 <__ieee754_sqrt>
 80126ec:	2300      	movs	r3, #0
 80126ee:	9304      	str	r3, [sp, #16]
 80126f0:	ec47 6b10 	vmov	d0, r6, r7
 80126f4:	f000 fd48 	bl	8013188 <fabs>
 80126f8:	ec51 0b10 	vmov	r0, r1, d0
 80126fc:	f1ba 0f00 	cmp.w	sl, #0
 8012700:	d129      	bne.n	8012756 <__ieee754_pow+0x1ee>
 8012702:	b124      	cbz	r4, 801270e <__ieee754_pow+0x1a6>
 8012704:	4b2f      	ldr	r3, [pc, #188]	; (80127c4 <__ieee754_pow+0x25c>)
 8012706:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801270a:	429a      	cmp	r2, r3
 801270c:	d123      	bne.n	8012756 <__ieee754_pow+0x1ee>
 801270e:	f1b9 0f00 	cmp.w	r9, #0
 8012712:	da05      	bge.n	8012720 <__ieee754_pow+0x1b8>
 8012714:	4602      	mov	r2, r0
 8012716:	460b      	mov	r3, r1
 8012718:	2000      	movs	r0, #0
 801271a:	492a      	ldr	r1, [pc, #168]	; (80127c4 <__ieee754_pow+0x25c>)
 801271c:	f7ee f896 	bl	800084c <__aeabi_ddiv>
 8012720:	2d00      	cmp	r5, #0
 8012722:	f6bf af40 	bge.w	80125a6 <__ieee754_pow+0x3e>
 8012726:	9b04      	ldr	r3, [sp, #16]
 8012728:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801272c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012730:	4323      	orrs	r3, r4
 8012732:	d108      	bne.n	8012746 <__ieee754_pow+0x1de>
 8012734:	4602      	mov	r2, r0
 8012736:	460b      	mov	r3, r1
 8012738:	4610      	mov	r0, r2
 801273a:	4619      	mov	r1, r3
 801273c:	f7ed fda4 	bl	8000288 <__aeabi_dsub>
 8012740:	4602      	mov	r2, r0
 8012742:	460b      	mov	r3, r1
 8012744:	e78f      	b.n	8012666 <__ieee754_pow+0xfe>
 8012746:	9b04      	ldr	r3, [sp, #16]
 8012748:	2b01      	cmp	r3, #1
 801274a:	f47f af2c 	bne.w	80125a6 <__ieee754_pow+0x3e>
 801274e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012752:	4619      	mov	r1, r3
 8012754:	e727      	b.n	80125a6 <__ieee754_pow+0x3e>
 8012756:	0feb      	lsrs	r3, r5, #31
 8012758:	3b01      	subs	r3, #1
 801275a:	9306      	str	r3, [sp, #24]
 801275c:	9a06      	ldr	r2, [sp, #24]
 801275e:	9b04      	ldr	r3, [sp, #16]
 8012760:	4313      	orrs	r3, r2
 8012762:	d102      	bne.n	801276a <__ieee754_pow+0x202>
 8012764:	4632      	mov	r2, r6
 8012766:	463b      	mov	r3, r7
 8012768:	e7e6      	b.n	8012738 <__ieee754_pow+0x1d0>
 801276a:	4b19      	ldr	r3, [pc, #100]	; (80127d0 <__ieee754_pow+0x268>)
 801276c:	4598      	cmp	r8, r3
 801276e:	f340 80fb 	ble.w	8012968 <__ieee754_pow+0x400>
 8012772:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8012776:	4598      	cmp	r8, r3
 8012778:	4b13      	ldr	r3, [pc, #76]	; (80127c8 <__ieee754_pow+0x260>)
 801277a:	dd0c      	ble.n	8012796 <__ieee754_pow+0x22e>
 801277c:	429c      	cmp	r4, r3
 801277e:	dc0f      	bgt.n	80127a0 <__ieee754_pow+0x238>
 8012780:	f1b9 0f00 	cmp.w	r9, #0
 8012784:	da0f      	bge.n	80127a6 <__ieee754_pow+0x23e>
 8012786:	2000      	movs	r0, #0
 8012788:	b009      	add	sp, #36	; 0x24
 801278a:	ecbd 8b06 	vpop	{d8-d10}
 801278e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012792:	f000 bcf0 	b.w	8013176 <__math_oflow>
 8012796:	429c      	cmp	r4, r3
 8012798:	dbf2      	blt.n	8012780 <__ieee754_pow+0x218>
 801279a:	4b0a      	ldr	r3, [pc, #40]	; (80127c4 <__ieee754_pow+0x25c>)
 801279c:	429c      	cmp	r4, r3
 801279e:	dd19      	ble.n	80127d4 <__ieee754_pow+0x26c>
 80127a0:	f1b9 0f00 	cmp.w	r9, #0
 80127a4:	dcef      	bgt.n	8012786 <__ieee754_pow+0x21e>
 80127a6:	2000      	movs	r0, #0
 80127a8:	b009      	add	sp, #36	; 0x24
 80127aa:	ecbd 8b06 	vpop	{d8-d10}
 80127ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127b2:	f000 bcd7 	b.w	8013164 <__math_uflow>
 80127b6:	bf00      	nop
 80127b8:	fff00000 	.word	0xfff00000
 80127bc:	7ff00000 	.word	0x7ff00000
 80127c0:	433fffff 	.word	0x433fffff
 80127c4:	3ff00000 	.word	0x3ff00000
 80127c8:	3fefffff 	.word	0x3fefffff
 80127cc:	3fe00000 	.word	0x3fe00000
 80127d0:	41e00000 	.word	0x41e00000
 80127d4:	4b60      	ldr	r3, [pc, #384]	; (8012958 <__ieee754_pow+0x3f0>)
 80127d6:	2200      	movs	r2, #0
 80127d8:	f7ed fd56 	bl	8000288 <__aeabi_dsub>
 80127dc:	a354      	add	r3, pc, #336	; (adr r3, 8012930 <__ieee754_pow+0x3c8>)
 80127de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127e2:	4604      	mov	r4, r0
 80127e4:	460d      	mov	r5, r1
 80127e6:	f7ed ff07 	bl	80005f8 <__aeabi_dmul>
 80127ea:	a353      	add	r3, pc, #332	; (adr r3, 8012938 <__ieee754_pow+0x3d0>)
 80127ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127f0:	4606      	mov	r6, r0
 80127f2:	460f      	mov	r7, r1
 80127f4:	4620      	mov	r0, r4
 80127f6:	4629      	mov	r1, r5
 80127f8:	f7ed fefe 	bl	80005f8 <__aeabi_dmul>
 80127fc:	4b57      	ldr	r3, [pc, #348]	; (801295c <__ieee754_pow+0x3f4>)
 80127fe:	4682      	mov	sl, r0
 8012800:	468b      	mov	fp, r1
 8012802:	2200      	movs	r2, #0
 8012804:	4620      	mov	r0, r4
 8012806:	4629      	mov	r1, r5
 8012808:	f7ed fef6 	bl	80005f8 <__aeabi_dmul>
 801280c:	4602      	mov	r2, r0
 801280e:	460b      	mov	r3, r1
 8012810:	a14b      	add	r1, pc, #300	; (adr r1, 8012940 <__ieee754_pow+0x3d8>)
 8012812:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012816:	f7ed fd37 	bl	8000288 <__aeabi_dsub>
 801281a:	4622      	mov	r2, r4
 801281c:	462b      	mov	r3, r5
 801281e:	f7ed feeb 	bl	80005f8 <__aeabi_dmul>
 8012822:	4602      	mov	r2, r0
 8012824:	460b      	mov	r3, r1
 8012826:	2000      	movs	r0, #0
 8012828:	494d      	ldr	r1, [pc, #308]	; (8012960 <__ieee754_pow+0x3f8>)
 801282a:	f7ed fd2d 	bl	8000288 <__aeabi_dsub>
 801282e:	4622      	mov	r2, r4
 8012830:	4680      	mov	r8, r0
 8012832:	4689      	mov	r9, r1
 8012834:	462b      	mov	r3, r5
 8012836:	4620      	mov	r0, r4
 8012838:	4629      	mov	r1, r5
 801283a:	f7ed fedd 	bl	80005f8 <__aeabi_dmul>
 801283e:	4602      	mov	r2, r0
 8012840:	460b      	mov	r3, r1
 8012842:	4640      	mov	r0, r8
 8012844:	4649      	mov	r1, r9
 8012846:	f7ed fed7 	bl	80005f8 <__aeabi_dmul>
 801284a:	a33f      	add	r3, pc, #252	; (adr r3, 8012948 <__ieee754_pow+0x3e0>)
 801284c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012850:	f7ed fed2 	bl	80005f8 <__aeabi_dmul>
 8012854:	4602      	mov	r2, r0
 8012856:	460b      	mov	r3, r1
 8012858:	4650      	mov	r0, sl
 801285a:	4659      	mov	r1, fp
 801285c:	f7ed fd14 	bl	8000288 <__aeabi_dsub>
 8012860:	4602      	mov	r2, r0
 8012862:	460b      	mov	r3, r1
 8012864:	4680      	mov	r8, r0
 8012866:	4689      	mov	r9, r1
 8012868:	4630      	mov	r0, r6
 801286a:	4639      	mov	r1, r7
 801286c:	f7ed fd0e 	bl	800028c <__adddf3>
 8012870:	2000      	movs	r0, #0
 8012872:	4632      	mov	r2, r6
 8012874:	463b      	mov	r3, r7
 8012876:	4604      	mov	r4, r0
 8012878:	460d      	mov	r5, r1
 801287a:	f7ed fd05 	bl	8000288 <__aeabi_dsub>
 801287e:	4602      	mov	r2, r0
 8012880:	460b      	mov	r3, r1
 8012882:	4640      	mov	r0, r8
 8012884:	4649      	mov	r1, r9
 8012886:	f7ed fcff 	bl	8000288 <__aeabi_dsub>
 801288a:	9b04      	ldr	r3, [sp, #16]
 801288c:	9a06      	ldr	r2, [sp, #24]
 801288e:	3b01      	subs	r3, #1
 8012890:	4313      	orrs	r3, r2
 8012892:	4682      	mov	sl, r0
 8012894:	468b      	mov	fp, r1
 8012896:	f040 81e7 	bne.w	8012c68 <__ieee754_pow+0x700>
 801289a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8012950 <__ieee754_pow+0x3e8>
 801289e:	eeb0 8a47 	vmov.f32	s16, s14
 80128a2:	eef0 8a67 	vmov.f32	s17, s15
 80128a6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80128aa:	2600      	movs	r6, #0
 80128ac:	4632      	mov	r2, r6
 80128ae:	463b      	mov	r3, r7
 80128b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80128b4:	f7ed fce8 	bl	8000288 <__aeabi_dsub>
 80128b8:	4622      	mov	r2, r4
 80128ba:	462b      	mov	r3, r5
 80128bc:	f7ed fe9c 	bl	80005f8 <__aeabi_dmul>
 80128c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80128c4:	4680      	mov	r8, r0
 80128c6:	4689      	mov	r9, r1
 80128c8:	4650      	mov	r0, sl
 80128ca:	4659      	mov	r1, fp
 80128cc:	f7ed fe94 	bl	80005f8 <__aeabi_dmul>
 80128d0:	4602      	mov	r2, r0
 80128d2:	460b      	mov	r3, r1
 80128d4:	4640      	mov	r0, r8
 80128d6:	4649      	mov	r1, r9
 80128d8:	f7ed fcd8 	bl	800028c <__adddf3>
 80128dc:	4632      	mov	r2, r6
 80128de:	463b      	mov	r3, r7
 80128e0:	4680      	mov	r8, r0
 80128e2:	4689      	mov	r9, r1
 80128e4:	4620      	mov	r0, r4
 80128e6:	4629      	mov	r1, r5
 80128e8:	f7ed fe86 	bl	80005f8 <__aeabi_dmul>
 80128ec:	460b      	mov	r3, r1
 80128ee:	4604      	mov	r4, r0
 80128f0:	460d      	mov	r5, r1
 80128f2:	4602      	mov	r2, r0
 80128f4:	4649      	mov	r1, r9
 80128f6:	4640      	mov	r0, r8
 80128f8:	f7ed fcc8 	bl	800028c <__adddf3>
 80128fc:	4b19      	ldr	r3, [pc, #100]	; (8012964 <__ieee754_pow+0x3fc>)
 80128fe:	4299      	cmp	r1, r3
 8012900:	ec45 4b19 	vmov	d9, r4, r5
 8012904:	4606      	mov	r6, r0
 8012906:	460f      	mov	r7, r1
 8012908:	468b      	mov	fp, r1
 801290a:	f340 82f1 	ble.w	8012ef0 <__ieee754_pow+0x988>
 801290e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8012912:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8012916:	4303      	orrs	r3, r0
 8012918:	f000 81e4 	beq.w	8012ce4 <__ieee754_pow+0x77c>
 801291c:	ec51 0b18 	vmov	r0, r1, d8
 8012920:	2200      	movs	r2, #0
 8012922:	2300      	movs	r3, #0
 8012924:	f7ee f8da 	bl	8000adc <__aeabi_dcmplt>
 8012928:	3800      	subs	r0, #0
 801292a:	bf18      	it	ne
 801292c:	2001      	movne	r0, #1
 801292e:	e72b      	b.n	8012788 <__ieee754_pow+0x220>
 8012930:	60000000 	.word	0x60000000
 8012934:	3ff71547 	.word	0x3ff71547
 8012938:	f85ddf44 	.word	0xf85ddf44
 801293c:	3e54ae0b 	.word	0x3e54ae0b
 8012940:	55555555 	.word	0x55555555
 8012944:	3fd55555 	.word	0x3fd55555
 8012948:	652b82fe 	.word	0x652b82fe
 801294c:	3ff71547 	.word	0x3ff71547
 8012950:	00000000 	.word	0x00000000
 8012954:	bff00000 	.word	0xbff00000
 8012958:	3ff00000 	.word	0x3ff00000
 801295c:	3fd00000 	.word	0x3fd00000
 8012960:	3fe00000 	.word	0x3fe00000
 8012964:	408fffff 	.word	0x408fffff
 8012968:	4bd5      	ldr	r3, [pc, #852]	; (8012cc0 <__ieee754_pow+0x758>)
 801296a:	402b      	ands	r3, r5
 801296c:	2200      	movs	r2, #0
 801296e:	b92b      	cbnz	r3, 801297c <__ieee754_pow+0x414>
 8012970:	4bd4      	ldr	r3, [pc, #848]	; (8012cc4 <__ieee754_pow+0x75c>)
 8012972:	f7ed fe41 	bl	80005f8 <__aeabi_dmul>
 8012976:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801297a:	460c      	mov	r4, r1
 801297c:	1523      	asrs	r3, r4, #20
 801297e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012982:	4413      	add	r3, r2
 8012984:	9305      	str	r3, [sp, #20]
 8012986:	4bd0      	ldr	r3, [pc, #832]	; (8012cc8 <__ieee754_pow+0x760>)
 8012988:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801298c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8012990:	429c      	cmp	r4, r3
 8012992:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8012996:	dd08      	ble.n	80129aa <__ieee754_pow+0x442>
 8012998:	4bcc      	ldr	r3, [pc, #816]	; (8012ccc <__ieee754_pow+0x764>)
 801299a:	429c      	cmp	r4, r3
 801299c:	f340 8162 	ble.w	8012c64 <__ieee754_pow+0x6fc>
 80129a0:	9b05      	ldr	r3, [sp, #20]
 80129a2:	3301      	adds	r3, #1
 80129a4:	9305      	str	r3, [sp, #20]
 80129a6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80129aa:	2400      	movs	r4, #0
 80129ac:	00e3      	lsls	r3, r4, #3
 80129ae:	9307      	str	r3, [sp, #28]
 80129b0:	4bc7      	ldr	r3, [pc, #796]	; (8012cd0 <__ieee754_pow+0x768>)
 80129b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80129b6:	ed93 7b00 	vldr	d7, [r3]
 80129ba:	4629      	mov	r1, r5
 80129bc:	ec53 2b17 	vmov	r2, r3, d7
 80129c0:	eeb0 9a47 	vmov.f32	s18, s14
 80129c4:	eef0 9a67 	vmov.f32	s19, s15
 80129c8:	4682      	mov	sl, r0
 80129ca:	f7ed fc5d 	bl	8000288 <__aeabi_dsub>
 80129ce:	4652      	mov	r2, sl
 80129d0:	4606      	mov	r6, r0
 80129d2:	460f      	mov	r7, r1
 80129d4:	462b      	mov	r3, r5
 80129d6:	ec51 0b19 	vmov	r0, r1, d9
 80129da:	f7ed fc57 	bl	800028c <__adddf3>
 80129de:	4602      	mov	r2, r0
 80129e0:	460b      	mov	r3, r1
 80129e2:	2000      	movs	r0, #0
 80129e4:	49bb      	ldr	r1, [pc, #748]	; (8012cd4 <__ieee754_pow+0x76c>)
 80129e6:	f7ed ff31 	bl	800084c <__aeabi_ddiv>
 80129ea:	ec41 0b1a 	vmov	d10, r0, r1
 80129ee:	4602      	mov	r2, r0
 80129f0:	460b      	mov	r3, r1
 80129f2:	4630      	mov	r0, r6
 80129f4:	4639      	mov	r1, r7
 80129f6:	f7ed fdff 	bl	80005f8 <__aeabi_dmul>
 80129fa:	2300      	movs	r3, #0
 80129fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a00:	9302      	str	r3, [sp, #8]
 8012a02:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012a06:	46ab      	mov	fp, r5
 8012a08:	106d      	asrs	r5, r5, #1
 8012a0a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012a0e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8012a12:	ec41 0b18 	vmov	d8, r0, r1
 8012a16:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8012a1a:	2200      	movs	r2, #0
 8012a1c:	4640      	mov	r0, r8
 8012a1e:	4649      	mov	r1, r9
 8012a20:	4614      	mov	r4, r2
 8012a22:	461d      	mov	r5, r3
 8012a24:	f7ed fde8 	bl	80005f8 <__aeabi_dmul>
 8012a28:	4602      	mov	r2, r0
 8012a2a:	460b      	mov	r3, r1
 8012a2c:	4630      	mov	r0, r6
 8012a2e:	4639      	mov	r1, r7
 8012a30:	f7ed fc2a 	bl	8000288 <__aeabi_dsub>
 8012a34:	ec53 2b19 	vmov	r2, r3, d9
 8012a38:	4606      	mov	r6, r0
 8012a3a:	460f      	mov	r7, r1
 8012a3c:	4620      	mov	r0, r4
 8012a3e:	4629      	mov	r1, r5
 8012a40:	f7ed fc22 	bl	8000288 <__aeabi_dsub>
 8012a44:	4602      	mov	r2, r0
 8012a46:	460b      	mov	r3, r1
 8012a48:	4650      	mov	r0, sl
 8012a4a:	4659      	mov	r1, fp
 8012a4c:	f7ed fc1c 	bl	8000288 <__aeabi_dsub>
 8012a50:	4642      	mov	r2, r8
 8012a52:	464b      	mov	r3, r9
 8012a54:	f7ed fdd0 	bl	80005f8 <__aeabi_dmul>
 8012a58:	4602      	mov	r2, r0
 8012a5a:	460b      	mov	r3, r1
 8012a5c:	4630      	mov	r0, r6
 8012a5e:	4639      	mov	r1, r7
 8012a60:	f7ed fc12 	bl	8000288 <__aeabi_dsub>
 8012a64:	ec53 2b1a 	vmov	r2, r3, d10
 8012a68:	f7ed fdc6 	bl	80005f8 <__aeabi_dmul>
 8012a6c:	ec53 2b18 	vmov	r2, r3, d8
 8012a70:	ec41 0b19 	vmov	d9, r0, r1
 8012a74:	ec51 0b18 	vmov	r0, r1, d8
 8012a78:	f7ed fdbe 	bl	80005f8 <__aeabi_dmul>
 8012a7c:	a37c      	add	r3, pc, #496	; (adr r3, 8012c70 <__ieee754_pow+0x708>)
 8012a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a82:	4604      	mov	r4, r0
 8012a84:	460d      	mov	r5, r1
 8012a86:	f7ed fdb7 	bl	80005f8 <__aeabi_dmul>
 8012a8a:	a37b      	add	r3, pc, #492	; (adr r3, 8012c78 <__ieee754_pow+0x710>)
 8012a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a90:	f7ed fbfc 	bl	800028c <__adddf3>
 8012a94:	4622      	mov	r2, r4
 8012a96:	462b      	mov	r3, r5
 8012a98:	f7ed fdae 	bl	80005f8 <__aeabi_dmul>
 8012a9c:	a378      	add	r3, pc, #480	; (adr r3, 8012c80 <__ieee754_pow+0x718>)
 8012a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aa2:	f7ed fbf3 	bl	800028c <__adddf3>
 8012aa6:	4622      	mov	r2, r4
 8012aa8:	462b      	mov	r3, r5
 8012aaa:	f7ed fda5 	bl	80005f8 <__aeabi_dmul>
 8012aae:	a376      	add	r3, pc, #472	; (adr r3, 8012c88 <__ieee754_pow+0x720>)
 8012ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ab4:	f7ed fbea 	bl	800028c <__adddf3>
 8012ab8:	4622      	mov	r2, r4
 8012aba:	462b      	mov	r3, r5
 8012abc:	f7ed fd9c 	bl	80005f8 <__aeabi_dmul>
 8012ac0:	a373      	add	r3, pc, #460	; (adr r3, 8012c90 <__ieee754_pow+0x728>)
 8012ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ac6:	f7ed fbe1 	bl	800028c <__adddf3>
 8012aca:	4622      	mov	r2, r4
 8012acc:	462b      	mov	r3, r5
 8012ace:	f7ed fd93 	bl	80005f8 <__aeabi_dmul>
 8012ad2:	a371      	add	r3, pc, #452	; (adr r3, 8012c98 <__ieee754_pow+0x730>)
 8012ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ad8:	f7ed fbd8 	bl	800028c <__adddf3>
 8012adc:	4622      	mov	r2, r4
 8012ade:	4606      	mov	r6, r0
 8012ae0:	460f      	mov	r7, r1
 8012ae2:	462b      	mov	r3, r5
 8012ae4:	4620      	mov	r0, r4
 8012ae6:	4629      	mov	r1, r5
 8012ae8:	f7ed fd86 	bl	80005f8 <__aeabi_dmul>
 8012aec:	4602      	mov	r2, r0
 8012aee:	460b      	mov	r3, r1
 8012af0:	4630      	mov	r0, r6
 8012af2:	4639      	mov	r1, r7
 8012af4:	f7ed fd80 	bl	80005f8 <__aeabi_dmul>
 8012af8:	4642      	mov	r2, r8
 8012afa:	4604      	mov	r4, r0
 8012afc:	460d      	mov	r5, r1
 8012afe:	464b      	mov	r3, r9
 8012b00:	ec51 0b18 	vmov	r0, r1, d8
 8012b04:	f7ed fbc2 	bl	800028c <__adddf3>
 8012b08:	ec53 2b19 	vmov	r2, r3, d9
 8012b0c:	f7ed fd74 	bl	80005f8 <__aeabi_dmul>
 8012b10:	4622      	mov	r2, r4
 8012b12:	462b      	mov	r3, r5
 8012b14:	f7ed fbba 	bl	800028c <__adddf3>
 8012b18:	4642      	mov	r2, r8
 8012b1a:	4682      	mov	sl, r0
 8012b1c:	468b      	mov	fp, r1
 8012b1e:	464b      	mov	r3, r9
 8012b20:	4640      	mov	r0, r8
 8012b22:	4649      	mov	r1, r9
 8012b24:	f7ed fd68 	bl	80005f8 <__aeabi_dmul>
 8012b28:	4b6b      	ldr	r3, [pc, #428]	; (8012cd8 <__ieee754_pow+0x770>)
 8012b2a:	2200      	movs	r2, #0
 8012b2c:	4606      	mov	r6, r0
 8012b2e:	460f      	mov	r7, r1
 8012b30:	f7ed fbac 	bl	800028c <__adddf3>
 8012b34:	4652      	mov	r2, sl
 8012b36:	465b      	mov	r3, fp
 8012b38:	f7ed fba8 	bl	800028c <__adddf3>
 8012b3c:	2000      	movs	r0, #0
 8012b3e:	4604      	mov	r4, r0
 8012b40:	460d      	mov	r5, r1
 8012b42:	4602      	mov	r2, r0
 8012b44:	460b      	mov	r3, r1
 8012b46:	4640      	mov	r0, r8
 8012b48:	4649      	mov	r1, r9
 8012b4a:	f7ed fd55 	bl	80005f8 <__aeabi_dmul>
 8012b4e:	4b62      	ldr	r3, [pc, #392]	; (8012cd8 <__ieee754_pow+0x770>)
 8012b50:	4680      	mov	r8, r0
 8012b52:	4689      	mov	r9, r1
 8012b54:	2200      	movs	r2, #0
 8012b56:	4620      	mov	r0, r4
 8012b58:	4629      	mov	r1, r5
 8012b5a:	f7ed fb95 	bl	8000288 <__aeabi_dsub>
 8012b5e:	4632      	mov	r2, r6
 8012b60:	463b      	mov	r3, r7
 8012b62:	f7ed fb91 	bl	8000288 <__aeabi_dsub>
 8012b66:	4602      	mov	r2, r0
 8012b68:	460b      	mov	r3, r1
 8012b6a:	4650      	mov	r0, sl
 8012b6c:	4659      	mov	r1, fp
 8012b6e:	f7ed fb8b 	bl	8000288 <__aeabi_dsub>
 8012b72:	ec53 2b18 	vmov	r2, r3, d8
 8012b76:	f7ed fd3f 	bl	80005f8 <__aeabi_dmul>
 8012b7a:	4622      	mov	r2, r4
 8012b7c:	4606      	mov	r6, r0
 8012b7e:	460f      	mov	r7, r1
 8012b80:	462b      	mov	r3, r5
 8012b82:	ec51 0b19 	vmov	r0, r1, d9
 8012b86:	f7ed fd37 	bl	80005f8 <__aeabi_dmul>
 8012b8a:	4602      	mov	r2, r0
 8012b8c:	460b      	mov	r3, r1
 8012b8e:	4630      	mov	r0, r6
 8012b90:	4639      	mov	r1, r7
 8012b92:	f7ed fb7b 	bl	800028c <__adddf3>
 8012b96:	4606      	mov	r6, r0
 8012b98:	460f      	mov	r7, r1
 8012b9a:	4602      	mov	r2, r0
 8012b9c:	460b      	mov	r3, r1
 8012b9e:	4640      	mov	r0, r8
 8012ba0:	4649      	mov	r1, r9
 8012ba2:	f7ed fb73 	bl	800028c <__adddf3>
 8012ba6:	a33e      	add	r3, pc, #248	; (adr r3, 8012ca0 <__ieee754_pow+0x738>)
 8012ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bac:	2000      	movs	r0, #0
 8012bae:	4604      	mov	r4, r0
 8012bb0:	460d      	mov	r5, r1
 8012bb2:	f7ed fd21 	bl	80005f8 <__aeabi_dmul>
 8012bb6:	4642      	mov	r2, r8
 8012bb8:	ec41 0b18 	vmov	d8, r0, r1
 8012bbc:	464b      	mov	r3, r9
 8012bbe:	4620      	mov	r0, r4
 8012bc0:	4629      	mov	r1, r5
 8012bc2:	f7ed fb61 	bl	8000288 <__aeabi_dsub>
 8012bc6:	4602      	mov	r2, r0
 8012bc8:	460b      	mov	r3, r1
 8012bca:	4630      	mov	r0, r6
 8012bcc:	4639      	mov	r1, r7
 8012bce:	f7ed fb5b 	bl	8000288 <__aeabi_dsub>
 8012bd2:	a335      	add	r3, pc, #212	; (adr r3, 8012ca8 <__ieee754_pow+0x740>)
 8012bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bd8:	f7ed fd0e 	bl	80005f8 <__aeabi_dmul>
 8012bdc:	a334      	add	r3, pc, #208	; (adr r3, 8012cb0 <__ieee754_pow+0x748>)
 8012bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012be2:	4606      	mov	r6, r0
 8012be4:	460f      	mov	r7, r1
 8012be6:	4620      	mov	r0, r4
 8012be8:	4629      	mov	r1, r5
 8012bea:	f7ed fd05 	bl	80005f8 <__aeabi_dmul>
 8012bee:	4602      	mov	r2, r0
 8012bf0:	460b      	mov	r3, r1
 8012bf2:	4630      	mov	r0, r6
 8012bf4:	4639      	mov	r1, r7
 8012bf6:	f7ed fb49 	bl	800028c <__adddf3>
 8012bfa:	9a07      	ldr	r2, [sp, #28]
 8012bfc:	4b37      	ldr	r3, [pc, #220]	; (8012cdc <__ieee754_pow+0x774>)
 8012bfe:	4413      	add	r3, r2
 8012c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c04:	f7ed fb42 	bl	800028c <__adddf3>
 8012c08:	4682      	mov	sl, r0
 8012c0a:	9805      	ldr	r0, [sp, #20]
 8012c0c:	468b      	mov	fp, r1
 8012c0e:	f7ed fc89 	bl	8000524 <__aeabi_i2d>
 8012c12:	9a07      	ldr	r2, [sp, #28]
 8012c14:	4b32      	ldr	r3, [pc, #200]	; (8012ce0 <__ieee754_pow+0x778>)
 8012c16:	4413      	add	r3, r2
 8012c18:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012c1c:	4606      	mov	r6, r0
 8012c1e:	460f      	mov	r7, r1
 8012c20:	4652      	mov	r2, sl
 8012c22:	465b      	mov	r3, fp
 8012c24:	ec51 0b18 	vmov	r0, r1, d8
 8012c28:	f7ed fb30 	bl	800028c <__adddf3>
 8012c2c:	4642      	mov	r2, r8
 8012c2e:	464b      	mov	r3, r9
 8012c30:	f7ed fb2c 	bl	800028c <__adddf3>
 8012c34:	4632      	mov	r2, r6
 8012c36:	463b      	mov	r3, r7
 8012c38:	f7ed fb28 	bl	800028c <__adddf3>
 8012c3c:	2000      	movs	r0, #0
 8012c3e:	4632      	mov	r2, r6
 8012c40:	463b      	mov	r3, r7
 8012c42:	4604      	mov	r4, r0
 8012c44:	460d      	mov	r5, r1
 8012c46:	f7ed fb1f 	bl	8000288 <__aeabi_dsub>
 8012c4a:	4642      	mov	r2, r8
 8012c4c:	464b      	mov	r3, r9
 8012c4e:	f7ed fb1b 	bl	8000288 <__aeabi_dsub>
 8012c52:	ec53 2b18 	vmov	r2, r3, d8
 8012c56:	f7ed fb17 	bl	8000288 <__aeabi_dsub>
 8012c5a:	4602      	mov	r2, r0
 8012c5c:	460b      	mov	r3, r1
 8012c5e:	4650      	mov	r0, sl
 8012c60:	4659      	mov	r1, fp
 8012c62:	e610      	b.n	8012886 <__ieee754_pow+0x31e>
 8012c64:	2401      	movs	r4, #1
 8012c66:	e6a1      	b.n	80129ac <__ieee754_pow+0x444>
 8012c68:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8012cb8 <__ieee754_pow+0x750>
 8012c6c:	e617      	b.n	801289e <__ieee754_pow+0x336>
 8012c6e:	bf00      	nop
 8012c70:	4a454eef 	.word	0x4a454eef
 8012c74:	3fca7e28 	.word	0x3fca7e28
 8012c78:	93c9db65 	.word	0x93c9db65
 8012c7c:	3fcd864a 	.word	0x3fcd864a
 8012c80:	a91d4101 	.word	0xa91d4101
 8012c84:	3fd17460 	.word	0x3fd17460
 8012c88:	518f264d 	.word	0x518f264d
 8012c8c:	3fd55555 	.word	0x3fd55555
 8012c90:	db6fabff 	.word	0xdb6fabff
 8012c94:	3fdb6db6 	.word	0x3fdb6db6
 8012c98:	33333303 	.word	0x33333303
 8012c9c:	3fe33333 	.word	0x3fe33333
 8012ca0:	e0000000 	.word	0xe0000000
 8012ca4:	3feec709 	.word	0x3feec709
 8012ca8:	dc3a03fd 	.word	0xdc3a03fd
 8012cac:	3feec709 	.word	0x3feec709
 8012cb0:	145b01f5 	.word	0x145b01f5
 8012cb4:	be3e2fe0 	.word	0xbe3e2fe0
 8012cb8:	00000000 	.word	0x00000000
 8012cbc:	3ff00000 	.word	0x3ff00000
 8012cc0:	7ff00000 	.word	0x7ff00000
 8012cc4:	43400000 	.word	0x43400000
 8012cc8:	0003988e 	.word	0x0003988e
 8012ccc:	000bb679 	.word	0x000bb679
 8012cd0:	08013e98 	.word	0x08013e98
 8012cd4:	3ff00000 	.word	0x3ff00000
 8012cd8:	40080000 	.word	0x40080000
 8012cdc:	08013eb8 	.word	0x08013eb8
 8012ce0:	08013ea8 	.word	0x08013ea8
 8012ce4:	a3b5      	add	r3, pc, #724	; (adr r3, 8012fbc <__ieee754_pow+0xa54>)
 8012ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cea:	4640      	mov	r0, r8
 8012cec:	4649      	mov	r1, r9
 8012cee:	f7ed facd 	bl	800028c <__adddf3>
 8012cf2:	4622      	mov	r2, r4
 8012cf4:	ec41 0b1a 	vmov	d10, r0, r1
 8012cf8:	462b      	mov	r3, r5
 8012cfa:	4630      	mov	r0, r6
 8012cfc:	4639      	mov	r1, r7
 8012cfe:	f7ed fac3 	bl	8000288 <__aeabi_dsub>
 8012d02:	4602      	mov	r2, r0
 8012d04:	460b      	mov	r3, r1
 8012d06:	ec51 0b1a 	vmov	r0, r1, d10
 8012d0a:	f7ed ff05 	bl	8000b18 <__aeabi_dcmpgt>
 8012d0e:	2800      	cmp	r0, #0
 8012d10:	f47f ae04 	bne.w	801291c <__ieee754_pow+0x3b4>
 8012d14:	4aa4      	ldr	r2, [pc, #656]	; (8012fa8 <__ieee754_pow+0xa40>)
 8012d16:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012d1a:	4293      	cmp	r3, r2
 8012d1c:	f340 8108 	ble.w	8012f30 <__ieee754_pow+0x9c8>
 8012d20:	151b      	asrs	r3, r3, #20
 8012d22:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8012d26:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8012d2a:	fa4a f303 	asr.w	r3, sl, r3
 8012d2e:	445b      	add	r3, fp
 8012d30:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012d34:	4e9d      	ldr	r6, [pc, #628]	; (8012fac <__ieee754_pow+0xa44>)
 8012d36:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8012d3a:	4116      	asrs	r6, r2
 8012d3c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012d40:	2000      	movs	r0, #0
 8012d42:	ea23 0106 	bic.w	r1, r3, r6
 8012d46:	f1c2 0214 	rsb	r2, r2, #20
 8012d4a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012d4e:	fa4a fa02 	asr.w	sl, sl, r2
 8012d52:	f1bb 0f00 	cmp.w	fp, #0
 8012d56:	4602      	mov	r2, r0
 8012d58:	460b      	mov	r3, r1
 8012d5a:	4620      	mov	r0, r4
 8012d5c:	4629      	mov	r1, r5
 8012d5e:	bfb8      	it	lt
 8012d60:	f1ca 0a00 	rsblt	sl, sl, #0
 8012d64:	f7ed fa90 	bl	8000288 <__aeabi_dsub>
 8012d68:	ec41 0b19 	vmov	d9, r0, r1
 8012d6c:	4642      	mov	r2, r8
 8012d6e:	464b      	mov	r3, r9
 8012d70:	ec51 0b19 	vmov	r0, r1, d9
 8012d74:	f7ed fa8a 	bl	800028c <__adddf3>
 8012d78:	a37b      	add	r3, pc, #492	; (adr r3, 8012f68 <__ieee754_pow+0xa00>)
 8012d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d7e:	2000      	movs	r0, #0
 8012d80:	4604      	mov	r4, r0
 8012d82:	460d      	mov	r5, r1
 8012d84:	f7ed fc38 	bl	80005f8 <__aeabi_dmul>
 8012d88:	ec53 2b19 	vmov	r2, r3, d9
 8012d8c:	4606      	mov	r6, r0
 8012d8e:	460f      	mov	r7, r1
 8012d90:	4620      	mov	r0, r4
 8012d92:	4629      	mov	r1, r5
 8012d94:	f7ed fa78 	bl	8000288 <__aeabi_dsub>
 8012d98:	4602      	mov	r2, r0
 8012d9a:	460b      	mov	r3, r1
 8012d9c:	4640      	mov	r0, r8
 8012d9e:	4649      	mov	r1, r9
 8012da0:	f7ed fa72 	bl	8000288 <__aeabi_dsub>
 8012da4:	a372      	add	r3, pc, #456	; (adr r3, 8012f70 <__ieee754_pow+0xa08>)
 8012da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012daa:	f7ed fc25 	bl	80005f8 <__aeabi_dmul>
 8012dae:	a372      	add	r3, pc, #456	; (adr r3, 8012f78 <__ieee754_pow+0xa10>)
 8012db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012db4:	4680      	mov	r8, r0
 8012db6:	4689      	mov	r9, r1
 8012db8:	4620      	mov	r0, r4
 8012dba:	4629      	mov	r1, r5
 8012dbc:	f7ed fc1c 	bl	80005f8 <__aeabi_dmul>
 8012dc0:	4602      	mov	r2, r0
 8012dc2:	460b      	mov	r3, r1
 8012dc4:	4640      	mov	r0, r8
 8012dc6:	4649      	mov	r1, r9
 8012dc8:	f7ed fa60 	bl	800028c <__adddf3>
 8012dcc:	4604      	mov	r4, r0
 8012dce:	460d      	mov	r5, r1
 8012dd0:	4602      	mov	r2, r0
 8012dd2:	460b      	mov	r3, r1
 8012dd4:	4630      	mov	r0, r6
 8012dd6:	4639      	mov	r1, r7
 8012dd8:	f7ed fa58 	bl	800028c <__adddf3>
 8012ddc:	4632      	mov	r2, r6
 8012dde:	463b      	mov	r3, r7
 8012de0:	4680      	mov	r8, r0
 8012de2:	4689      	mov	r9, r1
 8012de4:	f7ed fa50 	bl	8000288 <__aeabi_dsub>
 8012de8:	4602      	mov	r2, r0
 8012dea:	460b      	mov	r3, r1
 8012dec:	4620      	mov	r0, r4
 8012dee:	4629      	mov	r1, r5
 8012df0:	f7ed fa4a 	bl	8000288 <__aeabi_dsub>
 8012df4:	4642      	mov	r2, r8
 8012df6:	4606      	mov	r6, r0
 8012df8:	460f      	mov	r7, r1
 8012dfa:	464b      	mov	r3, r9
 8012dfc:	4640      	mov	r0, r8
 8012dfe:	4649      	mov	r1, r9
 8012e00:	f7ed fbfa 	bl	80005f8 <__aeabi_dmul>
 8012e04:	a35e      	add	r3, pc, #376	; (adr r3, 8012f80 <__ieee754_pow+0xa18>)
 8012e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e0a:	4604      	mov	r4, r0
 8012e0c:	460d      	mov	r5, r1
 8012e0e:	f7ed fbf3 	bl	80005f8 <__aeabi_dmul>
 8012e12:	a35d      	add	r3, pc, #372	; (adr r3, 8012f88 <__ieee754_pow+0xa20>)
 8012e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e18:	f7ed fa36 	bl	8000288 <__aeabi_dsub>
 8012e1c:	4622      	mov	r2, r4
 8012e1e:	462b      	mov	r3, r5
 8012e20:	f7ed fbea 	bl	80005f8 <__aeabi_dmul>
 8012e24:	a35a      	add	r3, pc, #360	; (adr r3, 8012f90 <__ieee754_pow+0xa28>)
 8012e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e2a:	f7ed fa2f 	bl	800028c <__adddf3>
 8012e2e:	4622      	mov	r2, r4
 8012e30:	462b      	mov	r3, r5
 8012e32:	f7ed fbe1 	bl	80005f8 <__aeabi_dmul>
 8012e36:	a358      	add	r3, pc, #352	; (adr r3, 8012f98 <__ieee754_pow+0xa30>)
 8012e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e3c:	f7ed fa24 	bl	8000288 <__aeabi_dsub>
 8012e40:	4622      	mov	r2, r4
 8012e42:	462b      	mov	r3, r5
 8012e44:	f7ed fbd8 	bl	80005f8 <__aeabi_dmul>
 8012e48:	a355      	add	r3, pc, #340	; (adr r3, 8012fa0 <__ieee754_pow+0xa38>)
 8012e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e4e:	f7ed fa1d 	bl	800028c <__adddf3>
 8012e52:	4622      	mov	r2, r4
 8012e54:	462b      	mov	r3, r5
 8012e56:	f7ed fbcf 	bl	80005f8 <__aeabi_dmul>
 8012e5a:	4602      	mov	r2, r0
 8012e5c:	460b      	mov	r3, r1
 8012e5e:	4640      	mov	r0, r8
 8012e60:	4649      	mov	r1, r9
 8012e62:	f7ed fa11 	bl	8000288 <__aeabi_dsub>
 8012e66:	4604      	mov	r4, r0
 8012e68:	460d      	mov	r5, r1
 8012e6a:	4602      	mov	r2, r0
 8012e6c:	460b      	mov	r3, r1
 8012e6e:	4640      	mov	r0, r8
 8012e70:	4649      	mov	r1, r9
 8012e72:	f7ed fbc1 	bl	80005f8 <__aeabi_dmul>
 8012e76:	2200      	movs	r2, #0
 8012e78:	ec41 0b19 	vmov	d9, r0, r1
 8012e7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012e80:	4620      	mov	r0, r4
 8012e82:	4629      	mov	r1, r5
 8012e84:	f7ed fa00 	bl	8000288 <__aeabi_dsub>
 8012e88:	4602      	mov	r2, r0
 8012e8a:	460b      	mov	r3, r1
 8012e8c:	ec51 0b19 	vmov	r0, r1, d9
 8012e90:	f7ed fcdc 	bl	800084c <__aeabi_ddiv>
 8012e94:	4632      	mov	r2, r6
 8012e96:	4604      	mov	r4, r0
 8012e98:	460d      	mov	r5, r1
 8012e9a:	463b      	mov	r3, r7
 8012e9c:	4640      	mov	r0, r8
 8012e9e:	4649      	mov	r1, r9
 8012ea0:	f7ed fbaa 	bl	80005f8 <__aeabi_dmul>
 8012ea4:	4632      	mov	r2, r6
 8012ea6:	463b      	mov	r3, r7
 8012ea8:	f7ed f9f0 	bl	800028c <__adddf3>
 8012eac:	4602      	mov	r2, r0
 8012eae:	460b      	mov	r3, r1
 8012eb0:	4620      	mov	r0, r4
 8012eb2:	4629      	mov	r1, r5
 8012eb4:	f7ed f9e8 	bl	8000288 <__aeabi_dsub>
 8012eb8:	4642      	mov	r2, r8
 8012eba:	464b      	mov	r3, r9
 8012ebc:	f7ed f9e4 	bl	8000288 <__aeabi_dsub>
 8012ec0:	460b      	mov	r3, r1
 8012ec2:	4602      	mov	r2, r0
 8012ec4:	493a      	ldr	r1, [pc, #232]	; (8012fb0 <__ieee754_pow+0xa48>)
 8012ec6:	2000      	movs	r0, #0
 8012ec8:	f7ed f9de 	bl	8000288 <__aeabi_dsub>
 8012ecc:	ec41 0b10 	vmov	d0, r0, r1
 8012ed0:	ee10 3a90 	vmov	r3, s1
 8012ed4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8012ed8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012edc:	da2b      	bge.n	8012f36 <__ieee754_pow+0x9ce>
 8012ede:	4650      	mov	r0, sl
 8012ee0:	f000 f966 	bl	80131b0 <scalbn>
 8012ee4:	ec51 0b10 	vmov	r0, r1, d0
 8012ee8:	ec53 2b18 	vmov	r2, r3, d8
 8012eec:	f7ff bbed 	b.w	80126ca <__ieee754_pow+0x162>
 8012ef0:	4b30      	ldr	r3, [pc, #192]	; (8012fb4 <__ieee754_pow+0xa4c>)
 8012ef2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8012ef6:	429e      	cmp	r6, r3
 8012ef8:	f77f af0c 	ble.w	8012d14 <__ieee754_pow+0x7ac>
 8012efc:	4b2e      	ldr	r3, [pc, #184]	; (8012fb8 <__ieee754_pow+0xa50>)
 8012efe:	440b      	add	r3, r1
 8012f00:	4303      	orrs	r3, r0
 8012f02:	d009      	beq.n	8012f18 <__ieee754_pow+0x9b0>
 8012f04:	ec51 0b18 	vmov	r0, r1, d8
 8012f08:	2200      	movs	r2, #0
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	f7ed fde6 	bl	8000adc <__aeabi_dcmplt>
 8012f10:	3800      	subs	r0, #0
 8012f12:	bf18      	it	ne
 8012f14:	2001      	movne	r0, #1
 8012f16:	e447      	b.n	80127a8 <__ieee754_pow+0x240>
 8012f18:	4622      	mov	r2, r4
 8012f1a:	462b      	mov	r3, r5
 8012f1c:	f7ed f9b4 	bl	8000288 <__aeabi_dsub>
 8012f20:	4642      	mov	r2, r8
 8012f22:	464b      	mov	r3, r9
 8012f24:	f7ed fdee 	bl	8000b04 <__aeabi_dcmpge>
 8012f28:	2800      	cmp	r0, #0
 8012f2a:	f43f aef3 	beq.w	8012d14 <__ieee754_pow+0x7ac>
 8012f2e:	e7e9      	b.n	8012f04 <__ieee754_pow+0x99c>
 8012f30:	f04f 0a00 	mov.w	sl, #0
 8012f34:	e71a      	b.n	8012d6c <__ieee754_pow+0x804>
 8012f36:	ec51 0b10 	vmov	r0, r1, d0
 8012f3a:	4619      	mov	r1, r3
 8012f3c:	e7d4      	b.n	8012ee8 <__ieee754_pow+0x980>
 8012f3e:	491c      	ldr	r1, [pc, #112]	; (8012fb0 <__ieee754_pow+0xa48>)
 8012f40:	2000      	movs	r0, #0
 8012f42:	f7ff bb30 	b.w	80125a6 <__ieee754_pow+0x3e>
 8012f46:	2000      	movs	r0, #0
 8012f48:	2100      	movs	r1, #0
 8012f4a:	f7ff bb2c 	b.w	80125a6 <__ieee754_pow+0x3e>
 8012f4e:	4630      	mov	r0, r6
 8012f50:	4639      	mov	r1, r7
 8012f52:	f7ff bb28 	b.w	80125a6 <__ieee754_pow+0x3e>
 8012f56:	9204      	str	r2, [sp, #16]
 8012f58:	f7ff bb7a 	b.w	8012650 <__ieee754_pow+0xe8>
 8012f5c:	2300      	movs	r3, #0
 8012f5e:	f7ff bb64 	b.w	801262a <__ieee754_pow+0xc2>
 8012f62:	bf00      	nop
 8012f64:	f3af 8000 	nop.w
 8012f68:	00000000 	.word	0x00000000
 8012f6c:	3fe62e43 	.word	0x3fe62e43
 8012f70:	fefa39ef 	.word	0xfefa39ef
 8012f74:	3fe62e42 	.word	0x3fe62e42
 8012f78:	0ca86c39 	.word	0x0ca86c39
 8012f7c:	be205c61 	.word	0xbe205c61
 8012f80:	72bea4d0 	.word	0x72bea4d0
 8012f84:	3e663769 	.word	0x3e663769
 8012f88:	c5d26bf1 	.word	0xc5d26bf1
 8012f8c:	3ebbbd41 	.word	0x3ebbbd41
 8012f90:	af25de2c 	.word	0xaf25de2c
 8012f94:	3f11566a 	.word	0x3f11566a
 8012f98:	16bebd93 	.word	0x16bebd93
 8012f9c:	3f66c16c 	.word	0x3f66c16c
 8012fa0:	5555553e 	.word	0x5555553e
 8012fa4:	3fc55555 	.word	0x3fc55555
 8012fa8:	3fe00000 	.word	0x3fe00000
 8012fac:	000fffff 	.word	0x000fffff
 8012fb0:	3ff00000 	.word	0x3ff00000
 8012fb4:	4090cbff 	.word	0x4090cbff
 8012fb8:	3f6f3400 	.word	0x3f6f3400
 8012fbc:	652b82fe 	.word	0x652b82fe
 8012fc0:	3c971547 	.word	0x3c971547

08012fc4 <__ieee754_sqrt>:
 8012fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fc8:	ec55 4b10 	vmov	r4, r5, d0
 8012fcc:	4e55      	ldr	r6, [pc, #340]	; (8013124 <__ieee754_sqrt+0x160>)
 8012fce:	43ae      	bics	r6, r5
 8012fd0:	ee10 0a10 	vmov	r0, s0
 8012fd4:	ee10 3a10 	vmov	r3, s0
 8012fd8:	462a      	mov	r2, r5
 8012fda:	4629      	mov	r1, r5
 8012fdc:	d110      	bne.n	8013000 <__ieee754_sqrt+0x3c>
 8012fde:	ee10 2a10 	vmov	r2, s0
 8012fe2:	462b      	mov	r3, r5
 8012fe4:	f7ed fb08 	bl	80005f8 <__aeabi_dmul>
 8012fe8:	4602      	mov	r2, r0
 8012fea:	460b      	mov	r3, r1
 8012fec:	4620      	mov	r0, r4
 8012fee:	4629      	mov	r1, r5
 8012ff0:	f7ed f94c 	bl	800028c <__adddf3>
 8012ff4:	4604      	mov	r4, r0
 8012ff6:	460d      	mov	r5, r1
 8012ff8:	ec45 4b10 	vmov	d0, r4, r5
 8012ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013000:	2d00      	cmp	r5, #0
 8013002:	dc10      	bgt.n	8013026 <__ieee754_sqrt+0x62>
 8013004:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013008:	4330      	orrs	r0, r6
 801300a:	d0f5      	beq.n	8012ff8 <__ieee754_sqrt+0x34>
 801300c:	b15d      	cbz	r5, 8013026 <__ieee754_sqrt+0x62>
 801300e:	ee10 2a10 	vmov	r2, s0
 8013012:	462b      	mov	r3, r5
 8013014:	ee10 0a10 	vmov	r0, s0
 8013018:	f7ed f936 	bl	8000288 <__aeabi_dsub>
 801301c:	4602      	mov	r2, r0
 801301e:	460b      	mov	r3, r1
 8013020:	f7ed fc14 	bl	800084c <__aeabi_ddiv>
 8013024:	e7e6      	b.n	8012ff4 <__ieee754_sqrt+0x30>
 8013026:	1512      	asrs	r2, r2, #20
 8013028:	d074      	beq.n	8013114 <__ieee754_sqrt+0x150>
 801302a:	07d4      	lsls	r4, r2, #31
 801302c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013030:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8013034:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8013038:	bf5e      	ittt	pl
 801303a:	0fda      	lsrpl	r2, r3, #31
 801303c:	005b      	lslpl	r3, r3, #1
 801303e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8013042:	2400      	movs	r4, #0
 8013044:	0fda      	lsrs	r2, r3, #31
 8013046:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801304a:	107f      	asrs	r7, r7, #1
 801304c:	005b      	lsls	r3, r3, #1
 801304e:	2516      	movs	r5, #22
 8013050:	4620      	mov	r0, r4
 8013052:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8013056:	1886      	adds	r6, r0, r2
 8013058:	428e      	cmp	r6, r1
 801305a:	bfde      	ittt	le
 801305c:	1b89      	suble	r1, r1, r6
 801305e:	18b0      	addle	r0, r6, r2
 8013060:	18a4      	addle	r4, r4, r2
 8013062:	0049      	lsls	r1, r1, #1
 8013064:	3d01      	subs	r5, #1
 8013066:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801306a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801306e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013072:	d1f0      	bne.n	8013056 <__ieee754_sqrt+0x92>
 8013074:	462a      	mov	r2, r5
 8013076:	f04f 0e20 	mov.w	lr, #32
 801307a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801307e:	4281      	cmp	r1, r0
 8013080:	eb06 0c05 	add.w	ip, r6, r5
 8013084:	dc02      	bgt.n	801308c <__ieee754_sqrt+0xc8>
 8013086:	d113      	bne.n	80130b0 <__ieee754_sqrt+0xec>
 8013088:	459c      	cmp	ip, r3
 801308a:	d811      	bhi.n	80130b0 <__ieee754_sqrt+0xec>
 801308c:	f1bc 0f00 	cmp.w	ip, #0
 8013090:	eb0c 0506 	add.w	r5, ip, r6
 8013094:	da43      	bge.n	801311e <__ieee754_sqrt+0x15a>
 8013096:	2d00      	cmp	r5, #0
 8013098:	db41      	blt.n	801311e <__ieee754_sqrt+0x15a>
 801309a:	f100 0801 	add.w	r8, r0, #1
 801309e:	1a09      	subs	r1, r1, r0
 80130a0:	459c      	cmp	ip, r3
 80130a2:	bf88      	it	hi
 80130a4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80130a8:	eba3 030c 	sub.w	r3, r3, ip
 80130ac:	4432      	add	r2, r6
 80130ae:	4640      	mov	r0, r8
 80130b0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80130b4:	f1be 0e01 	subs.w	lr, lr, #1
 80130b8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80130bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80130c0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80130c4:	d1db      	bne.n	801307e <__ieee754_sqrt+0xba>
 80130c6:	430b      	orrs	r3, r1
 80130c8:	d006      	beq.n	80130d8 <__ieee754_sqrt+0x114>
 80130ca:	1c50      	adds	r0, r2, #1
 80130cc:	bf13      	iteet	ne
 80130ce:	3201      	addne	r2, #1
 80130d0:	3401      	addeq	r4, #1
 80130d2:	4672      	moveq	r2, lr
 80130d4:	f022 0201 	bicne.w	r2, r2, #1
 80130d8:	1063      	asrs	r3, r4, #1
 80130da:	0852      	lsrs	r2, r2, #1
 80130dc:	07e1      	lsls	r1, r4, #31
 80130de:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80130e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80130e6:	bf48      	it	mi
 80130e8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80130ec:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80130f0:	4614      	mov	r4, r2
 80130f2:	e781      	b.n	8012ff8 <__ieee754_sqrt+0x34>
 80130f4:	0ad9      	lsrs	r1, r3, #11
 80130f6:	3815      	subs	r0, #21
 80130f8:	055b      	lsls	r3, r3, #21
 80130fa:	2900      	cmp	r1, #0
 80130fc:	d0fa      	beq.n	80130f4 <__ieee754_sqrt+0x130>
 80130fe:	02cd      	lsls	r5, r1, #11
 8013100:	d50a      	bpl.n	8013118 <__ieee754_sqrt+0x154>
 8013102:	f1c2 0420 	rsb	r4, r2, #32
 8013106:	fa23 f404 	lsr.w	r4, r3, r4
 801310a:	1e55      	subs	r5, r2, #1
 801310c:	4093      	lsls	r3, r2
 801310e:	4321      	orrs	r1, r4
 8013110:	1b42      	subs	r2, r0, r5
 8013112:	e78a      	b.n	801302a <__ieee754_sqrt+0x66>
 8013114:	4610      	mov	r0, r2
 8013116:	e7f0      	b.n	80130fa <__ieee754_sqrt+0x136>
 8013118:	0049      	lsls	r1, r1, #1
 801311a:	3201      	adds	r2, #1
 801311c:	e7ef      	b.n	80130fe <__ieee754_sqrt+0x13a>
 801311e:	4680      	mov	r8, r0
 8013120:	e7bd      	b.n	801309e <__ieee754_sqrt+0xda>
 8013122:	bf00      	nop
 8013124:	7ff00000 	.word	0x7ff00000

08013128 <with_errno>:
 8013128:	b570      	push	{r4, r5, r6, lr}
 801312a:	4604      	mov	r4, r0
 801312c:	460d      	mov	r5, r1
 801312e:	4616      	mov	r6, r2
 8013130:	f7fa fd0a 	bl	800db48 <__errno>
 8013134:	4629      	mov	r1, r5
 8013136:	6006      	str	r6, [r0, #0]
 8013138:	4620      	mov	r0, r4
 801313a:	bd70      	pop	{r4, r5, r6, pc}

0801313c <xflow>:
 801313c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801313e:	4614      	mov	r4, r2
 8013140:	461d      	mov	r5, r3
 8013142:	b108      	cbz	r0, 8013148 <xflow+0xc>
 8013144:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013148:	e9cd 2300 	strd	r2, r3, [sp]
 801314c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013150:	4620      	mov	r0, r4
 8013152:	4629      	mov	r1, r5
 8013154:	f7ed fa50 	bl	80005f8 <__aeabi_dmul>
 8013158:	2222      	movs	r2, #34	; 0x22
 801315a:	b003      	add	sp, #12
 801315c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013160:	f7ff bfe2 	b.w	8013128 <with_errno>

08013164 <__math_uflow>:
 8013164:	b508      	push	{r3, lr}
 8013166:	2200      	movs	r2, #0
 8013168:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801316c:	f7ff ffe6 	bl	801313c <xflow>
 8013170:	ec41 0b10 	vmov	d0, r0, r1
 8013174:	bd08      	pop	{r3, pc}

08013176 <__math_oflow>:
 8013176:	b508      	push	{r3, lr}
 8013178:	2200      	movs	r2, #0
 801317a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801317e:	f7ff ffdd 	bl	801313c <xflow>
 8013182:	ec41 0b10 	vmov	d0, r0, r1
 8013186:	bd08      	pop	{r3, pc}

08013188 <fabs>:
 8013188:	ec51 0b10 	vmov	r0, r1, d0
 801318c:	ee10 2a10 	vmov	r2, s0
 8013190:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013194:	ec43 2b10 	vmov	d0, r2, r3
 8013198:	4770      	bx	lr

0801319a <finite>:
 801319a:	b082      	sub	sp, #8
 801319c:	ed8d 0b00 	vstr	d0, [sp]
 80131a0:	9801      	ldr	r0, [sp, #4]
 80131a2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80131a6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80131aa:	0fc0      	lsrs	r0, r0, #31
 80131ac:	b002      	add	sp, #8
 80131ae:	4770      	bx	lr

080131b0 <scalbn>:
 80131b0:	b570      	push	{r4, r5, r6, lr}
 80131b2:	ec55 4b10 	vmov	r4, r5, d0
 80131b6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80131ba:	4606      	mov	r6, r0
 80131bc:	462b      	mov	r3, r5
 80131be:	b99a      	cbnz	r2, 80131e8 <scalbn+0x38>
 80131c0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80131c4:	4323      	orrs	r3, r4
 80131c6:	d036      	beq.n	8013236 <scalbn+0x86>
 80131c8:	4b39      	ldr	r3, [pc, #228]	; (80132b0 <scalbn+0x100>)
 80131ca:	4629      	mov	r1, r5
 80131cc:	ee10 0a10 	vmov	r0, s0
 80131d0:	2200      	movs	r2, #0
 80131d2:	f7ed fa11 	bl	80005f8 <__aeabi_dmul>
 80131d6:	4b37      	ldr	r3, [pc, #220]	; (80132b4 <scalbn+0x104>)
 80131d8:	429e      	cmp	r6, r3
 80131da:	4604      	mov	r4, r0
 80131dc:	460d      	mov	r5, r1
 80131de:	da10      	bge.n	8013202 <scalbn+0x52>
 80131e0:	a32b      	add	r3, pc, #172	; (adr r3, 8013290 <scalbn+0xe0>)
 80131e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131e6:	e03a      	b.n	801325e <scalbn+0xae>
 80131e8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80131ec:	428a      	cmp	r2, r1
 80131ee:	d10c      	bne.n	801320a <scalbn+0x5a>
 80131f0:	ee10 2a10 	vmov	r2, s0
 80131f4:	4620      	mov	r0, r4
 80131f6:	4629      	mov	r1, r5
 80131f8:	f7ed f848 	bl	800028c <__adddf3>
 80131fc:	4604      	mov	r4, r0
 80131fe:	460d      	mov	r5, r1
 8013200:	e019      	b.n	8013236 <scalbn+0x86>
 8013202:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013206:	460b      	mov	r3, r1
 8013208:	3a36      	subs	r2, #54	; 0x36
 801320a:	4432      	add	r2, r6
 801320c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013210:	428a      	cmp	r2, r1
 8013212:	dd08      	ble.n	8013226 <scalbn+0x76>
 8013214:	2d00      	cmp	r5, #0
 8013216:	a120      	add	r1, pc, #128	; (adr r1, 8013298 <scalbn+0xe8>)
 8013218:	e9d1 0100 	ldrd	r0, r1, [r1]
 801321c:	da1c      	bge.n	8013258 <scalbn+0xa8>
 801321e:	a120      	add	r1, pc, #128	; (adr r1, 80132a0 <scalbn+0xf0>)
 8013220:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013224:	e018      	b.n	8013258 <scalbn+0xa8>
 8013226:	2a00      	cmp	r2, #0
 8013228:	dd08      	ble.n	801323c <scalbn+0x8c>
 801322a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801322e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013232:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013236:	ec45 4b10 	vmov	d0, r4, r5
 801323a:	bd70      	pop	{r4, r5, r6, pc}
 801323c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013240:	da19      	bge.n	8013276 <scalbn+0xc6>
 8013242:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013246:	429e      	cmp	r6, r3
 8013248:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801324c:	dd0a      	ble.n	8013264 <scalbn+0xb4>
 801324e:	a112      	add	r1, pc, #72	; (adr r1, 8013298 <scalbn+0xe8>)
 8013250:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013254:	2b00      	cmp	r3, #0
 8013256:	d1e2      	bne.n	801321e <scalbn+0x6e>
 8013258:	a30f      	add	r3, pc, #60	; (adr r3, 8013298 <scalbn+0xe8>)
 801325a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801325e:	f7ed f9cb 	bl	80005f8 <__aeabi_dmul>
 8013262:	e7cb      	b.n	80131fc <scalbn+0x4c>
 8013264:	a10a      	add	r1, pc, #40	; (adr r1, 8013290 <scalbn+0xe0>)
 8013266:	e9d1 0100 	ldrd	r0, r1, [r1]
 801326a:	2b00      	cmp	r3, #0
 801326c:	d0b8      	beq.n	80131e0 <scalbn+0x30>
 801326e:	a10e      	add	r1, pc, #56	; (adr r1, 80132a8 <scalbn+0xf8>)
 8013270:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013274:	e7b4      	b.n	80131e0 <scalbn+0x30>
 8013276:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801327a:	3236      	adds	r2, #54	; 0x36
 801327c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013280:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8013284:	4620      	mov	r0, r4
 8013286:	4b0c      	ldr	r3, [pc, #48]	; (80132b8 <scalbn+0x108>)
 8013288:	2200      	movs	r2, #0
 801328a:	e7e8      	b.n	801325e <scalbn+0xae>
 801328c:	f3af 8000 	nop.w
 8013290:	c2f8f359 	.word	0xc2f8f359
 8013294:	01a56e1f 	.word	0x01a56e1f
 8013298:	8800759c 	.word	0x8800759c
 801329c:	7e37e43c 	.word	0x7e37e43c
 80132a0:	8800759c 	.word	0x8800759c
 80132a4:	fe37e43c 	.word	0xfe37e43c
 80132a8:	c2f8f359 	.word	0xc2f8f359
 80132ac:	81a56e1f 	.word	0x81a56e1f
 80132b0:	43500000 	.word	0x43500000
 80132b4:	ffff3cb0 	.word	0xffff3cb0
 80132b8:	3c900000 	.word	0x3c900000

080132bc <_init>:
 80132bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132be:	bf00      	nop
 80132c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80132c2:	bc08      	pop	{r3}
 80132c4:	469e      	mov	lr, r3
 80132c6:	4770      	bx	lr

080132c8 <_fini>:
 80132c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132ca:	bf00      	nop
 80132cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80132ce:	bc08      	pop	{r3}
 80132d0:	469e      	mov	lr, r3
 80132d2:	4770      	bx	lr
