# Hi there ğŸ‘‹ I'm Shy Â· ä½ å¥½ï¼Œæˆ‘æ˜¯ Shy

> Student learning FPGA & IC design Â· å­¦ç”Ÿï¼Œæ­£åœ¨å­¦ä¹  FPGA ä¸é›†æˆç”µè·¯è®¾è®¡

[![GitHub followers](https://img.shields.io/github/followers/acousma-az?style=social)](https://github.com/acousma-az)
[![GitHub stars](https://img.shields.io/github/stars/acousma-az?style=social)](https://github.com/acousma-az?tab=repositories)
![Profile views](https://komarev.com/ghpvc/?username=acousma-az&style=flat-square)

<details>
  <summary><b>ä¸­æ–‡ / Chinese</b></summary>

## å…³äºæˆ‘
- ğŸ”­ å½“å‰ï¼šä¸ªäººé¡¹ç›®ä¸è¯¾ç¨‹è®¾è®¡
- ğŸŒ± å­¦ä¹ æ–¹å‘ï¼šFPGAã€Verilog/SystemVerilogã€æ—¶åºçº¦æŸã€ä»¿çœŸä¸ç»¼åˆ
- ğŸ¯ é¡¹ç›®ç»å†ï¼šè½¯ç¡¬ä»¶ååŒç³»ç»Ÿè®¾è®¡ã€AIåŠ é€Ÿå™¨è®¾è®¡ã€æ•°å­—é€»è¾‘è®¾è®¡
- ğŸ“ æ•™è‚²ï¼š2023 å¹´ 9 æœˆè‡³ä»Šï¼Œå®‰å¾½å¤§å­¦ â€” é›†æˆç”µè·¯è®¾è®¡ä¸é›†æˆç³»ç»Ÿä¸“ä¸š æœ¬ç§‘

## æŠ€èƒ½æ ˆ
- HDLï¼šVerilogã€SystemVerilogï¼ˆåŸºç¡€ï¼‰
- å·¥å…·ï¼šVCSã€Verdiã€Vivadoã€ModelSimã€Quartus II
- è¯­è¨€ï¼šC/C++
- ç‰ˆæœ¬æ§åˆ¶ï¼šGit / GitHub

## è”ç³»æ–¹å¼
- ğŸ“« GitHub Issues / Discussionsï¼šæ¬¢è¿äº¤æµä¸æé—®
- ğŸ“§ é‚®ç®±ï¼ˆéšç§ä¿æŠ¤ï¼‰ï¼šshy_sun_heyang@163.com

## æœ€è¿‘åšå®¢æ›´æ–°
- ğŸ“šåŸºäºsilvaco TCADçš„BJTç»“æ„ä¸ç”µå­¦ä»¿çœŸ https://blog.csdn.net/2402_84416851/article/details/157359722?spm=1001.2014.3001.5501
- ğŸ“šåŸºäºsilvaco TCADçš„MOSFETï¼ˆ2Dï¼‰ç»“æ„ä¸æ€§èƒ½ä»¿çœŸ https://blog.csdn.net/2402_84416851/article/details/157360589?spm=1001.2014.3001.5501
- ğŸ“šFPGAç”µå­æ—¶é’Ÿè®¾è®¡ https://blog.csdn.net/2402_84416851/article/details/157588213?spm=1001.2014.3001.5502
</details>

<details>
  <summary><b>English</b></summary>

## About Me
- ğŸ”­ Current: personal projects and course work
- ğŸŒ± Learning: FPGA, Verilog/SystemVerilog, timing constraints, simulation & synthesis
- ğŸ¯ Project Experience: HW/SW co-design, AI accelerator design, digital logic design
- ğŸ“ Education: Sep 2023 â€“ present, Anhui University â€” IC Design & Integrated Systems, Undergraduate

## Skills
- HDL: Verilog, SystemVerilog (basic)
- Tools: VCS, Verdi, Vivado, ModelSim, Quartus II
- Languages: C/C++
- Version Control: Git / GitHub

## Contact
- ğŸ“« GitHub Issues / Discussions: happy to connect and help
- ğŸ“§ Email: shy_sun_heyang@163.com

## Recent Blog Posts
- ğŸ“šBJT Structure and Electrical Simulation Based on Silvaco TCAD https://blog.csdn.net/2402_84416851/article/details/157359722?spm=1001.2014.3001.5501
- ğŸ“šMOSFET (2D) Structure and Performance Simulation Based on Silvaco TCAD https://blog.csdn.net/2402_84416851/article/details/157360589?spm=1001.2014.3001.5501
- ğŸ“šFPGA digital clock design https://blog.csdn.net/2402_84416851/article/details/157588213?spm=1001.2014.3001.5502
</details>


---

