<div id="pf1f3" class="pf w0 h0" data-page-no="1f3"><div class="pc pc1f3 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1f3.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">If the compare and hardware averaging functions are disabled, a conversion complete</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">event sets SC1n[COCO] and generates an ADC interrupt to wake the MCU from Normal</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">Stop mode if the respective ADC interrupt is enabled, that is, when SC1n[AIEN]=1. The</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">result register, Rn, will contain the data from the first completed conversion that occurred</div><div class="t m0 x9 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">during Normal Stop mode. If the hardware averaging function is enabled, SC1n[COCO]</div><div class="t m0 x9 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">will set, and generate an interrupt if enabled, when the selected number of conversions</div><div class="t m0 x9 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">are completed. If the compare function is enabled, SC1n[COCO] will set, and generate an</div><div class="t m0 x9 hf y11f ff3 fs5 fc0 sc0 ls0 ws0">interrupt if enabled, only if the compare conditions are met. If a single conversion is</div><div class="t m0 x9 hf y120 ff3 fs5 fc0 sc0 ls0 ws0">selected and the compare is not true, the ADC will return to its Idle state and cannot wake</div><div class="t m0 x9 hf y121 ff3 fs5 fc0 sc0 ls0 ws0">the MCU from Normal Stop mode unless a new conversion is initiated by another</div><div class="t m0 x9 hf y122 ff3 fs5 fc0 sc0 ls0 ws0">hardware trigger.</div><div class="t m0 x9 he y2c05 ff1 fs1 fc0 sc0 ls0 ws0">28.4.11<span class="_ _b"> </span>MCU Low-Power Stop mode operation</div><div class="t m0 x9 hf y2704 ff3 fs5 fc0 sc0 ls0 ws0">The ADC module is automatically disabled when the MCU enters Low-Power Stop</div><div class="t m0 x9 hf y2c06 ff3 fs5 fc0 sc0 ls0 ws0">mode. All module registers contain their reset values following exit from Low-Power</div><div class="t m0 x9 hf y2c07 ff3 fs5 fc0 sc0 ls0 ws0">Stop mode. Therefore, the module must be re-enabled and re-configured following exit</div><div class="t m0 x9 hf ya4d ff3 fs5 fc0 sc0 ls0 ws0">from Low-Power Stop mode.</div><div class="t m0 x10e h8 y2c08 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y2c09 ff3 fs5 fc0 sc0 ls0 ws0">For the chip specific modes of operation, see the power</div><div class="t m0 x3e hf y2c0a ff3 fs5 fc0 sc0 ls0 ws0">management information for the device.</div><div class="t m0 x9 hd y2c0b ff1 fs7 fc0 sc0 ls0 ws0">28.5<span class="_ _b"> </span>Initialization information</div><div class="t m0 x9 hf y2c0c ff3 fs5 fc0 sc0 ls0 ws0">This section gives an example that provides some basic direction on how to initialize and</div><div class="t m0 x9 hf y2c0d ff3 fs5 fc0 sc0 ls0 ws0">configure the ADC module. The user can configure the module for 16-bit, 12-bit, 10-bit,</div><div class="t m0 x9 hf y2c0e ff3 fs5 fc0 sc0 ls0 ws0">or 8-bit single-ended resolution or 16-bit, 13-bit, 11-bit, or 9-bit differential resolution,</div><div class="t m0 x9 hf y2c0f ff3 fs5 fc0 sc0 ls0 ws0">single or continuous conversion, and a polled or interrupt approach, among many other</div><div class="t m0 x9 hf y2c10 ff3 fs5 fc0 sc0 ls0 ws0">options. For information used in this example, refer to <span class="fc1">Table 28-73</span>, <span class="fc1">Table 28-74</span>, and</div><div class="t m0 x9 hf y1a9f ff3 fs5 fc1 sc0 ls0 ws0">Table 28-75<span class="fc0">.</span></div><div class="t m0 xda h8 y2c11 ff1 fs5 fc0 sc0 ls0">Note</div><div class="t m0 x3e hf y2824 ff3 fs5 fc0 sc0 ls0 ws0">Hexadecimal values are designated by a preceding 0x, binary</div><div class="t m0 x3e hf y2825 ff3 fs5 fc0 sc0 ls0 ws0">values designated by a preceding %, and decimal values have</div><div class="t m0 x3e hf yc94 ff3 fs5 fc0 sc0 ls0 ws0">no preceding character.</div><div class="t m0 x9 he y2c12 ff1 fs1 fc0 sc0 ls0 ws0">28.5.1<span class="_ _b"> </span>ADC module initialization example</div><div class="t m0 x61 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>499</div><a class="l" href="#pf1ea" data-dest-detail='[490,"XYZ",null,723.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:360.810000px;bottom:217.800000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ea" data-dest-detail='[490,"XYZ",null,572.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:435.850000px;bottom:217.800000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ea" data-dest-detail='[490,"XYZ",null,128.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:54.000000px;bottom:201.800000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
