
---------- Begin Simulation Statistics ----------
final_tick                                51456077000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76752                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    77071                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   824.70                       # Real time elapsed on the host
host_tick_rate                               62393874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63297577                       # Number of instructions simulated
sim_ops                                      63560529                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051456                       # Number of seconds simulated
sim_ticks                                 51456077000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.430761                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12399185                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14685625                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2831404                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13733551                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1033592                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1039700                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6108                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16950366                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3966                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65821                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1530294                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8107358                       # Number of branches committed
system.cpu0.commit.bw_lim_events               302046                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197962                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       29165786                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52854038                       # Number of instructions committed
system.cpu0.commit.committedOps              52919844                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     96557357                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548066                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.043954                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     66814577     69.20%     69.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15633867     16.19%     85.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8866185      9.18%     94.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3686587      3.82%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       559635      0.58%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       466918      0.48%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        88446      0.09%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       139096      0.14%     99.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       302046      0.31%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     96557357                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1604004                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50307062                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5139086                       # Number of loads committed
system.cpu0.commit.membars                     131677                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131686      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39931354     75.46%     75.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5139349      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066902      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52919844                       # Class of committed instruction
system.cpu0.commit.refs                       7271838                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52854038                       # Number of Instructions Simulated
system.cpu0.committedOps                     52919844                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.922741                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.922741                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             34419039                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1301328                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10845404                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              88992851                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16359783                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 47261855                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1530630                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2622490                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1275095                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16950366                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12314819                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     83720153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                98401                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100580881                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          120                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5663516                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.166794                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          14294127                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13432777                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.989729                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         100846402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.998022                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.287736                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                44649623     44.27%     44.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                32984470     32.71%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12690873     12.58%     89.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5052138      5.01%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2077076      2.06%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1543810      1.53%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1844750      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     894      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2768      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           100846402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12508118                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3903696                       # number of floating regfile writes
system.cpu0.idleCycles                         778215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1705827                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11848125                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.740874                       # Inst execution rate
system.cpu0.iew.exec_refs                    11272543                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2824809                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               31107721                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8731254                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66476                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           410202                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3516846                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           82085087                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8447734                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1473511                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             75291082                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                138506                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                91482                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1530630                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               482782                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6091                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          306926                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2117                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          372                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3592168                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1384094                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           372                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72776                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1633051                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 57887700                       # num instructions consuming a value
system.cpu0.iew.wb_count                     74703210                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819850                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 47459204                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.735090                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      74807851                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                86235627                       # number of integer regfile reads
system.cpu0.int_regfile_writes               57309462                       # number of integer regfile writes
system.cpu0.ipc                              0.520091                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520091                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131842      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             57909007     75.44%     75.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6168      0.01%     75.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8249      0.01%     75.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1886174      2.46%     78.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3425937      4.46%     82.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1024824      1.34%     83.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            942710      1.23%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8546785     11.13%     96.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2816651      3.67%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66210      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              76764594                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7345952                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           14691844                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7329538                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           9551197                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     520438                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006780                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 477589     91.77%     91.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5914      1.14%     92.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  11665      2.24%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   53      0.01%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 22170      4.26%     99.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3040      0.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              69807238                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         240543341                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     67373672                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        101699373                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  81886822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 76764594                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198265                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       29165239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           339158                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           303                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8950627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    100846402                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.761203                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.170198                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           56843331     56.37%     56.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25539134     25.32%     81.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11562831     11.47%     93.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2953835      2.93%     96.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1895865      1.88%     97.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1135615      1.13%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             531278      0.53%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             287014      0.28%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              97499      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      100846402                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.755374                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           504027                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          157414                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8731254                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3516846                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11035312                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                       101624617                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1287539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               32960862                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43416142                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1115758                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19234069                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                 95410                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6900                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            113091064                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              85982563                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           69714385                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 45424009                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                127192                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1530630                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1672908                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                26298238                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         13028632                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       100062432                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         23924                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               549                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2746267                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           548                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   178339277                       # The number of ROB reads
system.cpu0.rob.rob_writes                  168460527                       # The number of ROB writes
system.cpu0.timesIdled                          10475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  136                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.100215                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1019752                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1072292                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           181206                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1331706                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10828                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13657                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2829                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1636632                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1808                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65655                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           174468                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    928086                       # Number of branches committed
system.cpu1.commit.bw_lim_events                23738                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197208                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1540493                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3806913                       # Number of instructions committed
system.cpu1.commit.committedOps               3872631                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     23055120                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167973                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.657897                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     21034288     91.23%     91.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1063604      4.61%     95.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       390931      1.70%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       383670      1.66%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120792      0.52%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28569      0.12%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6458      0.03%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3070      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        23738      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     23055120                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17131                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3592595                       # Number of committed integer instructions.
system.cpu1.commit.loads                       987238                       # Number of loads committed
system.cpu1.commit.membars                     131328                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131328      3.39%      3.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2333325     60.25%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1052887     27.19%     90.85% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        354399      9.15%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3872631                       # Class of committed instruction
system.cpu1.commit.refs                       1407310                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3806913                       # Number of Instructions Simulated
system.cpu1.committedOps                      3872631                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.151325                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.151325                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             18673290                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6881                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              941864                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6092103                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1022692                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3273328                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                174666                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                12787                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               196415                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1636632                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   789016                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     22266545                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54754                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6381543                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 362808                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069889                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            892386                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1030580                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.272511                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          23340391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.276240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.681024                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                18885872     80.91%     80.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3166621     13.57%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  844178      3.62%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  277509      1.19%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   90258      0.39%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   60422      0.26%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13482      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     392      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1657      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            23340391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu1.idleCycles                          77170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              181383                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1116319                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.206868                       # Inst execution rate
system.cpu1.iew.exec_refs                     1696716                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    526141                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17025527                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1314791                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66021                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           164066                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              617518                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5412596                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1170575                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           220483                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4844354                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45222                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                55064                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                174666                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               213656                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3276                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39408                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1962                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       327553                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       197446                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           301                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86669                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         94714                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2201847                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4738169                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785660                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1729903                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202334                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4744104                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6087938                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3046496                       # number of integer regfile writes
system.cpu1.ipc                              0.162567                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162567                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131405      2.59%      2.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3154541     62.28%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 642      0.01%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1294797     25.56%     90.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             483388      9.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5064837                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     40                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 74                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      34520                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006816                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11864     34.37%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21364     61.89%     96.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1286      3.73%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4967912                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          33517222                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4738140                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6952686                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5215204                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5064837                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197392                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1539964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            12711                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           184                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       785311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     23340391                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216999                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.620804                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           19915459     85.33%     85.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2365014     10.13%     95.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             674898      2.89%     98.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             252791      1.08%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              97358      0.42%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14246      0.06%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15450      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3108      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               2067      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       23340391                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.216284                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           569594                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          180729                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1314791                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             617518                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     77                       # number of misc regfile reads
system.cpu1.numCycles                        23417561                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    79490504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18048827                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2467386                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                512837                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1197417                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 45106                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  685                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7476232                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5841864                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3647202                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3234984                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 63460                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                174666                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               677720                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1179816                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7476214                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          6777                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               291                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   969607                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           288                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    28444051                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11111789                       # The number of ROB writes
system.cpu1.timesIdled                           2242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.991708                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 853421                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              889057                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           155957                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1131657                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10694                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14670                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3976                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1368672                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1918                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65663                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           147780                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    797796                       # Number of branches committed
system.cpu2.commit.bw_lim_events                20181                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1255628                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3406545                       # Number of instructions committed
system.cpu2.commit.committedOps               3472266                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     22186041                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.156507                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.635781                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     20374963     91.84%     91.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       952251      4.29%     96.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       353015      1.59%     97.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       335049      1.51%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       115583      0.52%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27475      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4985      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2539      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        20181      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     22186041                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16105                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3224910                       # Number of committed integer instructions.
system.cpu2.commit.loads                       891590                       # Number of loads committed
system.cpu2.commit.membars                     131337                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131337      3.78%      3.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2068940     59.58%     63.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         957247     27.57%     90.95% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        314050      9.04%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3472266                       # Class of committed instruction
system.cpu2.commit.refs                       1271321                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3406545                       # Number of Instructions Simulated
system.cpu2.committedOps                      3472266                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.606699                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.606699                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             18511873                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8350                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              791626                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5312623                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  859368                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2713331                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147956                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14508                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               189397                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1368672                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   644433                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     21517108                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42267                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5549093                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 312266                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.060814                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            748654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            864115                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.246560                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          22421925                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.250430                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.662396                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                18609752     83.00%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2655405     11.84%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  758614      3.38%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  242027      1.08%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   84012      0.37%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56254      0.25%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13674      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     443      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1744      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            22421925                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu2.idleCycles                          84094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              153436                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  943880                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.189760                       # Inst execution rate
system.cpu2.iew.exec_refs                     1515999                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    468739                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               16818332                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1153348                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66031                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           138424                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              540597                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4727485                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1047260                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           181063                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4270741                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 29084                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                49370                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147956                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               177505                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         3012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           33755                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1713                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           96                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       261758                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       160866                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           296                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71922                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         81514                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2045147                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4179058                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.782227                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1599770                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.185686                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4183336                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5386330                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2715314                       # number of integer regfile writes
system.cpu2.ipc                              0.151362                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.151362                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131411      2.95%      2.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2740119     61.55%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 642      0.01%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1158152     26.02%     90.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             421417      9.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4451804                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     39                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 72                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31622                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007103                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10926     34.55%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 19552     61.83%     96.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1138      3.60%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4351976                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          31368210                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4179031                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5982820                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4530076                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4451804                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197409                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1255218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            11127                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           206                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       629384                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     22421925                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.198547                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.601498                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           19440757     86.70%     86.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2040317      9.10%     95.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             591276      2.64%     98.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             225895      1.01%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              92992      0.41%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              11902      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13842      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2832      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2112      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       22421925                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.197805                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           512704                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          156511                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1153348                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             540597                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     74                       # number of misc regfile reads
system.cpu2.numCycles                        22506019                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    80400498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               17867742                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2237123                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                559375                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1011476                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 32673                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  279                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6531810                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5094807                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3226509                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2691221                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 49904                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147956                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               696701                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  989386                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6531792                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          6829                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               276                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   966056                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           272                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    26893403                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9691965                       # The number of ROB writes
system.cpu2.timesIdled                           2504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.688190                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 783267                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              836036                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           141611                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1043767                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10234                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13674                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3440                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1255022                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1857                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65643                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           133997                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    745652                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18522                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197179                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1118630                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3230081                       # Number of instructions committed
system.cpu3.commit.committedOps               3295788                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     21862363                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.150752                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.623511                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     20139246     92.12%     92.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       909172      4.16%     96.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       334893      1.53%     97.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       316327      1.45%     99.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110059      0.50%     99.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27754      0.13%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4063      0.02%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2327      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18522      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     21862363                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15658                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3058991                       # Number of committed integer instructions.
system.cpu3.commit.loads                       852055                       # Number of loads committed
system.cpu3.commit.membars                     131316                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131316      3.98%      3.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1953173     59.26%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         917692     27.84%     91.11% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        292915      8.89%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3295788                       # Class of committed instruction
system.cpu3.commit.refs                       1210631                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3230081                       # Number of Instructions Simulated
system.cpu3.committedOps                      3295788                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.859604                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.859604                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             18505857                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7778                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              728154                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4947420                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  783057                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2465860                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                134150                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13590                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               184801                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1255022                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   586290                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     21247192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37269                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5156832                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 283528                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.056642                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            684749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            793501                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.232740                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          22073725                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.236608                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.648014                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                18544745     84.01%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2436542     11.04%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  726344      3.29%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  217726      0.99%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   80071      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53070      0.24%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13341      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     354      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1532      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            22073725                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu3.idleCycles                          83351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              139294                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  875149                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.181227                       # Inst execution rate
system.cpu3.iew.exec_refs                     1435745                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    437262                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               16791273                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1084025                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66009                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           124712                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              498501                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4413971                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               998483                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           163207                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4015470                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 26314                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                49273                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                134150                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               173940                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         3027                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31950                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1417                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       231970                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       139925                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           210                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65122                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         74172                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1955026                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3930137                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.786152                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1536947                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.177376                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3933141                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5058848                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2564962                       # number of integer regfile writes
system.cpu3.ipc                              0.145781                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.145781                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131389      3.14%      3.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2553550     61.11%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 643      0.02%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1105532     26.46%     90.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             387498      9.27%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4178677                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     42                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 81                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                38                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31576                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007556                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10547     33.40%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 20059     63.53%     96.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  963      3.05%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4078822                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          30474267                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3930110                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5532222                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4216603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4178677                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197368                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1118182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            11693                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           189                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       550346                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     22073725                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.189305                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.590194                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           19286654     87.37%     87.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1897303      8.60%     95.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             561219      2.54%     98.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             207831      0.94%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91744      0.42%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              11362      0.05%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13386      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2467      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1759      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       22073725                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.188593                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           488584                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          147199                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1084025                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             498501                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     73                       # number of misc regfile reads
system.cpu3.numCycles                        22157076                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    80749836                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               17878724                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2133739                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                537737                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  918760                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 28104                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  229                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6077329                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4749093                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3027010                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2449898                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 57836                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                134150                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               684465                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  893271                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6077311                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7728                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               294                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   957353                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           290                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    26257778                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9040426                       # The number of ROB writes
system.cpu3.timesIdled                           2344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       614476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1206970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       105623                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        23522                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       589976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700907                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         613498                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             354066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       364618                       # Transaction distribution
system.membus.trans_dist::CleanEvict           227692                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              416                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            244                       # Transaction distribution
system.membus.trans_dist::ReadExReq            259911                       # Transaction distribution
system.membus.trans_dist::ReadExResp           259891                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        354066                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            23                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1820927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1820927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     62628800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                62628800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              599                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            614660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  614660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              614660                       # Request fanout histogram
system.membus.respLayer1.occupancy         3236089250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2853053501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 93                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    847498638.297872                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   5677050431.829677                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        58500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  38936688000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    11623641000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  39832436000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       640367                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          640367                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       640367                       # number of overall hits
system.cpu2.icache.overall_hits::total         640367                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4066                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4066                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4066                       # number of overall misses
system.cpu2.icache.overall_misses::total         4066                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    110619000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    110619000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    110619000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    110619000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       644433                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       644433                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       644433                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       644433                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006309                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006309                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006309                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006309                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 27205.853419                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 27205.853419                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 27205.853419                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 27205.853419                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          290                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    96.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3495                       # number of writebacks
system.cpu2.icache.writebacks::total             3495                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          539                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          539                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          539                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          539                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3527                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3527                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3527                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3527                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     95866500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     95866500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     95866500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     95866500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005473                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005473                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005473                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005473                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 27180.748511                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27180.748511                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 27180.748511                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27180.748511                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3495                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       640367                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         640367                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4066                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4066                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    110619000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    110619000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       644433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       644433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006309                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006309                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 27205.853419                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 27205.853419                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          539                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          539                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3527                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3527                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     95866500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     95866500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005473                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005473                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 27180.748511                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27180.748511                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.011049                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             630012                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3495                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           180.260944                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        370728500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.011049                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.969095                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969095                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1292393                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1292393                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1153857                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1153857                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1153857                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1153857                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       160355                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        160355                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       160355                       # number of overall misses
system.cpu2.dcache.overall_misses::total       160355                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  14748785095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14748785095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  14748785095                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14748785095                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1314212                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1314212                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1314212                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1314212                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.122016                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.122016                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.122016                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.122016                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91975.835459                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91975.835459                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91975.835459                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91975.835459                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       175340                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       123103                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2577                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            608                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    68.040357                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   202.472039                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117615                       # number of writebacks
system.cpu2.dcache.writebacks::total           117615                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        82730                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82730                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        82730                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82730                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77625                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77625                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77625                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77625                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6398671336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6398671336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6398671336                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6398671336                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059066                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059066                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059066                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059066                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 82430.548612                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82430.548612                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 82430.548612                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82430.548612                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117615                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       891571                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         891571                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       108702                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       108702                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   9943839000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9943839000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1000273                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1000273                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.108672                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.108672                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91477.976486                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91477.976486                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        65876                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65876                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42826                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42826                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3061787500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3061787500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 71493.660393                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 71493.660393                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       262286                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        262286                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51653                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51653                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4804946095                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4804946095                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313939                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313939                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164532                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164532                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 93023.562910                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93023.562910                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16854                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16854                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34799                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34799                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3336883836                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3336883836                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.110846                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.110846                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95890.222018                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95890.222018                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          124                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          124                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           47                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       481500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       481500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.274854                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.274854                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 10244.680851                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10244.680851                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           25                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           22                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       210500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       210500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.128655                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.128655                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9568.181818                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9568.181818                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           67                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           51                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       414000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       414000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.432203                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.432203                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8117.647059                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8117.647059                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           51                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       365000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       365000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.432203                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.432203                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7156.862745                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7156.862745                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        39000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        39000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5307                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5307                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60356                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60356                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3511723500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3511723500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65663                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65663                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.919178                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.919178                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 58183.502883                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 58183.502883                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60355                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60355                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3451367500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3451367500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.919163                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.919163                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 57184.450336                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 57184.450336                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.214240                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1296975                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137882                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.406413                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        370740000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.214240                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.975445                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.975445                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2898237                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2898237                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 71                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      1111120125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   6485373878.781922                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  38937287000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11455752500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  40000324500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       582336                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          582336                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       582336                       # number of overall hits
system.cpu3.icache.overall_hits::total         582336                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3954                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3954                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3954                       # number of overall misses
system.cpu3.icache.overall_misses::total         3954                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    111859999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    111859999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    111859999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    111859999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       586290                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       586290                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       586290                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       586290                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006744                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006744                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006744                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006744                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 28290.338644                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28290.338644                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 28290.338644                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28290.338644                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          293                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    97.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3348                       # number of writebacks
system.cpu3.icache.writebacks::total             3348                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          574                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          574                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          574                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          574                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3380                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3380                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3380                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3380                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     95809000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     95809000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     95809000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     95809000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005765                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005765                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005765                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005765                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 28345.857988                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28345.857988                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 28345.857988                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28345.857988                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3348                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       582336                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         582336                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3954                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3954                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    111859999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    111859999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       586290                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       586290                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006744                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006744                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 28290.338644                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28290.338644                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          574                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          574                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3380                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3380                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     95809000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     95809000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005765                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005765                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 28345.857988                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28345.857988                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.007622                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             570932                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3348                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           170.529271                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        377306500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.007622                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.968988                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.968988                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1175960                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1175960                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1087706                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1087706                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1087706                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1087706                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       156042                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        156042                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       156042                       # number of overall misses
system.cpu3.dcache.overall_misses::total       156042                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14529056641                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14529056641                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14529056641                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14529056641                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1243748                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1243748                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1243748                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1243748                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.125461                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.125461                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.125461                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.125461                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 93109.910415                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93109.910415                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 93109.910415                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93109.910415                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       174435                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       134042                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2543                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            667                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.594180                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   200.962519                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       117036                       # number of writebacks
system.cpu3.dcache.writebacks::total           117036                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        79058                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        79058                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        79058                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        79058                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        76984                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        76984                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        76984                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        76984                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6360033884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6360033884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6360033884                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6360033884                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061897                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061897                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061897                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061897                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 82615.009405                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82615.009405                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 82615.009405                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82615.009405                       # average overall mshr miss latency
system.cpu3.dcache.replacements                117036                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       845937                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         845937                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       105025                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       105025                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9780860000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9780860000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       950962                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       950962                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.110441                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.110441                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93128.874078                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93128.874078                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        62836                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        62836                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42189                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42189                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3028202000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3028202000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044365                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044365                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 71777.050890                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 71777.050890                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       241769                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        241769                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        51017                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51017                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4748196641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4748196641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292786                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292786                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.174247                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.174247                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 93070.871298                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 93070.871298                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16222                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16222                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34795                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34795                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3331831884                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3331831884                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118841                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118841                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95756.053571                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95756.053571                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          134                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       726000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       726000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.263736                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.263736                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        15125                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        15125                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           34                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           14                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       133500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       133500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9535.714286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9535.714286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           77                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           63                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       423500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       423500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.450000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.450000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6722.222222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6722.222222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       364500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       364500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.442857                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.442857                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5879.032258                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5879.032258                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        44500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        44500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5294                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5294                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60349                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60349                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3501763500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3501763500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65643                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65643                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919352                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919352                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 58025.211685                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 58025.211685                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60349                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60349                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3441414500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3441414500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919352                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919352                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 57025.211685                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 57025.211685                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.698566                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1230420                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137224                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.966507                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        377318000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.698566                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.928080                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.928080                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2756677                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2756677                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    71530444.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   199062544.970237                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        58500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    602118000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    50812303000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    643774000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12301485                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12301485                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12301485                       # number of overall hits
system.cpu0.icache.overall_hits::total       12301485                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13333                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13333                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13333                       # number of overall misses
system.cpu0.icache.overall_misses::total        13333                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    698350995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    698350995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    698350995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    698350995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12314818                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12314818                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12314818                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12314818                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001083                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001083                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001083                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001083                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 52377.634066                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52377.634066                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 52377.634066                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52377.634066                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3808                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.466667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11840                       # number of writebacks
system.cpu0.icache.writebacks::total            11840                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1459                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1459                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1459                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1459                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11874                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11874                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11874                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11874                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    632540497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    632540497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    632540497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    632540497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000964                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000964                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000964                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000964                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 53271.054152                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53271.054152                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 53271.054152                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53271.054152                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11840                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12301485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12301485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13333                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13333                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    698350995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    698350995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12314818                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12314818                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001083                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001083                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 52377.634066                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52377.634066                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1459                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1459                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11874                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11874                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    632540497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    632540497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 53271.054152                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53271.054152                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998803                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12313257                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11840                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1039.971030                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998803                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24641508                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24641508                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8618264                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8618264                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8618264                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8618264                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1562279                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1562279                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1562279                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1562279                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  84154079590                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  84154079590                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  84154079590                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  84154079590                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10180543                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10180543                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10180543                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10180543                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.153457                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.153457                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.153457                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.153457                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 53866.229777                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53866.229777                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 53866.229777                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53866.229777                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       284459                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       146455                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5697                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            709                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.931367                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   206.565585                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432832                       # number of writebacks
system.cpu0.dcache.writebacks::total           432832                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1169425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1169425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1169425                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1169425                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392854                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392854                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  23551364273                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  23551364273                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  23551364273                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  23551364273                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038589                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038589                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038589                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038589                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 59949.406836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59949.406836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 59949.406836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59949.406836                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432832                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6641517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6641517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1472414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1472414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  76548272000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  76548272000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8113931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8113931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.181467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.181467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 51988.280470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51988.280470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1128614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1128614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343800                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343800                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  19161363500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  19161363500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042372                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042372                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 55734.041594                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55734.041594                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1976747                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1976747                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7605807590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7605807590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043484                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043484                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84635.927113                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84635.927113                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49054                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49054                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4390000773                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4390000773                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023736                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023736                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89493.227321                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89493.227321                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          287                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          287                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1928500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1928500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.202778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.202778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26417.808219                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26417.808219                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           49                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           49                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       886500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       886500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36937.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36937.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          230                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          230                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           87                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           87                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       592500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       592500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.274448                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.274448                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6810.344828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6810.344828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           86                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           86                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       506500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       506500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.271293                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.271293                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5889.534884                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5889.534884                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60164                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60164                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3502342500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3502342500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65821                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65821                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914055                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914055                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 58213.258759                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 58213.258759                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60164                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60164                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3442178500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3442178500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914055                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914055                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 57213.258759                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 57213.258759                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.513744                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9077135                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452852                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.044374                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.513744                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20946965                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20946965                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               91269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               29477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               28932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2746                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               29042                       # number of demand (read+write) hits
system.l2.demand_hits::total                   192065                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5113                       # number of overall hits
system.l2.overall_hits::.cpu0.data              91269                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2591                       # number of overall hits
system.l2.overall_hits::.cpu1.data              29477                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2895                       # number of overall hits
system.l2.overall_hits::.cpu2.data              28932                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2746                       # number of overall hits
system.l2.overall_hits::.cpu3.data              29042                       # number of overall hits
system.l2.overall_hits::total                  192065                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6760                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            339444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             90954                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               632                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             88675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               634                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             87964                       # number of demand (read+write) misses
system.l2.demand_misses::total                 615658                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6760                       # number of overall misses
system.l2.overall_misses::.cpu0.data           339444                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              595                       # number of overall misses
system.l2.overall_misses::.cpu1.data            90954                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              632                       # number of overall misses
system.l2.overall_misses::.cpu2.data            88675                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              634                       # number of overall misses
system.l2.overall_misses::.cpu3.data            87964                       # number of overall misses
system.l2.overall_misses::total                615658                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    557060500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  25233088500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     53405000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9431434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     57019000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9237839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     58907000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9187351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53816104000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    557060500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  25233088500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     53405000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9431434000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     57019000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9237839000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     58907000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9187351000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53816104000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          430713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          117006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               807723                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         430713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         117006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              807723                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.569359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.788098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.186755                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.755237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.179189                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.753994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.187574                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.751791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.762214                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.569359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.788098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.186755                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.755237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.179189                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.753994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.187574                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.751791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.762214                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82405.399408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 74336.528264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89756.302521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103694.548893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90219.936709                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104176.363124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92913.249211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104444.443181                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87412.336070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82405.399408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 74336.528264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89756.302521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103694.548893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90219.936709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104176.363124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92913.249211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104444.443181                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87412.336070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              364618                       # number of writebacks
system.l2.writebacks::total                    364618                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1698                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           364                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1698                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         6740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       339106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        90613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        88311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        87640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            613960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       339106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        90613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        88311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        87640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           613960                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    488649500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  21825873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     40049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8506309000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     42793000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8334475500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     47620000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8292633500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47578402500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    488649500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  21825873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     40049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8506309000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     42793000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8334475500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     47620000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8292633500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47578402500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.567675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.787313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.152228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.752406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.143465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.750899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.165385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.749021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.567675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.787313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.152228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.752406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.143465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.750899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.165385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.749021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760112                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72499.925816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 64362.980897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82575.257732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93875.150365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84571.146245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94376.414037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85187.835420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94621.559790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77494.303375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72499.925816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 64362.980897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82575.257732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93875.150365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84571.146245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94376.414037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85187.835420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94621.559790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77494.303375                       # average overall mshr miss latency
system.l2.replacements                        1204390                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       477263                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           477263                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       477263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       477263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       262744                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           262744                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       262744                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       262744                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   28                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.658537                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7176.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2259.259259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       344500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       164000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       299500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       280500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1088500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.658537                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20264.705882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19966.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20035.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20157.407407                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.806452                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1180                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       164000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       142000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       504000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.806452                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20160                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            12982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            13218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54784                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          73816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          62172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          62045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          61860                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              259893                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7426595000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6459917000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6439026500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6420819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26746357500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        75027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        75078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.827330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.825109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.826969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.823943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.825904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100609.556194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103903.959982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103779.941978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103795.974782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102912.958410                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        73816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        62172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        62045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        61860                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         259893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6688435000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5838197000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   5818576500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   5802219000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24147427500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.827330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.825109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.826969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.823943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.825904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90609.556194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93903.959982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93779.941978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93795.974782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92912.958410                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2895                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          632                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    557060500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     53405000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     57019000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     58907000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    726391500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.569359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.186755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.179189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.187574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.392470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82405.399408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89756.302521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90219.936709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92913.249211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84258.380698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          126                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           331                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    488649500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     40049000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     42793000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     47620000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    619111500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.567675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.152228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.143465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.165385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.377401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72499.925816                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82575.257732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84571.146245                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85187.835420                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74681.724970                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        75863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        16299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        15950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        15824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            123936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       265628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        28782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        26630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        26104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          347144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  17806493500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2971517000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   2798812500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   2766532000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26343355000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       341491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        471080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.777848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.638451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.625411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.622591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.736911                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 67035.453717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103242.199986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 105099.981224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 105981.152314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75885.957989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          341                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          364                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          324                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1367                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       265290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        28441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        26266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        25780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       345777                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  15137438000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2668112000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2515899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2490414500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22811863500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.776858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.630887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.616862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.614864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.734009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 57059.964567                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93812.172568                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95785.387954                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 96602.579519                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65972.761346                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              23                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.884615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       192500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        75500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       119000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        58500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       445500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.884615                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19369.565217                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998151                       # Cycle average of tags in use
system.l2.tags.total_refs                     1541847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1204393                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.280186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.526316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.981705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.146894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.608447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.656485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.643219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.662833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.095752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.676499                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.789474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.064795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.025132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.025675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.010357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13587409                       # Number of tag accesses
system.l2.tags.data_accesses                 13587409                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        431296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      21702656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5799232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       5651904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         35776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       5608960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39293248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       431296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        35776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        530496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23335552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23335552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         339104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          90613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          88311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          87640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              613957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       364618                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             364618                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8381828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        421770513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           603233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        112702568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           629352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        109839388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           695273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        109004812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763626967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8381828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       603233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       629352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       695273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10309686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      453504296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            453504296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      453504296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8381828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       421770513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          603233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       112702568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          629352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       109839388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          695273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       109004812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1217131263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    361644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    238147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     85618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     83180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     82881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000629389250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21900                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21900                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1181824                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             340836                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      613957                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     364618                       # Number of write requests accepted
system.mem_ctrls.readBursts                    613957                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   364618                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 115842                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2974                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             85263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            120829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             62409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             79367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9274                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13999907250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2490575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23339563500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28105.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46855.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   290670                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  284813                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                613957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               364618                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  245949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  115515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   77314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   38606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       284232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.574151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.797528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.474118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159589     56.15%     56.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        70586     24.83%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15856      5.58%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8256      2.90%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4941      1.74%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2803      0.99%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1872      0.66%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1485      0.52%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18844      6.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       284232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.741735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.005168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.585428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         21898     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21900                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.512100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.484773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16749     76.48%     76.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              412      1.88%     78.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3702     16.90%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              841      3.84%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              132      0.60%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               43      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21900                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31879360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7413888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23143360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39293248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23335552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       619.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       449.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    453.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51455987500                       # Total gap between requests
system.mem_ctrls.avgGap                      52582.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       431296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     15241408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        31040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5479552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        32384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5323520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        35776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5304384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23143360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8381828.253249853849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 296202293.074149429798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 603232.928153461777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 106489890.397202253342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 629352.292052890058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 103457556.626401960850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 695272.591418113676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 103085666.635643437505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 449769227.451987802982                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       339104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        90613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        88311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        87640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       364618                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    210397000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   8887484000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     19681250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4782527750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     21504000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4705940750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     24113000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4687915750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1242650281750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31220.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26208.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40579.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52779.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42498.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53288.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43135.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53490.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3408088.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1078389900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            573151260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2011602180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1058349780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       4061541120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21437294730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1706675040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31927004010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.471009                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4127181250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1718080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45610815750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            951133680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            505509180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1544938920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          829280520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       4061541120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15273521640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6897220800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30063145860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.248695                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17760338500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1718080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31977658500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    937705869.047619                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6006648834.808290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  38937871000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12072430500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  39383646500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       785343                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          785343                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       785343                       # number of overall hits
system.cpu1.icache.overall_hits::total         785343                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3673                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3673                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3673                       # number of overall misses
system.cpu1.icache.overall_misses::total         3673                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    102084999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    102084999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    102084999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    102084999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       789016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       789016                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       789016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       789016                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004655                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004655                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004655                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004655                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27793.356657                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27793.356657                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27793.356657                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27793.356657                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          433                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3154                       # number of writebacks
system.cpu1.icache.writebacks::total             3154                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          487                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          487                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          487                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          487                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3186                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3186                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3186                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3186                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     87989000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     87989000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     87989000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     87989000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004038                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004038                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004038                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004038                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27617.388575                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27617.388575                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27617.388575                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27617.388575                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3154                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       785343                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         785343                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    102084999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    102084999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       789016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       789016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004655                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004655                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27793.356657                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27793.356657                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          487                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          487                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3186                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3186                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     87989000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     87989000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27617.388575                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27617.388575                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.014769                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             774486                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3154                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           245.556753                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        363744500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.014769                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.969212                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.969212                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1581218                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1581218                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1294067                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1294067                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1294067                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1294067                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       174431                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174431                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       174431                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174431                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15551513541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15551513541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15551513541                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15551513541                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1468498                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1468498                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1468498                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1468498                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.118782                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.118782                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.118782                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.118782                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89155.674972                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89155.674972                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89155.674972                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89155.674972                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       186451                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       139418                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2696                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            730                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.158383                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   190.983562                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120374                       # number of writebacks
system.cpu1.dcache.writebacks::total           120374                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        94031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        94031                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94031                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80400                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80400                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6600508401                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6600508401                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6600508401                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6600508401                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054750                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054750                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054750                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054750                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82095.875634                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82095.875634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82095.875634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82095.875634                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120374                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       992582                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         992582                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       121647                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121647                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10710192000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10710192000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1114229                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1114229                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.109176                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.109176                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88043.206984                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88043.206984                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        76326                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        76326                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45321                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45321                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3242135500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3242135500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040675                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040675                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71537.157168                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71537.157168                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       301485                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        301485                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52784                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52784                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4841321541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4841321541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       354269                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       354269                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.148994                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.148994                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91719.489637                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91719.489637                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17705                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17705                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35079                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35079                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3358372901                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3358372901                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95737.418427                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95737.418427                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       334500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       334500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.244681                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.244681                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  7271.739130                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7271.739130                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           23                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.122340                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.122340                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6608.695652                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6608.695652                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           78                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           62                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       369000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       369000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5951.612903                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5951.612903                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           59                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       313000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       313000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.421429                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.421429                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5305.084746                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5305.084746                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        27000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        27000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        24000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60242                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60242                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3513825000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3513825000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65655                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65655                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.917554                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.917554                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 58328.491750                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 58328.491750                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60242                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60242                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3453583000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3453583000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.917554                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.917554                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 57328.491750                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 57328.491750                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.699095                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1440035                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140553                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.245495                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        363756000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.699095                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3209546                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3209546                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  51456077000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496092                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       841881                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       332359                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          839772                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             442                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            692                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394465                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21966                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474128                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           26                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           26                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1316699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       381540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2508768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1517568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55265664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       405760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15410560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       449408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15053312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       430592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14977152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103510016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1287813                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28637568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2095675                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.406650                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.596604                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1329693     63.45%     63.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 708530     33.81%     97.26% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33818      1.61%     98.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  18497      0.88%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5136      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2095675                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1660083983                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207314716                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5360827                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206366657                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5112895                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679839186                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17824960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211352161                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4838347                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120568210500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72996                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    73114                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2467.39                       # Real time elapsed on the host
host_tick_rate                               28010170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180110824                       # Number of instructions simulated
sim_ops                                     180399963                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069112                       # Number of seconds simulated
sim_ticks                                 69112133500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.583300                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5040574                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5113010                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           187169                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5272046                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29718                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37501                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7783                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5402061                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5916                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5697                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           180538                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4251677                       # Number of branches committed
system.cpu0.commit.bw_lim_events               418538                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22903                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        2988868                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            30188635                       # Number of instructions committed
system.cpu0.commit.committedOps              30194439                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    127982747                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.235926                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.163623                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    120759469     94.36%     94.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2571166      2.01%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       496623      0.39%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188629      0.15%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       143416      0.11%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       118002      0.09%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1456166      1.14%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1830738      1.43%     99.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       418538      0.33%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    127982747                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8989712                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60083                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25598678                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8317281                       # Number of loads committed
system.cpu0.commit.membars                       9805                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10288      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16507106     54.67%     54.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3979817     13.18%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        446711      1.48%     69.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       121911      0.40%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       149203      0.49%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4492529     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187444      0.62%     86.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3830449     12.69%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       313650      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         30194439                       # Class of committed instruction
system.cpu0.commit.refs                       8824072                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   30188635                       # Number of Instructions Simulated
system.cpu0.committedOps                     30194439                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.521818                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.521818                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            117406776                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 6678                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4507410                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34618729                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3309911                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4986602                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                185891                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                10917                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2574257                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5402061                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   642636                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    125804170                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13718                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38418575                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 385048                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039573                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2466706                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5070292                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.281439                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         128463437                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.299128                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.736786                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               102295474     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20336069     15.83%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  797222      0.62%     96.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4481041      3.49%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  146836      0.11%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19499      0.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  350430      0.27%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   28981      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7885      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           128463437                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9301382                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8746732                       # number of floating regfile writes
system.cpu0.idleCycles                        8044083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              184582                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4463562                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.385502                       # Inst execution rate
system.cpu0.iew.exec_refs                    30578216                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    513083                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               42745220                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9164633                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13940                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            99769                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              532010                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           33123176                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             30065133                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           156723                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             52623981                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                532514                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             40294199                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                185891                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             41286144                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2434712                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           11436                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3187                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       847352                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        25219                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3187                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        47426                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        137156                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 26098531                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30974458                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857897                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22389844                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.226907                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      31001638                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56221145                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17314782                       # number of integer regfile writes
system.cpu0.ipc                              0.221150                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.221150                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12762      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17203551     32.59%     32.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6630      0.01%     32.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  795      0.00%     32.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3995205      7.57%     40.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                466      0.00%     40.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             491734      0.93%     41.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            122132      0.23%     41.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     41.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.28%     41.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            151471      0.29%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17481668     33.12%     75.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             192578      0.36%     75.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12657537     23.98%     99.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        316669      0.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              52780703                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20018357                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           37917868                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      9063957                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10669380                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6278356                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.118952                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 359373      5.72%      5.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      5.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      5.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1456      0.02%      5.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   2      0.00%      5.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               678776     10.81%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 336      0.01%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3775526     60.14%     76.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7818      0.12%     76.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1455060     23.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              39027940                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         202506076                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21910501                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25385723                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  33098368                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 52780703                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24808                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2928740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           120744                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1905                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2917354                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    128463437                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.410862                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.199860                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          109667014     85.37%     85.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6384272      4.97%     90.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3050447      2.37%     92.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2446255      1.90%     94.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3993034      3.11%     97.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1639865      1.28%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             592723      0.46%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             289643      0.23%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             400184      0.31%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      128463437                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.386651                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           147439                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           91577                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9164633                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             532010                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9320904                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4845613                       # number of misc regfile writes
system.cpu0.numCycles                       136507520                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1716882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               87958930                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25468256                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6258511                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4357546                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25950961                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               145270                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47768791                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33750184                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28535001                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  6091122                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                226934                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                185891                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29540527                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3066750                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10311611                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37457180                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        329421                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7777                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16073948                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7637                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   160719605                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66847528                       # The number of ROB writes
system.cpu0.timesIdled                          78671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.569792                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4934192                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4955511                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           173981                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5091246                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13090                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14626                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1536                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5169862                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1193                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5282                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           169304                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4023671                       # Number of branches committed
system.cpu1.commit.bw_lim_events               389927                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3088022                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28866749                       # Number of instructions committed
system.cpu1.commit.committedOps              28873534                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    126051082                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.229062                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.151695                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    119292202     94.64%     94.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2347931      1.86%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       418099      0.33%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       151334      0.12%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       118834      0.09%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       108242      0.09%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1472150      1.17%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1752363      1.39%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       389927      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    126051082                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8836809                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24746                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24362180                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8008391                       # Number of loads committed
system.cpu1.commit.membars                      11150                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11150      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15738347     54.51%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            240      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3907629     13.53%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        441264      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       120511      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       146688      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4251372     14.72%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35296      0.12%     85.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3762301     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       310960      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28873534                       # Class of committed instruction
system.cpu1.commit.refs                       8359929                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28866749                       # Number of Instructions Simulated
system.cpu1.committedOps                     28873534                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.425128                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.425128                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            117450381                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4686                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4386182                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33372608                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1906833                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4459080                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                174951                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11797                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2545833                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5169862                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   517901                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    125376169                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 5973                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37151738                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 359256                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.040472                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            981259                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4947282                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.290841                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         126537078                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.293738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.727610                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               101140406     79.93%     79.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19782463     15.63%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  716437      0.57%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4401786      3.48%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  122436      0.10%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7416      0.01%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  342723      0.27%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22425      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     986      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           126537078                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9151325                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8608581                       # number of floating regfile writes
system.cpu1.idleCycles                        1201990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              173286                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4241894                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.405588                       # Inst execution rate
system.cpu1.iew.exec_refs                    30602883                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    357567                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               43044348                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8887431                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             11482                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            87001                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              377269                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           31902478                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             30245316                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           146755                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51809378                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                535309                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             40240016                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                174951                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             41238477                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2464208                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4277                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4317                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       879040                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25731                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4317                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        37739                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        135547                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25305241                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29673217                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858585                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21726694                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.232296                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29700373                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55102567                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16506853                       # number of integer regfile writes
system.cpu1.ipc                              0.225982                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.225982                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            12814      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16435587     31.63%     31.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 242      0.00%     31.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     31.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3925202      7.55%     39.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     39.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             492590      0.95%     40.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            120914      0.23%     40.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     40.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     40.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            149890      0.29%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17482168     33.65%     74.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              37754      0.07%     74.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12836114     24.71%     99.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315082      0.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51956133                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20156395                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38157862                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8923238                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10624329                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6388779                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122965                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 353056      5.53%      5.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    8      0.00%      5.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1460      0.02%      5.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   4      0.00%      5.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               676523     10.59%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 134      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3866542     60.52%     76.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   34      0.00%     76.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1491012     23.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              38175703                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         198802191                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20749979                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24311410                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  31879156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51956133                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              23322                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3028944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           121930                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2158                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3044599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    126537078                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.410600                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.203924                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          108302167     85.59%     85.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5998240      4.74%     90.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2920049      2.31%     92.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2389188      1.89%     94.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4010500      3.17%     97.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1657851      1.31%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             584425      0.46%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             284838      0.23%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             389820      0.31%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      126537078                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.406736                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           143152                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           88758                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8887431                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             377269                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9175059                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4763548                       # number of misc regfile writes
system.cpu1.numCycles                       127739068                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10349413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               88304584                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24509292                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6309218                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2929556                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              25881572                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               143283                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46125049                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32516858                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27663151                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5556751                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 78307                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                174951                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29338247                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3153859                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10201237                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        35923812                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        232989                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              5950                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15981375                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          5933                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   157612948                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64409364                       # The number of ROB writes
system.cpu1.timesIdled                          14989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.432016                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4940403                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4968624                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           174999                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5099697                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             13391                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14706                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1315                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5178807                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1037                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5268                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170027                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4025484                       # Number of branches committed
system.cpu2.commit.bw_lim_events               389593                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21158                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3101013                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28876751                       # Number of instructions committed
system.cpu2.commit.committedOps              28883493                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    126007860                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.229220                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.151951                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    119244083     94.63%     94.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2350131      1.87%     96.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       419354      0.33%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       151587      0.12%     96.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       119901      0.10%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       108308      0.09%     97.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1472316      1.17%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1752587      1.39%     99.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       389593      0.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    126007860                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8840199                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24920                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24369852                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8010341                       # Number of loads committed
system.cpu2.commit.membars                      11098                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11098      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15742929     54.50%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            260      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3908859     13.53%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        442032      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       120673      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147072      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4252846     14.72%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35841      0.12%     85.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3762763     13.03%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311344      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28883493                       # Class of committed instruction
system.cpu2.commit.refs                       8362794                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28876751                       # Number of Instructions Simulated
system.cpu2.committedOps                     28883493                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.423534                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.423534                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            117386466                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 4988                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4389322                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33398935                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1912953                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4473645                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                175736                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12229                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2547129                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5178807                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   521769                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    125325744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 5961                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37201659                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 361416                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.040543                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            989460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4953794                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.291236                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         126495929                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.294234                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.728452                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               101072449     79.90%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19800817     15.65%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  718772      0.57%     96.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4404552      3.48%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  122579      0.10%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    8307      0.01%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  344493      0.27%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23045      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     915      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           126495929                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9154975                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8611883                       # number of floating regfile writes
system.cpu2.idleCycles                        1241373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              174124                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4244325                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.405725                       # Inst execution rate
system.cpu2.iew.exec_refs                    30610934                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    358247                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               43024885                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8893068                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11760                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            88225                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              378528                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31926409                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             30252687                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           148078                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             51826180                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                536561                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             40255531                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                175736                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             41255172                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2465416                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4298                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4389                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       882727                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        26075                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4389                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        37930                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136194                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25309039                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29685609                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858684                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21732474                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.232396                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29712612                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55119110                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16512964                       # number of integer regfile writes
system.cpu2.ipc                              0.226064                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.226064                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            12766      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16442759     31.64%     31.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 263      0.00%     31.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     31.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3926470      7.55%     39.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     39.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             493545      0.95%     40.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121063      0.23%     40.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     40.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     40.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            150111      0.29%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     40.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            17488437     33.65%     74.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              38243      0.07%     74.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       12837591     24.70%     99.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315234      0.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51974258                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20156945                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38162528                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8926736                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10635677                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6386298                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.122874                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 352664      5.52%      5.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    3      0.00%      5.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1371      0.02%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   1      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               673032     10.54%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 140      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3868094     60.57%     76.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   65      0.00%     76.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1490921     23.35%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              38190845                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         198790424                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20758873                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24338037                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31902771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51974258                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              23638                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3042916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122209                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2480                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3059750                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    126495929                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.410877                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.204016                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          108243473     85.57%     85.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6010820      4.75%     90.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2927119      2.31%     92.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2385400      1.89%     94.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4013468      3.17%     97.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1658523      1.31%     99.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             582696      0.46%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             285103      0.23%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             389327      0.31%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      126495929                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.406884                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           144814                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           89565                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8893068                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             378528                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9179155                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4766092                       # number of misc regfile writes
system.cpu2.numCycles                       127737302                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10352515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               88256317                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24516718                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6293278                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2935834                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              25858417                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               147604                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46163382                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32544181                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27685232                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5571720                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 77370                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                175736                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29315082                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3168514                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10213442                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35949940                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        241240                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6182                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15985323                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6164                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   157592555                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64457361                       # The number of ROB writes
system.cpu2.timesIdled                          15045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.370826                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4935264                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4966512                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           173988                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5090666                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13342                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          15029                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1687                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5168702                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1376                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5384                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           169042                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4025840                       # Number of branches committed
system.cpu3.commit.bw_lim_events               391354                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21493                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3068381                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28881112                       # Number of instructions committed
system.cpu3.commit.committedOps              28887968                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    125957779                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.229346                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.152318                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    119192344     94.63%     94.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2350891      1.87%     96.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       420491      0.33%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       152870      0.12%     96.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118231      0.09%     97.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       109169      0.09%     97.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1469119      1.17%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1753310      1.39%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       391354      0.31%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    125957779                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8840983                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               25077                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24373925                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8011460                       # Number of loads committed
system.cpu3.commit.membars                      11222                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11222      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15745200     54.50%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            268      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3908927     13.53%     68.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        442032      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       121321      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       147072      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4254013     14.73%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35962      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3762831     13.03%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       311344      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28887968                       # Class of committed instruction
system.cpu3.commit.refs                       8364150                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28881112                       # Number of Instructions Simulated
system.cpu3.committedOps                     28887968                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.421556                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.421556                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            117346778                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 4960                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4387270                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33366071                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1914496                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4459479                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                174629                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                12480                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2545400                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5168702                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   512206                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    125283912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6576                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37142310                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 359150                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040476                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            977295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4948606                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.290857                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         126440782                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.293889                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.727059                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               101034486     79.91%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19794503     15.66%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  715660      0.57%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4403483      3.48%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  123562      0.10%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7813      0.01%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  339826      0.27%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20536      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     913      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           126440782                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9151660                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8607676                       # number of floating regfile writes
system.cpu3.idleCycles                        1258664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              172840                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4242949                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.405111                       # Inst execution rate
system.cpu3.iew.exec_refs                    30524300                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    357971                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               43209935                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8887277                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             11825                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            84377                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              376991                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31897246                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             30166329                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           146313                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51732428                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                537105                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             40039590                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                174629                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             41041494                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2458634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4349                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4165                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       875817                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        24301                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4165                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        36236                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        136604                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25328336                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29675954                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.857944                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21730303                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.232389                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29702697                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55029711                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16508800                       # number of integer regfile writes
system.cpu3.ipc                              0.226165                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.226165                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            12960      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16438130     31.69%     31.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 270      0.00%     31.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     31.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3924862      7.57%     39.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     39.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             491308      0.95%     40.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121667      0.23%     40.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     40.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     40.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            149803      0.29%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     41.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17442861     33.62%     74.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              38276      0.07%     74.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       12795988     24.67%     99.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        314840      0.61%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              51878741                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20109887                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           38069473                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8922129                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10604615                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6369143                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.122770                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 354401      5.56%      5.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    8      0.00%      5.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1639      0.03%      5.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   1      0.00%      5.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               678327     10.65%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 162      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     16.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3850746     60.46%     76.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   33      0.00%     76.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1483822     23.30%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              38125037                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         198620821                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20753825                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24306074                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31873420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 51878741                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              23826                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3009278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           122887                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2333                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3030353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    126440782                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.410301                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.203445                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          108225876     85.59%     85.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5995811      4.74%     90.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2916987      2.31%     92.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2393048      1.89%     94.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            3998835      3.16%     97.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1652383      1.31%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             583121      0.46%     99.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             283937      0.22%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             390784      0.31%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      126440782                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.406257                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           142977                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           88894                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8887277                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             376991                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9174669                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4766808                       # number of misc regfile writes
system.cpu3.numCycles                       127699446                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10390949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               88258667                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24520717                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6307918                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2939559                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              25833825                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               143960                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46111068                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32507504                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27655644                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5554781                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 70615                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                174629                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29290305                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3134927                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10185522                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        35925546                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        222841                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6272                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 15972718                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6261                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   157512569                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64395996                       # The number of ROB writes
system.cpu3.timesIdled                          15111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8085004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14249576                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4936570                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1879965                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11060577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6147914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23908574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8027879                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7981819                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       214576                       # Transaction distribution
system.membus.trans_dist::WritebackClean           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5950994                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             9558                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5077                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87539                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7981820                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22317980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22317980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    530111488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               530111488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            12032                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8083994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8083994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8083994                       # Request fanout histogram
system.membus.respLayer1.occupancy        41580826743                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17487273120                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1768                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          885                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5925338.418079                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   9199529.021635                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          885    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70043500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            885                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    63868209000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5243924500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       504793                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          504793                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       504793                       # number of overall hits
system.cpu2.icache.overall_hits::total         504793                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16976                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16976                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16976                       # number of overall misses
system.cpu2.icache.overall_misses::total        16976                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1057914999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1057914999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1057914999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1057914999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       521769                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       521769                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       521769                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       521769                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.032535                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.032535                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.032535                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.032535                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62318.272797                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62318.272797                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62318.272797                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62318.272797                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          620                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    88.571429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15988                       # number of writebacks
system.cpu2.icache.writebacks::total            15988                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          988                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          988                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          988                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          988                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15988                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15988                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15988                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15988                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    983423499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    983423499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    983423499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    983423499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.030642                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030642                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.030642                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030642                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61510.101263                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61510.101263                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61510.101263                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61510.101263                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15988                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       504793                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         504793                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16976                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16976                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1057914999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1057914999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       521769                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       521769                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.032535                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.032535                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62318.272797                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62318.272797                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          988                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          988                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15988                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15988                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    983423499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    983423499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.030642                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030642                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61510.101263                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61510.101263                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             534663                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16020                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.374719                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1059526                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1059526                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2775093                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2775093                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2775093                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2775093                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5816430                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5816430                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5816430                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5816430                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 400933895129                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 400933895129                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 400933895129                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 400933895129                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8591523                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8591523                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8591523                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8591523                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.676996                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.676996                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.676996                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.676996                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 68931.267999                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68931.267999                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 68931.267999                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68931.267999                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     94379459                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        18847                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2501634                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            354                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    37.727125                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    53.240113                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2950836                       # number of writebacks
system.cpu2.dcache.writebacks::total          2950836                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2860886                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2860886                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2860886                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2860886                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2955544                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2955544                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2955544                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2955544                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 224687577911                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 224687577911                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 224687577911                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 224687577911                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.344007                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.344007                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.344007                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.344007                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 76022.410058                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76022.410058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 76022.410058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76022.410058                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2950836                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2564526                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2564526                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5682936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5682936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 390992792000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 390992792000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8247462                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8247462                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.689053                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.689053                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 68801.195720                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 68801.195720                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2749870                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2749870                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2933066                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2933066                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 223090299500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 223090299500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.355633                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.355633                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 76060.443065                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76060.443065                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       210567                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        210567                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       133494                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       133494                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9941103129                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9941103129                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       344061                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344061                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.387995                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.387995                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 74468.538878                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74468.538878                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       111016                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       111016                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22478                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22478                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1597278411                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1597278411                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.065331                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065331                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 71059.632129                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71059.632129                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3015                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3015                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          858                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          858                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     31314500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     31314500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.221534                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.221534                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36497.086247                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36497.086247                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          409                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          409                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          449                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          449                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      5059500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      5059500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.115931                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.115931                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 11268.374165                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11268.374165                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1486                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1486                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1391                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1391                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     12821000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     12821000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2877                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2877                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.483490                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.483490                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9217.109993                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9217.109993                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1354                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1354                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     11594000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     11594000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.470629                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.470629                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8562.776957                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8562.776957                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2635000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2635000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2508000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2508000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1131                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1131                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4137                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4137                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    127114000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    127114000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5268                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5268                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.785308                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.785308                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 30726.130046                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 30726.130046                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4136                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4136                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    122977000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    122977000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.785118                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.785118                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 29733.317215                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 29733.317215                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.492410                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5744329                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2958289                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.941774                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.492410                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984138                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984138                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20165344                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20165344                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1906                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          954                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5516653.039832                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8930616.252104                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          954    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69557500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            954                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    63849246500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5262887000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       494513                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          494513                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       494513                       # number of overall hits
system.cpu3.icache.overall_hits::total         494513                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17693                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17693                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17693                       # number of overall misses
system.cpu3.icache.overall_misses::total        17693                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1091421500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1091421500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1091421500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1091421500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       512206                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       512206                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       512206                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       512206                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.034543                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.034543                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.034543                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.034543                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61686.627480                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61686.627480                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61686.627480                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61686.627480                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          544                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    54.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16704                       # number of writebacks
system.cpu3.icache.writebacks::total            16704                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          989                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          989                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          989                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          989                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16704                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16704                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16704                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16704                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1020774500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1020774500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1020774500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1020774500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.032612                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.032612                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.032612                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.032612                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61109.584531                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61109.584531                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61109.584531                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61109.584531                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16704                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       494513                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         494513                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17693                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17693                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1091421500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1091421500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       512206                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       512206                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.034543                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.034543                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61686.627480                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61686.627480                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          989                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          989                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16704                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16704                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1020774500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1020774500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.032612                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.032612                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61109.584531                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61109.584531                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             526001                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16736                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            31.429314                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1041116                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1041116                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2767603                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2767603                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2767603                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2767603                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5822003                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5822003                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5822003                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5822003                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 401713997019                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 401713997019                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 401713997019                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 401713997019                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8589606                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8589606                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8589606                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8589606                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.677796                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.677796                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.677796                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.677796                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 68999.276884                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68999.276884                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 68999.276884                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68999.276884                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     94222160                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        20889                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2494857                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            391                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    37.766557                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    53.424552                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2946523                       # number of writebacks
system.cpu3.dcache.writebacks::total          2946523                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2870370                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2870370                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2870370                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2870370                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2951633                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2951633                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2951633                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2951633                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 224338251223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 224338251223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 224338251223                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 224338251223                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.343628                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.343628                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.343628                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.343628                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 76004.791660                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 76004.791660                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 76004.791660                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 76004.791660                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2946522                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2556223                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2556223                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5689226                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5689226                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 391935442500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 391935442500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8245449                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8245449                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.689984                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.689984                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 68890.819683                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68890.819683                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2760734                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2760734                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2928492                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2928492                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 222750903500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 222750903500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.355165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.355165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 76063.347108                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76063.347108                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       211380                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        211380                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       132777                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       132777                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   9778554519                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   9778554519                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       344157                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       344157                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.385804                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.385804                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 73646.448700                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73646.448700                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       109636                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       109636                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23141                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23141                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1587347723                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1587347723                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067240                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067240                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 68594.603647                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68594.603647                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3150                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3150                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          840                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          840                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     20219500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     20219500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         3990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.210526                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.210526                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24070.833333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24070.833333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          317                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          317                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          523                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          523                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4808000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4808000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.131078                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.131078                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9193.116635                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9193.116635                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1472                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1472                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1428                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1428                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     11098000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     11098000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2900                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2900                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.492414                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.492414                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7771.708683                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7771.708683                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1374                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1374                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      9900000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9900000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.473793                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.473793                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7205.240175                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7205.240175                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3279000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3279000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3103000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3103000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1142                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1142                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4242                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4242                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    132059000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    132059000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5384                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5384                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.787890                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.787890                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 31131.305988                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 31131.305988                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4241                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4241                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    127817000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    127817000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.787704                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.787704                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 30138.410752                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 30138.410752                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.553397                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5732748                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2954265                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.940499                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.553397                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.986044                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986044                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20157998                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20157998                       # Number of data accesses
system.cpu0.numPwrStateTransitions                648                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          324                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2650009.259259                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4368210.664932                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          324    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     13651500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            324                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    68253530500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    858603000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       565341                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          565341                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       565341                       # number of overall hits
system.cpu0.icache.overall_hits::total         565341                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77295                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77295                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77295                       # number of overall misses
system.cpu0.icache.overall_misses::total        77295                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5780071500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5780071500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5780071500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5780071500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       642636                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       642636                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       642636                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       642636                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120278                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120278                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120278                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120278                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74779.371240                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74779.371240                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74779.371240                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74779.371240                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1993                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.290323                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72891                       # number of writebacks
system.cpu0.icache.writebacks::total            72891                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4404                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4404                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4404                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4404                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72891                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72891                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72891                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72891                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5442956000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5442956000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5442956000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5442956000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113425                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113425                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113425                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113425                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74672.538448                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74672.538448                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74672.538448                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74672.538448                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72891                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       565341                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         565341                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5780071500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5780071500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       642636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       642636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120278                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120278                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74779.371240                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74779.371240                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4404                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4404                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72891                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72891                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5442956000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5442956000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113425                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113425                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74672.538448                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74672.538448                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             638332                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72923                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.753507                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1358163                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1358163                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3042906                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3042906                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3042906                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3042906                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5990679                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5990679                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5990679                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5990679                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 412020494528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 412020494528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 412020494528                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 412020494528                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9033585                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9033585                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9033585                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9033585                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.663156                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.663156                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.663156                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.663156                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68776.927378                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68776.927378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68776.927378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68776.927378                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     93906278                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        15087                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2472463                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            247                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.980863                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.080972                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2964325                       # number of writebacks
system.cpu0.dcache.writebacks::total          2964325                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3023821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3023821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3023821                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3023821                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2966858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2966858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2966858                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2966858                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 225887897014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 225887897014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 225887897014                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 225887897014                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.328425                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.328425                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.328425                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.328425                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 76137.077344                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76137.077344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 76137.077344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76137.077344                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2964323                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2726422                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2726422                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5810516                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5810516                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 398546493000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 398546493000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8536938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8536938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.680632                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.680632                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68590.550822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68590.550822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2883087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2883087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2927429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2927429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 223004719500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 223004719500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.342913                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.342913                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 76177.669723                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76177.669723                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       316484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        316484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       180163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       180163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13474001528                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13474001528                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       496647                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       496647                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.362759                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.362759                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74787.839501                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74787.839501                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       140734                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       140734                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        39429                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        39429                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2883177514                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2883177514                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.079390                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.079390                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 73123.272566                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73123.272566                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1189                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1189                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     34477500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     34477500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.237468                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.237468                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28997.056350                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28997.056350                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1047                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1047                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          142                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          142                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.028360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.028360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7728.873239                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7728.873239                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2796                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2796                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1621                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1621                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9968000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9968000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4417                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4417                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.366991                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.366991                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6149.290561                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6149.290561                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1546                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1546                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8434000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8434000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.350011                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.350011                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5455.368693                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5455.368693                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       156000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       156000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       144000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       144000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2160                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2160                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3537                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3537                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    138607500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    138607500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5697                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5697                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.620853                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.620853                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39187.871077                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39187.871077                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3537                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3537                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    135070500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    135070500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.620853                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.620853                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38187.871077                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38187.871077                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.931634                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6025808                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2968370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.030006                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.931634                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21065751                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21065751                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              860904                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5916                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              866648                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              865851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              865163                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3484926                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8468                       # number of overall hits
system.l2.overall_hits::.cpu0.data             860904                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5916                       # number of overall hits
system.l2.overall_hits::.cpu1.data             866648                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5864                       # number of overall hits
system.l2.overall_hits::.cpu2.data             865851                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6112                       # number of overall hits
system.l2.overall_hits::.cpu3.data             865163                       # number of overall hits
system.l2.overall_hits::total                 3484926                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2095260                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10043                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2079183                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2080198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10592                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2075827                       # number of demand (read+write) misses
system.l2.demand_misses::total                8425651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64424                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2095260                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10043                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2079183                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10124                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2080198                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10592                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2075827                       # number of overall misses
system.l2.overall_misses::total               8425651                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5227660500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 210052073974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    870268500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 208826538473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    888494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 208799082465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    921375500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 208460475471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     844045968883                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5227660500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 210052073974                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    870268500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 208826538473                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    888494000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 208799082465                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    921375500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 208460475471                       # number of overall miss cycles
system.l2.overall_miss_latency::total    844045968883                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72892                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2956164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2945831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2946049                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2940990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11910577                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72892                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2956164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2945831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2946049                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2940990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11910577                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.883828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.708777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.629300                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.705805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.633225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.706098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.634100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.705826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707409                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.883828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.708777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.629300                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.705805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.633225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.706098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.634100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.705826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707409                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81144.612256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100251.078135                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86654.236782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100436.824692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87761.161596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100374.619370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 86987.868202                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100422.855792                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100175.757207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81144.612256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100251.078135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86654.236782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100436.824692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87761.161596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100374.619370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 86987.868202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100422.855792                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100175.757207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              214571                       # number of writebacks
system.l2.writebacks::total                    214571                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          85150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1756                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          88078                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1664                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          88168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1855                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          88996                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              356031                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           364                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         85150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1756                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         88078                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1664                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         88168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1855                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         88996                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             356031                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2010110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1991105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1992030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1986831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8069620                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2010110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1991105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1992030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1986831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8069620                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4565883532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 185055702984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    663969505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 183855823987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    688614006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 183809870485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    707244500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 183444360986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 742791469985                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4565883532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 185055702984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    663969505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 183855823987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    688614006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 183809870485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    707244500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 183444360986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 742791469985                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.878834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.679972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.519268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.675906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.529147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.676170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.523048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.675565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.677517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.878834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.679972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.519268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.675906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.529147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.676170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.523048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.675565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.677517                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71275.109772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92062.475677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80121.817908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92338.587863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81396.454610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92272.641720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80948.208767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92330.128222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92047.887011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71275.109772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92062.475677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80121.817908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92338.587863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81396.454610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92272.641720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80948.208767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92330.128222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92047.887011                       # average overall mshr miss latency
system.l2.replacements                       14186859                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       284652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           284652                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            6                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              6                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       284658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       284658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000021                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000021                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000021                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000021                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7645153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7645153                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           12                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             12                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7645165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7645165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              82                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  359                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           448                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           339                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           429                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           337                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1553                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1270000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       867500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1108000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       454000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3699500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          526                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          421                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          527                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          438                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1912                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.851711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.805226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.814042                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.769406                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2834.821429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2558.997050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2582.750583                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1347.181009                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2382.163554                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          445                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          333                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          424                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          336                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1538                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9049500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6848498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      8635998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6757497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31291493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.846008                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.790974                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.804554                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.767123                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.804393                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20335.955056                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20566.060060                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20367.919811                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20111.598214                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20345.574122                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          230                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          259                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          190                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              801                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1339500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1115000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1125000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1254000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4833500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          251                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          281                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            878                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.924242                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.916335                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.921708                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.887850                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.912301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 10979.508197                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4847.826087                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4343.629344                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         6600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6034.332085                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          224                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          256                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          182                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          781                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2592500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4512000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5319500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4222500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16646500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.901515                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.892430                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.911032                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.850467                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.889522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20779.296875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 23200.549451                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21314.340589                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             4981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20520                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          32611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          18481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87789                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2817224500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1595501500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1571790500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1562942000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7547458500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            108309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.840706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.794642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.800459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.786095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86388.779860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86749.755328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 85048.996266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 85383.337886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85972.712982                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        32611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        18481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2491114500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1411581001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1386978504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1379877000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6669551005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.840706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.794642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.800459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.786052                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.810533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76388.779860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76749.728197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 75048.888264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 75386.636801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75973.379106                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            95183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5227660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    870268500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    888494000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    921375500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7907798500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.883828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.629300                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.633225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.634100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.783122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81144.612256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86654.236782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87761.161596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 86987.868202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83079.945999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          364                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1756                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1664                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1855                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          5639                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64060                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8460                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4565883532                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    663969505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    688614006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    707244500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6625711543                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.878834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.519268                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.529147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.523048                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.736727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71275.109772                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80121.817908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81396.454610                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80948.208767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73993.919671                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       854725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       861895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       861244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       860182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3438046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2062649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2060791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2061717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2057522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8242679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 207234849474                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 207231036973                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 207227291965                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 206897533471                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 828590711883                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2917374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2922686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2922961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2917704                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11680725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.707022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.705102                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.705352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.705185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100470.244561                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100558.978069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100511.996537                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100556.656731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100524.442585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        85150                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        88078                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        88168                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        88995                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       350391                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1977499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1972713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1973549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1968527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7892288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 182564588484                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 182444242986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 182422891981                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 182064483986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 729496207437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.677835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.674966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.675188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.674684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.675668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92320.951102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92483.925937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92433.930944                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92487.674279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92431.523968                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19489212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14186923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.373745                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.749524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.249923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.506111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.350934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.445650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.323335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.451448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.305209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.617865                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.574211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.101658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.100713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.005052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.100804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.103404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 172932483                       # Number of tag accesses
system.l2.tags.data_accesses                172932483                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4099776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     128637568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        530368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     127404800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        541440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     127464512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        559168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     127140224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          516377856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4099776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       530368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       541440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       559168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5730752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13732864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13732864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2009962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1990700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1991633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1986566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8068404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       214576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             214576                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         59320640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1861287758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7674022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1843450543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          7834225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1844314530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          8090736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1839622329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7471594782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     59320640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7674022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      7834225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      8090736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82919622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198704096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198704096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198704096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        59320640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1861287758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7674022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1843450543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         7834225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1844314530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         8090736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1839622329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7670298877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1976605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1960241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1960771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1956876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000567338250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12655461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111622                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8068405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     214588                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8068405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214588                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 124368                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 96346                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             81463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             80464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2507661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3265675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            979949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           129513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           129544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 257209991482                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39720185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            406160685232                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32377.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51127.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7081483                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  106640                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8068405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214588                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  125979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  259951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  560648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  940446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1208643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1234943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1045697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  848252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  688115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  506376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 306243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 137855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  48772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       874158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    590.266638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   362.308813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   425.895876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       202132     23.12%     23.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       109539     12.53%     35.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50492      5.78%     41.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37695      4.31%     45.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29816      3.41%     49.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24003      2.75%     51.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20070      2.30%     54.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17070      1.95%     56.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       383341     43.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       874158                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1077.737756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    286.877010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1220.835545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4043     54.85%     54.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           77      1.04%     55.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           55      0.75%     56.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           59      0.80%     57.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          123      1.67%     59.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          173      2.35%     61.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          242      3.28%     64.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          359      4.87%     69.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          427      5.79%     75.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          477      6.47%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          459      6.23%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          437      5.93%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          258      3.50%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          106      1.44%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           49      0.66%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           19      0.26%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            8      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.335226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7235     98.15%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.45%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               58      0.79%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      0.37%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              508418368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7959552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7567552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               516377920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13733632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7356.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7471.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        58.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69112199500                       # Total gap between requests
system.mem_ctrls.avgGap                       8343.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4099840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    126502720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       530368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    125455424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       541440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    125489344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       559168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    125240064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7567552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 59321566.161750741303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1830398131.176199197769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7674021.523297351785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1815244554.706157207489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 7834224.941124121659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1815735351.304123640060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 8090735.615910337307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1812128459.324728965759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 109496721.006304904819                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2009962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1990700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1991633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1986566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       214588                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1917395250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 101218646742                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    316332500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 100784380243                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    333935500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 100703742755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    340551500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 100545700742                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1728003488750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29931.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50358.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38172.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50627.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39472.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50563.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38978.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50612.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8052656.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1966677300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1045317570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11889213840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          112151700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5455544640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31124319900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        329105760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51922330710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        751.276629                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    568543250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2307760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66235830250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4274796540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2272112040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         44831203200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          505076760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5455544640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31369768170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        122412480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88830913830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1285.315752                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     43154500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2307760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  66761219000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1830                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          916                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5723861.353712                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9065029.542321                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          916    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69937500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            916                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    63869076500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5243057000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       501033                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          501033                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       501033                       # number of overall hits
system.cpu1.icache.overall_hits::total         501033                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16868                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16868                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16868                       # number of overall misses
system.cpu1.icache.overall_misses::total        16868                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1031221500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1031221500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1031221500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1031221500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       517901                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       517901                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       517901                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       517901                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.032570                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.032570                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.032570                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.032570                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61134.781835                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61134.781835                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61134.781835                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61134.781835                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          226                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.285714                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15959                       # number of writebacks
system.cpu1.icache.writebacks::total            15959                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          909                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          909                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          909                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          909                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15959                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15959                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15959                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15959                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    966116000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    966116000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    966116000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    966116000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.030815                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030815                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.030815                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030815                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60537.377029                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60537.377029                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60537.377029                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60537.377029                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15959                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       501033                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         501033                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16868                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16868                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1031221500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1031221500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       517901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       517901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.032570                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.032570                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61134.781835                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61134.781835                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          909                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          909                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15959                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15959                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    966116000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    966116000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.030815                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030815                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60537.377029                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60537.377029                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             531035                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15991                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            33.208367                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1051761                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1051761                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2770797                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2770797                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2770797                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2770797                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5818032                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5818032                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5818032                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5818032                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 401454658275                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 401454658275                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 401454658275                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 401454658275                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8588829                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8588829                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8588829                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8588829                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.677395                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.677395                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.677395                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.677395                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69001.796187                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69001.796187                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69001.796187                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69001.796187                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     94424876                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        19967                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2500478                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            347                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    37.762730                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.541787                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2950642                       # number of writebacks
system.cpu1.dcache.writebacks::total          2950642                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2862649                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2862649                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2862649                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2862649                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2955383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2955383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2955383                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2955383                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 224723926372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 224723926372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 224723926372                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 224723926372                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.344096                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.344096                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.344096                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.344096                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76038.850590                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76038.850590                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76038.850590                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76038.850590                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2950642                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2560440                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2560440                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5685201                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5685201                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 391318938000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 391318938000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8245641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8245641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.689480                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.689480                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68831.152672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68831.152672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2752246                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2752246                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2932955                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2932955                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 223108103000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 223108103000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.355698                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.355698                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76069.391791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76069.391791                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       210357                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        210357                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       132831                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       132831                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  10135720275                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10135720275                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       343188                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       343188                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.387050                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.387050                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76305.382591                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76305.382591                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       110403                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       110403                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22428                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22428                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1615823372                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1615823372                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065352                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065352                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 72044.915820                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72044.915820                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3015                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3015                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          806                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          806                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26509500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26509500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.210940                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.210940                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32890.198511                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32890.198511                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          380                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          380                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          426                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          426                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3976000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3976000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.111489                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.111489                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1415                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1415                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1420                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1420                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12007000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12007000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2835                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2835                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.500882                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500882                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8455.633803                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8455.633803                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1378                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1378                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10803000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10803000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.486067                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.486067                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7839.622642                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7839.622642                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3439000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3439000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3265000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3265000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1032                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1032                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4250                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4250                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    132037000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    132037000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5282                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5282                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.804619                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.804619                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 31067.529412                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 31067.529412                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4250                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4250                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    127787000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    127787000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.804619                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.804619                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 30067.529412                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 30067.529412                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.532450                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5739163                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2958232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.940065                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.532450                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20159735                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20159735                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69112133500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11844823                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       499229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11649209                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13972292                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8705                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5163                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13868                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          489                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115271                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121543                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11723283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       218674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8893238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8858617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8859213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        50112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8845992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35821687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9330048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    378911296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2042752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377374272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2046464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    377400576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2138112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    376800832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526044352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14247950                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16933120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26161501                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.585409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.725098                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14071915     53.79%     53.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9308116     35.58%     89.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2370322      9.06%     98.43% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 378183      1.45%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  32965      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26161501                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23888378550                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             34.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4501182413                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24850850                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4495526982                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26013161                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4514963191                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109575417                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4500963591                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24856209                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
