{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589396516332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589396516333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 21:01:56 2020 " "Processing started: Wed May 13 21:01:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589396516333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1589396516333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_Master_MaquinaEstats_MLF -c SPI_Master_MaquinaEstats_MLF " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_Master_MaquinaEstats_MLF -c SPI_Master_MaquinaEstats_MLF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1589396516333 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1589396517333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mique/desktop/dssd/practiques2020/spi/lorenzo_spi/tb/spi_master_mlf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mique/desktop/dssd/practiques2020/spi/lorenzo_spi/tb/spi_master_mlf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master_MLF_TB " "Found entity 1: SPI_Master_MLF_TB" {  } { { "../tb/SPI_Master_MLF_TB.v" "" { Text "C:/Users/mique/Desktop/DSSD/Practiques2020/SPI/Lorenzo_SPI/tb/SPI_Master_MLF_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589396517463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589396517463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mique/desktop/dssd/practiques2020/spi/lorenzo_spi/tb/spi_master_mlf_cs_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mique/desktop/dssd/practiques2020/spi/lorenzo_spi/tb/spi_master_mlf_cs_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_MLF_CS_TB " "Found entity 1: SPI_MASTER_MLF_CS_TB" {  } { { "../tb/SPI_Master_MLF_CS_TB.v" "" { Text "C:/Users/mique/Desktop/DSSD/Practiques2020/SPI/Lorenzo_SPI/tb/SPI_Master_MLF_CS_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589396517469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589396517469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mique/desktop/dssd/practiques2020/spi/lorenzo_spi/rtl/spi_master_mlf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mique/desktop/dssd/practiques2020/spi/lorenzo_spi/rtl/spi_master_mlf.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master_MLF " "Found entity 1: SPI_Master_MLF" {  } { { "../rtl/SPI_Master_MLF.v" "" { Text "C:/Users/mique/Desktop/DSSD/Practiques2020/SPI/Lorenzo_SPI/rtl/SPI_Master_MLF.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589396517476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589396517476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mique/desktop/dssd/practiques2020/spi/lorenzo_spi/rtl/spi_master_maquinaestats_mlf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mique/desktop/dssd/practiques2020/spi/lorenzo_spi/rtl/spi_master_maquinaestats_mlf.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master_MaquinaEstats_MLF " "Found entity 1: SPI_Master_MaquinaEstats_MLF" {  } { { "../rtl/SPI_Master_MaquinaEstats_MLF.v" "" { Text "C:/Users/mique/Desktop/DSSD/Practiques2020/SPI/Lorenzo_SPI/rtl/SPI_Master_MaquinaEstats_MLF.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589396517485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589396517485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_Master_MaquinaEstats_MLF " "Elaborating entity \"SPI_Master_MaquinaEstats_MLF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1589396517599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master_MLF SPI_Master_MLF:SPI_Master_Inst " "Elaborating entity \"SPI_Master_MLF\" for hierarchy \"SPI_Master_MLF:SPI_Master_Inst\"" {  } { { "../rtl/SPI_Master_MaquinaEstats_MLF.v" "SPI_Master_Inst" { Text "C:/Users/mique/Desktop/DSSD/Practiques2020/SPI/Lorenzo_SPI/rtl/SPI_Master_MaquinaEstats_MLF.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589396517641 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/SPI_Master_MaquinaEstats_MLF.v" "" { Text "C:/Users/mique/Desktop/DSSD/Practiques2020/SPI/Lorenzo_SPI/rtl/SPI_Master_MaquinaEstats_MLF.v" 73 -1 0 } } { "../rtl/SPI_Master_MLF.v" "" { Text "C:/Users/mique/Desktop/DSSD/Practiques2020/SPI/Lorenzo_SPI/rtl/SPI_Master_MLF.v" 156 -1 0 } } { "../rtl/SPI_Master_MLF.v" "" { Text "C:/Users/mique/Desktop/DSSD/Practiques2020/SPI/Lorenzo_SPI/rtl/SPI_Master_MLF.v" 126 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1589396518890 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1589396518890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1589396519214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1589396519854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589396519854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1589396519974 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1589396519974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1589396519974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1589396519974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589396520049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 21:02:00 2020 " "Processing ended: Wed May 13 21:02:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589396520049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589396520049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589396520049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1589396520049 ""}
