LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;

-- com hierarquia
ENTITY AddPC IS
PORT (
		c0 : IN STD_LOGIC;
		a, b : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		s : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		c4 : OUT STD_LOGIC);
END AddPC;

ARCHITECTURE comportamento OF AddPC IS
	SIGNAL c : STD_LOGIC_VECTOR (3 DOWNTO 1);
	COMPONENT somador
		PORT (cin, a, b : IN STD_LOGIC;
				s, cout : OUT STD_LOGIC);
	END COMPONENT;
BEGIN
	SC0: somador PORT MAP (c0, a(0), b(0), s(0), c(1));
	SC1: somador PORT MAP (c(1), a(1), b(1), s(1), c(2));
	SC2: somador PORT MAP (c(2), a(2), b(2), s(2), c(3));
	SC3: somador PORT MAP (c(3), a(3), b(3), s(3), c4);
END comportamento;