--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf -ucf
dancing_lights.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    2.853(R)|      SLOW  |   -1.019(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ctr<0>      |         9.217(R)|      SLOW  |         4.883(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<1>      |         8.940(R)|      SLOW  |         4.781(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<2>      |         8.188(R)|      SLOW  |         4.323(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<3>      |         7.785(R)|      SLOW  |         4.053(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<4>      |         7.677(R)|      SLOW  |         4.009(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<5>      |         7.686(R)|      SLOW  |         4.018(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<6>      |         6.995(R)|      SLOW  |         3.568(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<7>      |         7.106(R)|      SLOW  |         3.641(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<8>      |         6.859(R)|      SLOW  |         3.473(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<9>      |         7.129(R)|      SLOW  |         3.661(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<10>     |         6.859(R)|      SLOW  |         3.473(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<11>     |         6.857(R)|      SLOW  |         3.471(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<12>     |         7.179(R)|      SLOW  |         3.709(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<13>     |         7.275(R)|      SLOW  |         3.762(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<14>     |         7.865(R)|      SLOW  |         4.066(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<15>     |         7.712(R)|      SLOW  |         3.977(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<16>     |         7.735(R)|      SLOW  |         3.993(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<17>     |         7.865(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<18>     |         7.741(R)|      SLOW  |         3.999(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<19>     |         7.813(R)|      SLOW  |         4.089(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<20>     |         7.969(R)|      SLOW  |         4.172(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<21>     |         7.953(R)|      SLOW  |         4.161(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<22>     |         8.139(R)|      SLOW  |         4.293(R)|      FAST  |clk_BUFGP         |   0.000|
ctr<23>     |         8.480(R)|      SLOW  |         4.522(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.703|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 29 02:57:56 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



