Release 13.1 ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: D:\Xilinx1\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -dd _ngo -nt timestamp -uc USB_LOOP_TEST.ucf -p xc6slx16-csg324-3
USB_LOOP_TEST.ngc USB_LOOP_TEST.ngd

Reading NGO file "D:/project/Verilog_luo/USB_LOOP_TEST/USB_LOOP_TEST.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "USB_LOOP_TEST.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 84060 kilobytes

Writing NGD file "USB_LOOP_TEST.ngd" ...
Total REAL time to NGDBUILD completion:  2 sec
Total CPU time to NGDBUILD completion:   2 sec

Writing NGDBUILD log file "USB_LOOP_TEST.bld"...
