Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/tool/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_blockmatmul_top glbl -Oenable_linking_all_libraries -prj blockmatmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s blockmatmul -debug wave 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_autofifo_Arows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_autofifo_Bcols.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_blockmatmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_AB_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_AB_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_AB_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_AB_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_Pipeline_partialsum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_Pipeline_partialsum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_Pipeline_VITIS_LOOP_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_Pipeline_VITIS_LOOP_15_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_1_proc1_tmp_a_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_1_proc1_tmp_a_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_Loop_writeoutput_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_Loop_writeoutput_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vitis/LabB/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.blockmatmul_AB_RAM_AUTO_1R1W_mem...
Compiling module xil_defaultlib.blockmatmul_AB_RAM_AUTO_1R1W(Add...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_blockma...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_tmp_a_R...
Compiling module xil_defaultlib.blockmatmul_flow_control_loop_pi...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_Pipelin...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_Pipelin...
Compiling module xil_defaultlib.blockmatmul_mul_32s_32s_32_2_1(N...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1_Pipelin...
Compiling module xil_defaultlib.blockmatmul_Loop_1_proc1
Compiling module xil_defaultlib.blockmatmul_flow_control_loop_pi...
Compiling module xil_defaultlib.blockmatmul_Loop_writeoutput_pro...
Compiling module xil_defaultlib.blockmatmul
Compiling module xil_defaultlib.AESL_autofifo_Arows
Compiling module xil_defaultlib.AESL_autofifo_Bcols
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=23)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_blockmatmul_top
Compiling module work.glbl
Built simulation snapshot blockmatmul
