0.6
2017.3
Oct  4 2017
20:11:37
D:/CSE_31L/Lab5/Counter/Counter.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/CSE_31L/Lab5/Counter/Counter.srcs/sources_1/new/counter.sv,1512629829,systemVerilog,,,,counter,,xil_defaultlib,D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
