
CandC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005eec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  08006080  08006080  00016080  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006348  08006348  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006348  08006348  00016348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006350  08006350  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006350  08006350  00016350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006354  08006354  00016354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006358  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000074  080063cc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  080063cc  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000094a5  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a09  00000000  00000000  00029549  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000790  00000000  00000000  0002af58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006b8  00000000  00000000  0002b6e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000211f7  00000000  00000000  0002bda0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006f2d  00000000  00000000  0004cf97  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c355c  00000000  00000000  00053ec4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00117420  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025c8  00000000  00000000  0011749c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006064 	.word	0x08006064

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08006064 	.word	0x08006064

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b972 	b.w	8000e94 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9e08      	ldr	r6, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4688      	mov	r8, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0803 	orr.w	r8, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	0c23      	lsrs	r3, r4, #16
 8000bfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c00:	fa1f fc85 	uxth.w	ip, r5
 8000c04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c10:	4299      	cmp	r1, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c1a:	f080 811b 	bcs.w	8000e54 <__udivmoddi4+0x28c>
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	f240 8118 	bls.w	8000e54 <__udivmoddi4+0x28c>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	1a5b      	subs	r3, r3, r1
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d909      	bls.n	8000c54 <__udivmoddi4+0x8c>
 8000c40:	192c      	adds	r4, r5, r4
 8000c42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c46:	f080 8107 	bcs.w	8000e58 <__udivmoddi4+0x290>
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	f240 8104 	bls.w	8000e58 <__udivmoddi4+0x290>
 8000c50:	3802      	subs	r0, #2
 8000c52:	442c      	add	r4, r5
 8000c54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c58:	eba4 040c 	sub.w	r4, r4, ip
 8000c5c:	2700      	movs	r7, #0
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	40d4      	lsrs	r4, r2
 8000c62:	2300      	movs	r3, #0
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80eb 	beq.w	8000e4e <__udivmoddi4+0x286>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d147      	bne.n	8000d1e <__udivmoddi4+0x156>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fa 	bhi.w	8000e8c <__udivmoddi4+0x2c4>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	4698      	mov	r8, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4800 	strd	r4, r8, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	1b49      	subs	r1, r1, r5
 8000cbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc0:	fa1f f885 	uxth.w	r8, r5
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cd8:	4299      	cmp	r1, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x124>
 8000cdc:	18eb      	adds	r3, r5, r3
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x122>
 8000ce4:	4299      	cmp	r1, r3
 8000ce6:	f200 80cd 	bhi.w	8000e84 <__udivmoddi4+0x2bc>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cf8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x14c>
 8000d04:	192c      	adds	r4, r5, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x14a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80b6 	bhi.w	8000e7e <__udivmoddi4+0x2b6>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e79f      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d22:	40bb      	lsls	r3, r7
 8000d24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d3c:	4325      	orrs	r5, r4
 8000d3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d42:	0c2c      	lsrs	r4, r5, #16
 8000d44:	fb08 3319 	mls	r3, r8, r9, r3
 8000d48:	fa1f fa8e 	uxth.w	sl, lr
 8000d4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d50:	fb09 f40a 	mul.w	r4, r9, sl
 8000d54:	429c      	cmp	r4, r3
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1e 0303 	adds.w	r3, lr, r3
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d68:	f080 8087 	bcs.w	8000e7a <__udivmoddi4+0x2b2>
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	f240 8084 	bls.w	8000e7a <__udivmoddi4+0x2b2>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4473      	add	r3, lr
 8000d78:	1b1b      	subs	r3, r3, r4
 8000d7a:	b2ad      	uxth	r5, r5
 8000d7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d80:	fb08 3310 	mls	r3, r8, r0, r3
 8000d84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d8c:	45a2      	cmp	sl, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1da>
 8000d90:	eb1e 0404 	adds.w	r4, lr, r4
 8000d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d98:	d26b      	bcs.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9a:	45a2      	cmp	sl, r4
 8000d9c:	d969      	bls.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9e:	3802      	subs	r0, #2
 8000da0:	4474      	add	r4, lr
 8000da2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da6:	fba0 8902 	umull	r8, r9, r0, r2
 8000daa:	eba4 040a 	sub.w	r4, r4, sl
 8000dae:	454c      	cmp	r4, r9
 8000db0:	46c2      	mov	sl, r8
 8000db2:	464b      	mov	r3, r9
 8000db4:	d354      	bcc.n	8000e60 <__udivmoddi4+0x298>
 8000db6:	d051      	beq.n	8000e5c <__udivmoddi4+0x294>
 8000db8:	2e00      	cmp	r6, #0
 8000dba:	d069      	beq.n	8000e90 <__udivmoddi4+0x2c8>
 8000dbc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dc4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dc8:	40fd      	lsrs	r5, r7
 8000dca:	40fc      	lsrs	r4, r7
 8000dcc:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f703 	lsr.w	r7, r0, r3
 8000de0:	4095      	lsls	r5, r2
 8000de2:	fa01 f002 	lsl.w	r0, r1, r2
 8000de6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dee:	4338      	orrs	r0, r7
 8000df0:	0c01      	lsrs	r1, r0, #16
 8000df2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000df6:	fa1f f885 	uxth.w	r8, r5
 8000dfa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb07 f308 	mul.w	r3, r7, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0c:	d907      	bls.n	8000e1e <__udivmoddi4+0x256>
 8000e0e:	1869      	adds	r1, r5, r1
 8000e10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e14:	d22f      	bcs.n	8000e76 <__udivmoddi4+0x2ae>
 8000e16:	428b      	cmp	r3, r1
 8000e18:	d92d      	bls.n	8000e76 <__udivmoddi4+0x2ae>
 8000e1a:	3f02      	subs	r7, #2
 8000e1c:	4429      	add	r1, r5
 8000e1e:	1acb      	subs	r3, r1, r3
 8000e20:	b281      	uxth	r1, r0
 8000e22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2e:	fb00 f308 	mul.w	r3, r0, r8
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e3c:	d217      	bcs.n	8000e6e <__udivmoddi4+0x2a6>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d915      	bls.n	8000e6e <__udivmoddi4+0x2a6>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	1ac9      	subs	r1, r1, r3
 8000e48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4c:	e73b      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e4e:	4637      	mov	r7, r6
 8000e50:	4630      	mov	r0, r6
 8000e52:	e709      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e54:	4607      	mov	r7, r0
 8000e56:	e6e7      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e58:	4618      	mov	r0, r3
 8000e5a:	e6fb      	b.n	8000c54 <__udivmoddi4+0x8c>
 8000e5c:	4541      	cmp	r1, r8
 8000e5e:	d2ab      	bcs.n	8000db8 <__udivmoddi4+0x1f0>
 8000e60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e64:	eb69 020e 	sbc.w	r2, r9, lr
 8000e68:	3801      	subs	r0, #1
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	e7a4      	b.n	8000db8 <__udivmoddi4+0x1f0>
 8000e6e:	4660      	mov	r0, ip
 8000e70:	e7e9      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e72:	4618      	mov	r0, r3
 8000e74:	e795      	b.n	8000da2 <__udivmoddi4+0x1da>
 8000e76:	4667      	mov	r7, ip
 8000e78:	e7d1      	b.n	8000e1e <__udivmoddi4+0x256>
 8000e7a:	4681      	mov	r9, r0
 8000e7c:	e77c      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	442c      	add	r4, r5
 8000e82:	e747      	b.n	8000d14 <__udivmoddi4+0x14c>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	442b      	add	r3, r5
 8000e8a:	e72f      	b.n	8000cec <__udivmoddi4+0x124>
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	e708      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e90:	4637      	mov	r7, r6
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0xa0>

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <bit_reverse>:
	return j;
}



static int bit_reverse(int N, int l) {
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	6039      	str	r1, [r7, #0]
	int ans = 0, i;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60fb      	str	r3, [r7, #12]
	for (i = 0; i<l; ++i)
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	60bb      	str	r3, [r7, #8]
 8000eaa:	e014      	b.n	8000ed6 <bit_reverse+0x3e>
		if (N & (1 << i))    ans |= (1 << l - 1 - i);
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	fa42 f303 	asr.w	r3, r2, r3
 8000eb4:	f003 0301 	and.w	r3, r3, #1
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d009      	beq.n	8000ed0 <bit_reverse+0x38>
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	1e5a      	subs	r2, r3, #1
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	68fa      	ldr	r2, [r7, #12]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	60fb      	str	r3, [r7, #12]
	for (i = 0; i<l; ++i)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	68ba      	ldr	r2, [r7, #8]
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	dbe6      	blt.n	8000eac <bit_reverse+0x14>
	return(ans);
 8000ede:	68fb      	ldr	r3, [r7, #12]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	0000      	movs	r0, r0
	...

08000ef0 <FFTcore>:


void FFTcore(int Nr, int Nc, double* Ar, int Ldr, double* Ai, int Ldi, char tran, char flag) {
 8000ef0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000ef4:	b0a8      	sub	sp, #160	; 0xa0
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	60f8      	str	r0, [r7, #12]
 8000efa:	60b9      	str	r1, [r7, #8]
 8000efc:	607a      	str	r2, [r7, #4]
 8000efe:	603b      	str	r3, [r7, #0]

	int N, M, d, K = 0, k = 0, l = 1, L = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000f06:	2300      	movs	r3, #0
 8000f08:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000f12:	2300      	movs	r3, #0
 8000f14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	double Wr, Wi, C1r, C1i, C2r, C2i, Dr, Di;

	if (tran == 't') {
 8000f18:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8000f1c:	2b74      	cmp	r3, #116	; 0x74
 8000f1e:	d10a      	bne.n	8000f36 <FFTcore+0x46>
		d = N = Nc;
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000f26:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000f2a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		M = Nr;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000f34:	e011      	b.n	8000f5a <FFTcore+0x6a>
	}
	else if (tran == 'n') {
 8000f36:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8000f3a:	2b6e      	cmp	r3, #110	; 0x6e
 8000f3c:	d10a      	bne.n	8000f54 <FFTcore+0x64>
		d = N = Nr;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000f44:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000f48:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		M = Nc;
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000f52:	e002      	b.n	8000f5a <FFTcore+0x6a>
	}
	else {
		//("tran can be either 'n' or 't'\n");
		exit(1);
 8000f54:	2001      	movs	r0, #1
 8000f56:	f003 fac9 	bl	80044ec <exit>
	}

	do
	{
		d /= 2;
 8000f5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000f5e:	0fda      	lsrs	r2, r3, #31
 8000f60:	4413      	add	r3, r2
 8000f62:	105b      	asrs	r3, r3, #1
 8000f64:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		K = 0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		while (K<N) {
 8000f6e:	e1cc      	b.n	800130a <FFTcore+0x41a>
			k = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			while (k<d) {
 8000f76:	e1b9      	b.n	80012ec <FFTcore+0x3fc>
				int it, Ind1 = K + k, Ind2 = K + k + d;
 8000f78:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000f7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000f80:	4413      	add	r3, r2
 8000f82:	667b      	str	r3, [r7, #100]	; 0x64
 8000f84:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000f88:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000f8c:	4413      	add	r3, r2
 8000f8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000f92:	4413      	add	r3, r2
 8000f94:	663b      	str	r3, [r7, #96]	; 0x60
				Wr = cos(2 * M_PI*k*l / N);
 8000f96:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000f9a:	f7ff fabb 	bl	8000514 <__aeabi_i2d>
 8000f9e:	f20f 5318 	addw	r3, pc, #1304	; 0x518
 8000fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa6:	f7ff fb1f 	bl	80005e8 <__aeabi_dmul>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	4690      	mov	r8, r2
 8000fb0:	4699      	mov	r9, r3
 8000fb2:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8000fb6:	f7ff faad 	bl	8000514 <__aeabi_i2d>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4640      	mov	r0, r8
 8000fc0:	4649      	mov	r1, r9
 8000fc2:	f7ff fb11 	bl	80005e8 <__aeabi_dmul>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	4690      	mov	r8, r2
 8000fcc:	4699      	mov	r9, r3
 8000fce:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000fd2:	f7ff fa9f 	bl	8000514 <__aeabi_i2d>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	4640      	mov	r0, r8
 8000fdc:	4649      	mov	r1, r9
 8000fde:	f7ff fc2d 	bl	800083c <__aeabi_ddiv>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	ec43 2b17 	vmov	d7, r2, r3
 8000fea:	eeb0 0a47 	vmov.f32	s0, s14
 8000fee:	eef0 0a67 	vmov.f32	s1, s15
 8000ff2:	f003 fed1 	bl	8004d98 <cos>
 8000ff6:	ed87 0b16 	vstr	d0, [r7, #88]	; 0x58
				Wi = (flag == 'f') ? -sin(2 * M_PI*k*l / N) : sin(2 * M_PI*k*l / N);
 8000ffa:	f897 30c4 	ldrb.w	r3, [r7, #196]	; 0xc4
 8000ffe:	2b66      	cmp	r3, #102	; 0x66
 8001000:	d135      	bne.n	800106e <FFTcore+0x17e>
 8001002:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001006:	f7ff fa85 	bl	8000514 <__aeabi_i2d>
 800100a:	f20f 43ac 	addw	r3, pc, #1196	; 0x4ac
 800100e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001012:	f7ff fae9 	bl	80005e8 <__aeabi_dmul>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4690      	mov	r8, r2
 800101c:	4699      	mov	r9, r3
 800101e:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001022:	f7ff fa77 	bl	8000514 <__aeabi_i2d>
 8001026:	4602      	mov	r2, r0
 8001028:	460b      	mov	r3, r1
 800102a:	4640      	mov	r0, r8
 800102c:	4649      	mov	r1, r9
 800102e:	f7ff fadb 	bl	80005e8 <__aeabi_dmul>
 8001032:	4602      	mov	r2, r0
 8001034:	460b      	mov	r3, r1
 8001036:	4690      	mov	r8, r2
 8001038:	4699      	mov	r9, r3
 800103a:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800103e:	f7ff fa69 	bl	8000514 <__aeabi_i2d>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	4640      	mov	r0, r8
 8001048:	4649      	mov	r1, r9
 800104a:	f7ff fbf7 	bl	800083c <__aeabi_ddiv>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	ec43 2b17 	vmov	d7, r2, r3
 8001056:	eeb0 0a47 	vmov.f32	s0, s14
 800105a:	eef0 0a67 	vmov.f32	s1, s15
 800105e:	f003 fedf 	bl	8004e20 <sin>
 8001062:	ec53 2b10 	vmov	r2, r3, d0
 8001066:	4614      	mov	r4, r2
 8001068:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800106c:	e031      	b.n	80010d2 <FFTcore+0x1e2>
 800106e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001072:	f7ff fa4f 	bl	8000514 <__aeabi_i2d>
 8001076:	f20f 4340 	addw	r3, pc, #1088	; 0x440
 800107a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107e:	f7ff fab3 	bl	80005e8 <__aeabi_dmul>
 8001082:	4603      	mov	r3, r0
 8001084:	460c      	mov	r4, r1
 8001086:	4625      	mov	r5, r4
 8001088:	461c      	mov	r4, r3
 800108a:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800108e:	f7ff fa41 	bl	8000514 <__aeabi_i2d>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4620      	mov	r0, r4
 8001098:	4629      	mov	r1, r5
 800109a:	f7ff faa5 	bl	80005e8 <__aeabi_dmul>
 800109e:	4603      	mov	r3, r0
 80010a0:	460c      	mov	r4, r1
 80010a2:	4625      	mov	r5, r4
 80010a4:	461c      	mov	r4, r3
 80010a6:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 80010aa:	f7ff fa33 	bl	8000514 <__aeabi_i2d>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4620      	mov	r0, r4
 80010b4:	4629      	mov	r1, r5
 80010b6:	f7ff fbc1 	bl	800083c <__aeabi_ddiv>
 80010ba:	4603      	mov	r3, r0
 80010bc:	460c      	mov	r4, r1
 80010be:	ec44 3b17 	vmov	d7, r3, r4
 80010c2:	eeb0 0a47 	vmov.f32	s0, s14
 80010c6:	eef0 0a67 	vmov.f32	s1, s15
 80010ca:	f003 fea9 	bl	8004e20 <sin>
 80010ce:	ec55 4b10 	vmov	r4, r5, d0
 80010d2:	e9c7 4514 	strd	r4, r5, [r7, #80]	; 0x50

				for (it = 0; it<M; ++it) {
 80010d6:	2300      	movs	r3, #0
 80010d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80010dc:	e0fa      	b.n	80012d4 <FFTcore+0x3e4>
					int rind1 = (tran == 't') ? Ind1 * Ldr + it : Ind1 + Ldr * it;
 80010de:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 80010e2:	2b74      	cmp	r3, #116	; 0x74
 80010e4:	d107      	bne.n	80010f6 <FFTcore+0x206>
 80010e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010e8:	683a      	ldr	r2, [r7, #0]
 80010ea:	fb02 f203 	mul.w	r2, r2, r3
 80010ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80010f2:	4413      	add	r3, r2
 80010f4:	e006      	b.n	8001104 <FFTcore+0x214>
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80010fc:	fb02 f203 	mul.w	r2, r2, r3
 8001100:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001102:	4413      	add	r3, r2
 8001104:	64fb      	str	r3, [r7, #76]	; 0x4c
					int iind1 = (tran == 't') ? Ind1 * Ldi + it : Ind1 + Ldi * it;
 8001106:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800110a:	2b74      	cmp	r3, #116	; 0x74
 800110c:	d108      	bne.n	8001120 <FFTcore+0x230>
 800110e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001110:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001114:	fb02 f203 	mul.w	r2, r2, r3
 8001118:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800111c:	4413      	add	r3, r2
 800111e:	e007      	b.n	8001130 <FFTcore+0x240>
 8001120:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001124:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001128:	fb02 f203 	mul.w	r2, r2, r3
 800112c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800112e:	4413      	add	r3, r2
 8001130:	64bb      	str	r3, [r7, #72]	; 0x48
					int rind2 = (tran == 't') ? Ind2 * Ldr + it : Ind2 + Ldr * it;
 8001132:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8001136:	2b74      	cmp	r3, #116	; 0x74
 8001138:	d107      	bne.n	800114a <FFTcore+0x25a>
 800113a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800113c:	683a      	ldr	r2, [r7, #0]
 800113e:	fb02 f203 	mul.w	r2, r2, r3
 8001142:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001146:	4413      	add	r3, r2
 8001148:	e006      	b.n	8001158 <FFTcore+0x268>
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001150:	fb02 f203 	mul.w	r2, r2, r3
 8001154:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001156:	4413      	add	r3, r2
 8001158:	647b      	str	r3, [r7, #68]	; 0x44
					int iind2 = (tran == 't') ? Ind2 * Ldi + it : Ind2 + Ldi * it;
 800115a:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800115e:	2b74      	cmp	r3, #116	; 0x74
 8001160:	d108      	bne.n	8001174 <FFTcore+0x284>
 8001162:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001164:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001168:	fb02 f203 	mul.w	r2, r2, r3
 800116c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001170:	4413      	add	r3, r2
 8001172:	e007      	b.n	8001184 <FFTcore+0x294>
 8001174:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001178:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800117c:	fb02 f203 	mul.w	r2, r2, r3
 8001180:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001182:	4413      	add	r3, r2
 8001184:	643b      	str	r3, [r7, #64]	; 0x40

					C1r = Ar[rind1] + Ar[rind2];
 8001186:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001188:	00db      	lsls	r3, r3, #3
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	4413      	add	r3, r2
 800118e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001192:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	4413      	add	r3, r2
 800119a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119e:	f7ff f86d 	bl	800027c <__adddf3>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
					C1i = Ai[iind1] + Ai[iind2];
 80011aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80011b2:	4413      	add	r3, r2
 80011b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80011c0:	4413      	add	r3, r2
 80011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c6:	f7ff f859 	bl	800027c <__adddf3>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
					Dr = Ar[rind1] - Ar[rind2];
 80011d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	4413      	add	r3, r2
 80011e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ea:	f7ff f845 	bl	8000278 <__aeabi_dsub>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
					Di = Ai[iind1] - Ai[iind2];
 80011f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011f8:	00db      	lsls	r3, r3, #3
 80011fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80011fe:	4413      	add	r3, r2
 8001200:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001204:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800120c:	4413      	add	r3, r2
 800120e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001212:	f7ff f831 	bl	8000278 <__aeabi_dsub>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	e9c7 2308 	strd	r2, r3, [r7, #32]
					C2r = Dr * Wr - Di * Wi;
 800121e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001222:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001226:	f7ff f9df 	bl	80005e8 <__aeabi_dmul>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	4690      	mov	r8, r2
 8001230:	4699      	mov	r9, r3
 8001232:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001236:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800123a:	f7ff f9d5 	bl	80005e8 <__aeabi_dmul>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	4640      	mov	r0, r8
 8001244:	4649      	mov	r1, r9
 8001246:	f7ff f817 	bl	8000278 <__aeabi_dsub>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	e9c7 2306 	strd	r2, r3, [r7, #24]
					C2i = Dr * Wi + Di * Wr;
 8001252:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001256:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800125a:	f7ff f9c5 	bl	80005e8 <__aeabi_dmul>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4690      	mov	r8, r2
 8001264:	4699      	mov	r9, r3
 8001266:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800126a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800126e:	f7ff f9bb 	bl	80005e8 <__aeabi_dmul>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4640      	mov	r0, r8
 8001278:	4649      	mov	r1, r9
 800127a:	f7fe ffff 	bl	800027c <__adddf3>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	e9c7 2304 	strd	r2, r3, [r7, #16]
					Ar[rind1] = C1r;
 8001286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	18d1      	adds	r1, r2, r3
 800128e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001292:	e9c1 2300 	strd	r2, r3, [r1]
					Ai[iind1] = C1i;
 8001296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800129e:	18d1      	adds	r1, r2, r3
 80012a0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80012a4:	e9c1 2300 	strd	r2, r3, [r1]
					Ar[rind2] = C2r;
 80012a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	18d1      	adds	r1, r2, r3
 80012b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012b4:	e9c1 2300 	strd	r2, r3, [r1]
					Ai[iind2] = C2i;
 80012b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80012c0:	18d1      	adds	r1, r2, r3
 80012c2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012c6:	e9c1 2300 	strd	r2, r3, [r1]
				for (it = 0; it<M; ++it) {
 80012ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80012ce:	3301      	adds	r3, #1
 80012d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80012d4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80012d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80012dc:	429a      	cmp	r2, r3
 80012de:	f6ff aefe 	blt.w	80010de <FFTcore+0x1ee>
				}
				++k;
 80012e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80012e6:	3301      	adds	r3, #1
 80012e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			while (k<d) {
 80012ec:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80012f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80012f4:	429a      	cmp	r2, r3
 80012f6:	f6ff ae3f 	blt.w	8000f78 <FFTcore+0x88>
			}
			K += 2 * d;
 80012fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001304:	4413      	add	r3, r2
 8001306:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		while (K<N) {
 800130a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800130e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001312:	429a      	cmp	r2, r3
 8001314:	f6ff ae2c 	blt.w	8000f70 <FFTcore+0x80>
		}
		l *= 2;
 8001318:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		++L;
 8001322:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001326:	3301      	adds	r3, #1
 8001328:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	} while (d>1);
 800132c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001330:	2b01      	cmp	r3, #1
 8001332:	f73f ae12 	bgt.w	8000f5a <FFTcore+0x6a>

	for (d = 0; d<N; ++d) {
 8001336:	2300      	movs	r3, #0
 8001338:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800133c:	e0af      	b.n	800149e <FFTcore+0x5ae>
		k = bit_reverse(d, L);
 800133e:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8001342:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001346:	f7ff fda7 	bl	8000e98 <bit_reverse>
 800134a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		if (d < k) {
 800134e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001352:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001356:	429a      	cmp	r2, r3
 8001358:	f280 809c 	bge.w	8001494 <FFTcore+0x5a4>
			int it;
			for (it = 0; it<M; ++it) {
 800135c:	2300      	movs	r3, #0
 800135e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001360:	e092      	b.n	8001488 <FFTcore+0x598>
				int ind1 = (tran == 't') ? d * Ldr + it : d + Ldr * it;
 8001362:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8001366:	2b74      	cmp	r3, #116	; 0x74
 8001368:	d107      	bne.n	800137a <FFTcore+0x48a>
 800136a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800136e:	683a      	ldr	r2, [r7, #0]
 8001370:	fb02 f203 	mul.w	r2, r2, r3
 8001374:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001376:	4413      	add	r3, r2
 8001378:	e006      	b.n	8001388 <FFTcore+0x498>
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800137e:	fb02 f203 	mul.w	r2, r2, r3
 8001382:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001386:	4413      	add	r3, r2
 8001388:	67bb      	str	r3, [r7, #120]	; 0x78
				int ind2 = (tran == 't') ? k * Ldr + it : k + Ldr * it;
 800138a:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800138e:	2b74      	cmp	r3, #116	; 0x74
 8001390:	d107      	bne.n	80013a2 <FFTcore+0x4b2>
 8001392:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001396:	683a      	ldr	r2, [r7, #0]
 8001398:	fb02 f203 	mul.w	r2, r2, r3
 800139c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800139e:	4413      	add	r3, r2
 80013a0:	e006      	b.n	80013b0 <FFTcore+0x4c0>
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80013a6:	fb02 f203 	mul.w	r2, r2, r3
 80013aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013ae:	4413      	add	r3, r2
 80013b0:	677b      	str	r3, [r7, #116]	; 0x74
				double temp = Ar[ind1];
 80013b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013be:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
				Ar[ind1] = Ar[ind2];
 80013c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80013cc:	00d2      	lsls	r2, r2, #3
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	440a      	add	r2, r1
 80013d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013d6:	e9c2 3400 	strd	r3, r4, [r2]
				Ar[ind2] = temp;
 80013da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	441a      	add	r2, r3
 80013e2:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80013e6:	e9c2 3400 	strd	r3, r4, [r2]

				ind1 = (tran == 't') ? d * Ldi + it : d + Ldi * it;
 80013ea:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 80013ee:	2b74      	cmp	r3, #116	; 0x74
 80013f0:	d108      	bne.n	8001404 <FFTcore+0x514>
 80013f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80013f6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80013fa:	fb02 f203 	mul.w	r2, r2, r3
 80013fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001400:	4413      	add	r3, r2
 8001402:	e007      	b.n	8001414 <FFTcore+0x524>
 8001404:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001408:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800140a:	fb02 f203 	mul.w	r2, r2, r3
 800140e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001412:	4413      	add	r3, r2
 8001414:	67bb      	str	r3, [r7, #120]	; 0x78
				ind2 = (tran == 't') ? k * Ldi + it : k + Ldi * it;
 8001416:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800141a:	2b74      	cmp	r3, #116	; 0x74
 800141c:	d108      	bne.n	8001430 <FFTcore+0x540>
 800141e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001422:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001426:	fb02 f203 	mul.w	r2, r2, r3
 800142a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800142c:	4413      	add	r3, r2
 800142e:	e007      	b.n	8001440 <FFTcore+0x550>
 8001430:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001434:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001436:	fb02 f203 	mul.w	r2, r2, r3
 800143a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800143e:	4413      	add	r3, r2
 8001440:	677b      	str	r3, [r7, #116]	; 0x74
				temp = Ai[ind1];
 8001442:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800144a:	4413      	add	r3, r2
 800144c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001450:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
				Ai[ind1] = Ai[ind2];
 8001454:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800145c:	4413      	add	r3, r2
 800145e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001460:	00d2      	lsls	r2, r2, #3
 8001462:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001466:	440a      	add	r2, r1
 8001468:	e9d3 3400 	ldrd	r3, r4, [r3]
 800146c:	e9c2 3400 	strd	r3, r4, [r2]
				Ai[ind2] = temp;
 8001470:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001472:	00db      	lsls	r3, r3, #3
 8001474:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001478:	441a      	add	r2, r3
 800147a:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800147e:	e9c2 3400 	strd	r3, r4, [r2]
			for (it = 0; it<M; ++it) {
 8001482:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001484:	3301      	adds	r3, #1
 8001486:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001488:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800148a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800148e:	429a      	cmp	r2, r3
 8001490:	f6ff af67 	blt.w	8001362 <FFTcore+0x472>
	for (d = 0; d<N; ++d) {
 8001494:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001498:	3301      	adds	r3, #1
 800149a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800149e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80014a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80014a6:	429a      	cmp	r2, r3
 80014a8:	f6ff af49 	blt.w	800133e <FFTcore+0x44e>
			}
		}
	}
}
 80014ac:	bf00      	nop
 80014ae:	37a0      	adds	r7, #160	; 0xa0
 80014b0:	46bd      	mov	sp, r7
 80014b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014b6:	bf00      	nop
 80014b8:	54442d18 	.word	0x54442d18
 80014bc:	401921fb 	.word	0x401921fb

080014c0 <DCT2>:

void DCT2(int N, double* x) {
 80014c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014c4:	b092      	sub	sp, #72	; 0x48
 80014c6:	af04      	add	r7, sp, #16
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
	double* Ar = (double*)malloc(4 * N * sizeof(double));
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	015b      	lsls	r3, r3, #5
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 f843 	bl	800455c <malloc>
 80014d6:	4603      	mov	r3, r0
 80014d8:	633b      	str	r3, [r7, #48]	; 0x30
	//assert(Ar != NULL);
	double* Ai = Ar + 2 * N;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	011b      	lsls	r3, r3, #4
 80014de:	461a      	mov	r2, r3
 80014e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014e2:	4413      	add	r3, r2
 80014e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	memset(Ar, 0, 4 * N * sizeof(double));
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	015b      	lsls	r3, r3, #5
 80014ea:	461a      	mov	r2, r3
 80014ec:	2100      	movs	r1, #0
 80014ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014f0:	f003 f844 	bl	800457c <memset>
	int n;
	for (n = 0; n<N; ++n) Ar[n] = x[n];
 80014f4:	2300      	movs	r3, #0
 80014f6:	637b      	str	r3, [r7, #52]	; 0x34
 80014f8:	e00e      	b.n	8001518 <DCT2+0x58>
 80014fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	683a      	ldr	r2, [r7, #0]
 8001500:	4413      	add	r3, r2
 8001502:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001504:	00d2      	lsls	r2, r2, #3
 8001506:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001508:	440a      	add	r2, r1
 800150a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800150e:	e9c2 3400 	strd	r3, r4, [r2]
 8001512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001514:	3301      	adds	r3, #1
 8001516:	637b      	str	r3, [r7, #52]	; 0x34
 8001518:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	429a      	cmp	r2, r3
 800151e:	dbec      	blt.n	80014fa <DCT2+0x3a>
	for (n = N; n<2 * N; ++n) Ar[n] = x[2 * N - 1 - n];
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	637b      	str	r3, [r7, #52]	; 0x34
 8001524:	e012      	b.n	800154c <DCT2+0x8c>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	1e5a      	subs	r2, r3, #1
 800152c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	4413      	add	r3, r2
 8001536:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001538:	00d2      	lsls	r2, r2, #3
 800153a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800153c:	440a      	add	r2, r1
 800153e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001542:	e9c2 3400 	strd	r3, r4, [r2]
 8001546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001548:	3301      	adds	r3, #1
 800154a:	637b      	str	r3, [r7, #52]	; 0x34
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001552:	429a      	cmp	r2, r3
 8001554:	dbe7      	blt.n	8001526 <DCT2+0x66>
	FFTcore(2 * N, 1, Ar, 2 * n, Ai, 2 * n, 'n', 'f');
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	0058      	lsls	r0, r3, #1
 800155a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800155c:	0059      	lsls	r1, r3, #1
 800155e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	2266      	movs	r2, #102	; 0x66
 8001564:	9203      	str	r2, [sp, #12]
 8001566:	226e      	movs	r2, #110	; 0x6e
 8001568:	9202      	str	r2, [sp, #8]
 800156a:	9301      	str	r3, [sp, #4]
 800156c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	460b      	mov	r3, r1
 8001572:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001574:	2101      	movs	r1, #1
 8001576:	f7ff fcbb 	bl	8000ef0 <FFTcore>
	double g = M_PI / (2 * N), p = sqrt(2.0 / N), po = sqrt(1.0 / N);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe ffc8 	bl	8000514 <__aeabi_i2d>
 8001584:	4603      	mov	r3, r0
 8001586:	460c      	mov	r4, r1
 8001588:	461a      	mov	r2, r3
 800158a:	4623      	mov	r3, r4
 800158c:	a161      	add	r1, pc, #388	; (adr r1, 8001714 <DCT2+0x254>)
 800158e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001592:	f7ff f953 	bl	800083c <__aeabi_ddiv>
 8001596:	4603      	mov	r3, r0
 8001598:	460c      	mov	r4, r1
 800159a:	e9c7 3408 	strd	r3, r4, [r7, #32]
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f7fe ffb8 	bl	8000514 <__aeabi_i2d>
 80015a4:	4603      	mov	r3, r0
 80015a6:	460c      	mov	r4, r1
 80015a8:	461a      	mov	r2, r3
 80015aa:	4623      	mov	r3, r4
 80015ac:	f04f 0000 	mov.w	r0, #0
 80015b0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80015b4:	f7ff f942 	bl	800083c <__aeabi_ddiv>
 80015b8:	4603      	mov	r3, r0
 80015ba:	460c      	mov	r4, r1
 80015bc:	ec44 3b17 	vmov	d7, r3, r4
 80015c0:	eeb0 0a47 	vmov.f32	s0, s14
 80015c4:	eef0 0a67 	vmov.f32	s1, s15
 80015c8:	f003 fc72 	bl	8004eb0 <sqrt>
 80015cc:	ed87 0b06 	vstr	d0, [r7, #24]
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7fe ff9f 	bl	8000514 <__aeabi_i2d>
 80015d6:	4603      	mov	r3, r0
 80015d8:	460c      	mov	r4, r1
 80015da:	461a      	mov	r2, r3
 80015dc:	4623      	mov	r3, r4
 80015de:	f04f 0000 	mov.w	r0, #0
 80015e2:	494b      	ldr	r1, [pc, #300]	; (8001710 <DCT2+0x250>)
 80015e4:	f7ff f92a 	bl	800083c <__aeabi_ddiv>
 80015e8:	4603      	mov	r3, r0
 80015ea:	460c      	mov	r4, r1
 80015ec:	ec44 3b17 	vmov	d7, r3, r4
 80015f0:	eeb0 0a47 	vmov.f32	s0, s14
 80015f4:	eef0 0a67 	vmov.f32	s1, s15
 80015f8:	f003 fc5a 	bl	8004eb0 <sqrt>
 80015fc:	ed87 0b04 	vstr	d0, [r7, #16]
	for (n = 0; n<N; ++n) {
 8001600:	2300      	movs	r3, #0
 8001602:	637b      	str	r3, [r7, #52]	; 0x34
 8001604:	e076      	b.n	80016f4 <DCT2+0x234>
		double z = (Ar[n] * cos(n*g) + Ai[n] * sin(n*g)) / 2;
 8001606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001608:	00db      	lsls	r3, r3, #3
 800160a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800160c:	4413      	add	r3, r2
 800160e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001612:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001614:	f7fe ff7e 	bl	8000514 <__aeabi_i2d>
 8001618:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800161c:	f7fe ffe4 	bl	80005e8 <__aeabi_dmul>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	ec43 2b17 	vmov	d7, r2, r3
 8001628:	eeb0 0a47 	vmov.f32	s0, s14
 800162c:	eef0 0a67 	vmov.f32	s1, s15
 8001630:	f003 fbb2 	bl	8004d98 <cos>
 8001634:	ec53 2b10 	vmov	r2, r3, d0
 8001638:	4620      	mov	r0, r4
 800163a:	4629      	mov	r1, r5
 800163c:	f7fe ffd4 	bl	80005e8 <__aeabi_dmul>
 8001640:	4603      	mov	r3, r0
 8001642:	460c      	mov	r4, r1
 8001644:	4698      	mov	r8, r3
 8001646:	46a1      	mov	r9, r4
 8001648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800164e:	4413      	add	r3, r2
 8001650:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001654:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001656:	f7fe ff5d 	bl	8000514 <__aeabi_i2d>
 800165a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800165e:	f7fe ffc3 	bl	80005e8 <__aeabi_dmul>
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	ec43 2b17 	vmov	d7, r2, r3
 800166a:	eeb0 0a47 	vmov.f32	s0, s14
 800166e:	eef0 0a67 	vmov.f32	s1, s15
 8001672:	f003 fbd5 	bl	8004e20 <sin>
 8001676:	ec53 2b10 	vmov	r2, r3, d0
 800167a:	4620      	mov	r0, r4
 800167c:	4629      	mov	r1, r5
 800167e:	f7fe ffb3 	bl	80005e8 <__aeabi_dmul>
 8001682:	4603      	mov	r3, r0
 8001684:	460c      	mov	r4, r1
 8001686:	461a      	mov	r2, r3
 8001688:	4623      	mov	r3, r4
 800168a:	4640      	mov	r0, r8
 800168c:	4649      	mov	r1, r9
 800168e:	f7fe fdf5 	bl	800027c <__adddf3>
 8001692:	4603      	mov	r3, r0
 8001694:	460c      	mov	r4, r1
 8001696:	4618      	mov	r0, r3
 8001698:	4621      	mov	r1, r4
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016a2:	f7ff f8cb 	bl	800083c <__aeabi_ddiv>
 80016a6:	4603      	mov	r3, r0
 80016a8:	460c      	mov	r4, r1
 80016aa:	e9c7 3402 	strd	r3, r4, [r7, #8]
		if (n == 0) x[n] = po * z;
 80016ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10e      	bne.n	80016d2 <DCT2+0x212>
 80016b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	18d5      	adds	r5, r2, r3
 80016bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80016c4:	f7fe ff90 	bl	80005e8 <__aeabi_dmul>
 80016c8:	4603      	mov	r3, r0
 80016ca:	460c      	mov	r4, r1
 80016cc:	e9c5 3400 	strd	r3, r4, [r5]
 80016d0:	e00d      	b.n	80016ee <DCT2+0x22e>
		else     x[n] = p * z;
 80016d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016d4:	00db      	lsls	r3, r3, #3
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	18d5      	adds	r5, r2, r3
 80016da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016de:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016e2:	f7fe ff81 	bl	80005e8 <__aeabi_dmul>
 80016e6:	4603      	mov	r3, r0
 80016e8:	460c      	mov	r4, r1
 80016ea:	e9c5 3400 	strd	r3, r4, [r5]
	for (n = 0; n<N; ++n) {
 80016ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016f0:	3301      	adds	r3, #1
 80016f2:	637b      	str	r3, [r7, #52]	; 0x34
 80016f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	db84      	blt.n	8001606 <DCT2+0x146>
	}
	free(Ar);
 80016fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016fe:	f002 ff35 	bl	800456c <free>
}
 8001702:	bf00      	nop
 8001704:	3738      	adds	r7, #56	; 0x38
 8001706:	46bd      	mov	sp, r7
 8001708:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800170c:	f3af 8000 	nop.w
 8001710:	3ff00000 	.word	0x3ff00000
 8001714:	54442d18 	.word	0x54442d18
 8001718:	400921fb 	.word	0x400921fb

0800171c <dct_test>:


extern void dct_test(double * z, int m) {
 800171c:	b5b0      	push	{r4, r5, r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]

	int i;
	for (i = 0; i < 32; ++i) z[i] = i;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	e00d      	b.n	8001748 <dct_test+0x2c>
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	18d5      	adds	r5, r2, r3
 8001734:	68f8      	ldr	r0, [r7, #12]
 8001736:	f7fe feed 	bl	8000514 <__aeabi_i2d>
 800173a:	4603      	mov	r3, r0
 800173c:	460c      	mov	r4, r1
 800173e:	e9c5 3400 	strd	r3, r4, [r5]
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	3301      	adds	r3, #1
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	2b1f      	cmp	r3, #31
 800174c:	ddee      	ble.n	800172c <dct_test+0x10>

	DCT2(m, z);
 800174e:	6879      	ldr	r1, [r7, #4]
 8001750:	6838      	ldr	r0, [r7, #0]
 8001752:	f7ff feb5 	bl	80014c0 <DCT2>
}
 8001756:	bf00      	nop
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001760 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t* RX_data[10];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, "Interrupt\n", 11, 0xFFFF);
 8001768:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800176c:	220b      	movs	r2, #11
 800176e:	490a      	ldr	r1, [pc, #40]	; (8001798 <HAL_UART_RxCpltCallback+0x38>)
 8001770:	480a      	ldr	r0, [pc, #40]	; (800179c <HAL_UART_RxCpltCallback+0x3c>)
 8001772:	f001 ffca 	bl	800370a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, RX_data, 10, 0xFFFF);
 8001776:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800177a:	220a      	movs	r2, #10
 800177c:	4908      	ldr	r1, [pc, #32]	; (80017a0 <HAL_UART_RxCpltCallback+0x40>)
 800177e:	4807      	ldr	r0, [pc, #28]	; (800179c <HAL_UART_RxCpltCallback+0x3c>)
 8001780:	f001 ffc3 	bl	800370a <HAL_UART_Transmit>

	HAL_UART_Receive_IT(&huart4, RX_data, 10);
 8001784:	220a      	movs	r2, #10
 8001786:	4906      	ldr	r1, [pc, #24]	; (80017a0 <HAL_UART_RxCpltCallback+0x40>)
 8001788:	4804      	ldr	r0, [pc, #16]	; (800179c <HAL_UART_RxCpltCallback+0x3c>)
 800178a:	f002 f857 	bl	800383c <HAL_UART_Receive_IT>
}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	08006080 	.word	0x08006080
 800179c:	20000124 	.word	0x20000124
 80017a0:	200000fc 	.word	0x200000fc

080017a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017a8:	b0bf      	sub	sp, #252	; 0xfc
 80017aa:	af1e      	add	r7, sp, #120	; 0x78
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017ac:	f000 fcd6 	bl	800215c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017b0:	f000 fa70 	bl	8001c94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017b4:	f000 fb22 	bl	8001dfc <MX_GPIO_Init>
  MX_DMA_Init();
 80017b8:	f000 fb00 	bl	8001dbc <MX_DMA_Init>
  MX_UART4_Init();
 80017bc:	f000 fad4 	bl	8001d68 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart4, RX_data, 10);
 80017c0:	220a      	movs	r2, #10
 80017c2:	49c2      	ldr	r1, [pc, #776]	; (8001acc <main+0x328>)
 80017c4:	48c2      	ldr	r0, [pc, #776]	; (8001ad0 <main+0x32c>)
 80017c6:	f002 f839 	bl	800383c <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  int m = 32;
 80017ca:	2320      	movs	r3, #32
 80017cc:	67fb      	str	r3, [r7, #124]	; 0x7c
	  double * z = (double*) malloc(m*sizeof(double));
 80017ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80017d0:	00db      	lsls	r3, r3, #3
 80017d2:	4618      	mov	r0, r3
 80017d4:	f002 fec2 	bl	800455c <malloc>
 80017d8:	4603      	mov	r3, r0
 80017da:	67bb      	str	r3, [r7, #120]	; 0x78
	  dct_test(z, m);
 80017dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80017de:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80017e0:	f7ff ff9c 	bl	800171c <dct_test>
	  //HAL_UART_Transmit(&huart4, (unsigned char*)"Test DCT Coeffs:\n", 18, 0xFFFF);
	  char *hello_world = (char*)malloc(256 * sizeof(char));
 80017e4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80017e8:	f002 feb8 	bl	800455c <malloc>
 80017ec:	4603      	mov	r3, r0
 80017ee:	677b      	str	r3, [r7, #116]	; 0x74
	  sprintf(hello_world, "\n%d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d\n", (int)(z[0]*100), (int)(z[1]*100), (int)(z[2]*100), (int)(z[3]*100), (int)(z[4]*100), (int)(z[5]*100), (int)(z[6]*100), (int)(z[7]*100), (int)(z[8]*100), (int)(z[9]*100), (int)(z[10]*100), (int)(z[11]*100), (int)(z[12]*100), (int)(z[13]*100), (int)(z[14]*100), (int)(z[15]*100), (int)(z[16]*100), (int)(z[17]*100), (int)(z[18]*100), (int)(z[19]*100), (int)(z[20]*100), (int)(z[21]*100), (int)(z[22]*100), (int)(z[23]*100), (int)(z[24]*100), (int)(z[25]*100), (int)(z[26]*100), (int)(z[27]*100), (int)(z[28]*100), (int)(z[29]*100), (int)(z[30]*100), (int)(z[31]*100));
 80017f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	4bb6      	ldr	r3, [pc, #728]	; (8001ad4 <main+0x330>)
 80017fc:	f7fe fef4 	bl	80005e8 <__aeabi_dmul>
 8001800:	4603      	mov	r3, r0
 8001802:	460c      	mov	r4, r1
 8001804:	4618      	mov	r0, r3
 8001806:	4621      	mov	r1, r4
 8001808:	f7ff f99e 	bl	8000b48 <__aeabi_d2iz>
 800180c:	4680      	mov	r8, r0
 800180e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001810:	3308      	adds	r3, #8
 8001812:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	4bae      	ldr	r3, [pc, #696]	; (8001ad4 <main+0x330>)
 800181c:	f7fe fee4 	bl	80005e8 <__aeabi_dmul>
 8001820:	4603      	mov	r3, r0
 8001822:	460c      	mov	r4, r1
 8001824:	4618      	mov	r0, r3
 8001826:	4621      	mov	r1, r4
 8001828:	f7ff f98e 	bl	8000b48 <__aeabi_d2iz>
 800182c:	4681      	mov	r9, r0
 800182e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001830:	3310      	adds	r3, #16
 8001832:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	4ba6      	ldr	r3, [pc, #664]	; (8001ad4 <main+0x330>)
 800183c:	f7fe fed4 	bl	80005e8 <__aeabi_dmul>
 8001840:	4603      	mov	r3, r0
 8001842:	460c      	mov	r4, r1
 8001844:	4618      	mov	r0, r3
 8001846:	4621      	mov	r1, r4
 8001848:	f7ff f97e 	bl	8000b48 <__aeabi_d2iz>
 800184c:	66f8      	str	r0, [r7, #108]	; 0x6c
 800184e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001850:	3318      	adds	r3, #24
 8001852:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	4b9e      	ldr	r3, [pc, #632]	; (8001ad4 <main+0x330>)
 800185c:	f7fe fec4 	bl	80005e8 <__aeabi_dmul>
 8001860:	4603      	mov	r3, r0
 8001862:	460c      	mov	r4, r1
 8001864:	4618      	mov	r0, r3
 8001866:	4621      	mov	r1, r4
 8001868:	f7ff f96e 	bl	8000b48 <__aeabi_d2iz>
 800186c:	66b8      	str	r0, [r7, #104]	; 0x68
 800186e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001870:	3320      	adds	r3, #32
 8001872:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001876:	f04f 0200 	mov.w	r2, #0
 800187a:	4b96      	ldr	r3, [pc, #600]	; (8001ad4 <main+0x330>)
 800187c:	f7fe feb4 	bl	80005e8 <__aeabi_dmul>
 8001880:	4603      	mov	r3, r0
 8001882:	460c      	mov	r4, r1
 8001884:	4618      	mov	r0, r3
 8001886:	4621      	mov	r1, r4
 8001888:	f7ff f95e 	bl	8000b48 <__aeabi_d2iz>
 800188c:	6678      	str	r0, [r7, #100]	; 0x64
 800188e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001890:	3328      	adds	r3, #40	; 0x28
 8001892:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001896:	f04f 0200 	mov.w	r2, #0
 800189a:	4b8e      	ldr	r3, [pc, #568]	; (8001ad4 <main+0x330>)
 800189c:	f7fe fea4 	bl	80005e8 <__aeabi_dmul>
 80018a0:	4603      	mov	r3, r0
 80018a2:	460c      	mov	r4, r1
 80018a4:	4618      	mov	r0, r3
 80018a6:	4621      	mov	r1, r4
 80018a8:	f7ff f94e 	bl	8000b48 <__aeabi_d2iz>
 80018ac:	6638      	str	r0, [r7, #96]	; 0x60
 80018ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80018b0:	3330      	adds	r3, #48	; 0x30
 80018b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	4b86      	ldr	r3, [pc, #536]	; (8001ad4 <main+0x330>)
 80018bc:	f7fe fe94 	bl	80005e8 <__aeabi_dmul>
 80018c0:	4603      	mov	r3, r0
 80018c2:	460c      	mov	r4, r1
 80018c4:	4618      	mov	r0, r3
 80018c6:	4621      	mov	r1, r4
 80018c8:	f7ff f93e 	bl	8000b48 <__aeabi_d2iz>
 80018cc:	65f8      	str	r0, [r7, #92]	; 0x5c
 80018ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80018d0:	3338      	adds	r3, #56	; 0x38
 80018d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	4b7e      	ldr	r3, [pc, #504]	; (8001ad4 <main+0x330>)
 80018dc:	f7fe fe84 	bl	80005e8 <__aeabi_dmul>
 80018e0:	4603      	mov	r3, r0
 80018e2:	460c      	mov	r4, r1
 80018e4:	4618      	mov	r0, r3
 80018e6:	4621      	mov	r1, r4
 80018e8:	f7ff f92e 	bl	8000b48 <__aeabi_d2iz>
 80018ec:	65b8      	str	r0, [r7, #88]	; 0x58
 80018ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80018f0:	3340      	adds	r3, #64	; 0x40
 80018f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	4b76      	ldr	r3, [pc, #472]	; (8001ad4 <main+0x330>)
 80018fc:	f7fe fe74 	bl	80005e8 <__aeabi_dmul>
 8001900:	4603      	mov	r3, r0
 8001902:	460c      	mov	r4, r1
 8001904:	4618      	mov	r0, r3
 8001906:	4621      	mov	r1, r4
 8001908:	f7ff f91e 	bl	8000b48 <__aeabi_d2iz>
 800190c:	6578      	str	r0, [r7, #84]	; 0x54
 800190e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001910:	3348      	adds	r3, #72	; 0x48
 8001912:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	4b6e      	ldr	r3, [pc, #440]	; (8001ad4 <main+0x330>)
 800191c:	f7fe fe64 	bl	80005e8 <__aeabi_dmul>
 8001920:	4603      	mov	r3, r0
 8001922:	460c      	mov	r4, r1
 8001924:	4618      	mov	r0, r3
 8001926:	4621      	mov	r1, r4
 8001928:	f7ff f90e 	bl	8000b48 <__aeabi_d2iz>
 800192c:	6538      	str	r0, [r7, #80]	; 0x50
 800192e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001930:	3350      	adds	r3, #80	; 0x50
 8001932:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001936:	f04f 0200 	mov.w	r2, #0
 800193a:	4b66      	ldr	r3, [pc, #408]	; (8001ad4 <main+0x330>)
 800193c:	f7fe fe54 	bl	80005e8 <__aeabi_dmul>
 8001940:	4603      	mov	r3, r0
 8001942:	460c      	mov	r4, r1
 8001944:	4618      	mov	r0, r3
 8001946:	4621      	mov	r1, r4
 8001948:	f7ff f8fe 	bl	8000b48 <__aeabi_d2iz>
 800194c:	64f8      	str	r0, [r7, #76]	; 0x4c
 800194e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001950:	3358      	adds	r3, #88	; 0x58
 8001952:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001956:	f04f 0200 	mov.w	r2, #0
 800195a:	4b5e      	ldr	r3, [pc, #376]	; (8001ad4 <main+0x330>)
 800195c:	f7fe fe44 	bl	80005e8 <__aeabi_dmul>
 8001960:	4603      	mov	r3, r0
 8001962:	460c      	mov	r4, r1
 8001964:	4618      	mov	r0, r3
 8001966:	4621      	mov	r1, r4
 8001968:	f7ff f8ee 	bl	8000b48 <__aeabi_d2iz>
 800196c:	64b8      	str	r0, [r7, #72]	; 0x48
 800196e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001970:	3360      	adds	r3, #96	; 0x60
 8001972:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	4b56      	ldr	r3, [pc, #344]	; (8001ad4 <main+0x330>)
 800197c:	f7fe fe34 	bl	80005e8 <__aeabi_dmul>
 8001980:	4603      	mov	r3, r0
 8001982:	460c      	mov	r4, r1
 8001984:	4618      	mov	r0, r3
 8001986:	4621      	mov	r1, r4
 8001988:	f7ff f8de 	bl	8000b48 <__aeabi_d2iz>
 800198c:	6478      	str	r0, [r7, #68]	; 0x44
 800198e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001990:	3368      	adds	r3, #104	; 0x68
 8001992:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	4b4e      	ldr	r3, [pc, #312]	; (8001ad4 <main+0x330>)
 800199c:	f7fe fe24 	bl	80005e8 <__aeabi_dmul>
 80019a0:	4603      	mov	r3, r0
 80019a2:	460c      	mov	r4, r1
 80019a4:	4618      	mov	r0, r3
 80019a6:	4621      	mov	r1, r4
 80019a8:	f7ff f8ce 	bl	8000b48 <__aeabi_d2iz>
 80019ac:	6438      	str	r0, [r7, #64]	; 0x40
 80019ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80019b0:	3370      	adds	r3, #112	; 0x70
 80019b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	4b46      	ldr	r3, [pc, #280]	; (8001ad4 <main+0x330>)
 80019bc:	f7fe fe14 	bl	80005e8 <__aeabi_dmul>
 80019c0:	4603      	mov	r3, r0
 80019c2:	460c      	mov	r4, r1
 80019c4:	4618      	mov	r0, r3
 80019c6:	4621      	mov	r1, r4
 80019c8:	f7ff f8be 	bl	8000b48 <__aeabi_d2iz>
 80019cc:	63f8      	str	r0, [r7, #60]	; 0x3c
 80019ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80019d0:	3378      	adds	r3, #120	; 0x78
 80019d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019d6:	f04f 0200 	mov.w	r2, #0
 80019da:	4b3e      	ldr	r3, [pc, #248]	; (8001ad4 <main+0x330>)
 80019dc:	f7fe fe04 	bl	80005e8 <__aeabi_dmul>
 80019e0:	4603      	mov	r3, r0
 80019e2:	460c      	mov	r4, r1
 80019e4:	4618      	mov	r0, r3
 80019e6:	4621      	mov	r1, r4
 80019e8:	f7ff f8ae 	bl	8000b48 <__aeabi_d2iz>
 80019ec:	63b8      	str	r0, [r7, #56]	; 0x38
 80019ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80019f0:	3380      	adds	r3, #128	; 0x80
 80019f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	4b36      	ldr	r3, [pc, #216]	; (8001ad4 <main+0x330>)
 80019fc:	f7fe fdf4 	bl	80005e8 <__aeabi_dmul>
 8001a00:	4603      	mov	r3, r0
 8001a02:	460c      	mov	r4, r1
 8001a04:	4618      	mov	r0, r3
 8001a06:	4621      	mov	r1, r4
 8001a08:	f7ff f89e 	bl	8000b48 <__aeabi_d2iz>
 8001a0c:	6378      	str	r0, [r7, #52]	; 0x34
 8001a0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a10:	3388      	adds	r3, #136	; 0x88
 8001a12:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	4b2e      	ldr	r3, [pc, #184]	; (8001ad4 <main+0x330>)
 8001a1c:	f7fe fde4 	bl	80005e8 <__aeabi_dmul>
 8001a20:	4603      	mov	r3, r0
 8001a22:	460c      	mov	r4, r1
 8001a24:	4618      	mov	r0, r3
 8001a26:	4621      	mov	r1, r4
 8001a28:	f7ff f88e 	bl	8000b48 <__aeabi_d2iz>
 8001a2c:	6338      	str	r0, [r7, #48]	; 0x30
 8001a2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a30:	3390      	adds	r3, #144	; 0x90
 8001a32:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	4b26      	ldr	r3, [pc, #152]	; (8001ad4 <main+0x330>)
 8001a3c:	f7fe fdd4 	bl	80005e8 <__aeabi_dmul>
 8001a40:	4603      	mov	r3, r0
 8001a42:	460c      	mov	r4, r1
 8001a44:	4618      	mov	r0, r3
 8001a46:	4621      	mov	r1, r4
 8001a48:	f7ff f87e 	bl	8000b48 <__aeabi_d2iz>
 8001a4c:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001a4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a50:	3398      	adds	r3, #152	; 0x98
 8001a52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	4b1e      	ldr	r3, [pc, #120]	; (8001ad4 <main+0x330>)
 8001a5c:	f7fe fdc4 	bl	80005e8 <__aeabi_dmul>
 8001a60:	4603      	mov	r3, r0
 8001a62:	460c      	mov	r4, r1
 8001a64:	4618      	mov	r0, r3
 8001a66:	4621      	mov	r1, r4
 8001a68:	f7ff f86e 	bl	8000b48 <__aeabi_d2iz>
 8001a6c:	62b8      	str	r0, [r7, #40]	; 0x28
 8001a6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a70:	33a0      	adds	r3, #160	; 0xa0
 8001a72:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <main+0x330>)
 8001a7c:	f7fe fdb4 	bl	80005e8 <__aeabi_dmul>
 8001a80:	4603      	mov	r3, r0
 8001a82:	460c      	mov	r4, r1
 8001a84:	4618      	mov	r0, r3
 8001a86:	4621      	mov	r1, r4
 8001a88:	f7ff f85e 	bl	8000b48 <__aeabi_d2iz>
 8001a8c:	6278      	str	r0, [r7, #36]	; 0x24
 8001a8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a90:	33a8      	adds	r3, #168	; 0xa8
 8001a92:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a96:	f04f 0200 	mov.w	r2, #0
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <main+0x330>)
 8001a9c:	f7fe fda4 	bl	80005e8 <__aeabi_dmul>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	460c      	mov	r4, r1
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	4621      	mov	r1, r4
 8001aa8:	f7ff f84e 	bl	8000b48 <__aeabi_d2iz>
 8001aac:	6238      	str	r0, [r7, #32]
 8001aae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ab0:	33b0      	adds	r3, #176	; 0xb0
 8001ab2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ab6:	f04f 0200 	mov.w	r2, #0
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <main+0x330>)
 8001abc:	f7fe fd94 	bl	80005e8 <__aeabi_dmul>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	460c      	mov	r4, r1
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	4621      	mov	r1, r4
 8001ac8:	e006      	b.n	8001ad8 <main+0x334>
 8001aca:	bf00      	nop
 8001acc:	200000fc 	.word	0x200000fc
 8001ad0:	20000124 	.word	0x20000124
 8001ad4:	40590000 	.word	0x40590000
 8001ad8:	f7ff f836 	bl	8000b48 <__aeabi_d2iz>
 8001adc:	61f8      	str	r0, [r7, #28]
 8001ade:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ae0:	33b8      	adds	r3, #184	; 0xb8
 8001ae2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	4b68      	ldr	r3, [pc, #416]	; (8001c8c <main+0x4e8>)
 8001aec:	f7fe fd7c 	bl	80005e8 <__aeabi_dmul>
 8001af0:	4603      	mov	r3, r0
 8001af2:	460c      	mov	r4, r1
 8001af4:	4618      	mov	r0, r3
 8001af6:	4621      	mov	r1, r4
 8001af8:	f7ff f826 	bl	8000b48 <__aeabi_d2iz>
 8001afc:	61b8      	str	r0, [r7, #24]
 8001afe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b00:	33c0      	adds	r3, #192	; 0xc0
 8001b02:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b06:	f04f 0200 	mov.w	r2, #0
 8001b0a:	4b60      	ldr	r3, [pc, #384]	; (8001c8c <main+0x4e8>)
 8001b0c:	f7fe fd6c 	bl	80005e8 <__aeabi_dmul>
 8001b10:	4603      	mov	r3, r0
 8001b12:	460c      	mov	r4, r1
 8001b14:	4618      	mov	r0, r3
 8001b16:	4621      	mov	r1, r4
 8001b18:	f7ff f816 	bl	8000b48 <__aeabi_d2iz>
 8001b1c:	6178      	str	r0, [r7, #20]
 8001b1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b20:	33c8      	adds	r3, #200	; 0xc8
 8001b22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b26:	f04f 0200 	mov.w	r2, #0
 8001b2a:	4b58      	ldr	r3, [pc, #352]	; (8001c8c <main+0x4e8>)
 8001b2c:	f7fe fd5c 	bl	80005e8 <__aeabi_dmul>
 8001b30:	4603      	mov	r3, r0
 8001b32:	460c      	mov	r4, r1
 8001b34:	4618      	mov	r0, r3
 8001b36:	4621      	mov	r1, r4
 8001b38:	f7ff f806 	bl	8000b48 <__aeabi_d2iz>
 8001b3c:	6138      	str	r0, [r7, #16]
 8001b3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b40:	33d0      	adds	r3, #208	; 0xd0
 8001b42:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	4b50      	ldr	r3, [pc, #320]	; (8001c8c <main+0x4e8>)
 8001b4c:	f7fe fd4c 	bl	80005e8 <__aeabi_dmul>
 8001b50:	4603      	mov	r3, r0
 8001b52:	460c      	mov	r4, r1
 8001b54:	4618      	mov	r0, r3
 8001b56:	4621      	mov	r1, r4
 8001b58:	f7fe fff6 	bl	8000b48 <__aeabi_d2iz>
 8001b5c:	60f8      	str	r0, [r7, #12]
 8001b5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b60:	33d8      	adds	r3, #216	; 0xd8
 8001b62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	4b48      	ldr	r3, [pc, #288]	; (8001c8c <main+0x4e8>)
 8001b6c:	f7fe fd3c 	bl	80005e8 <__aeabi_dmul>
 8001b70:	4603      	mov	r3, r0
 8001b72:	460c      	mov	r4, r1
 8001b74:	4618      	mov	r0, r3
 8001b76:	4621      	mov	r1, r4
 8001b78:	f7fe ffe6 	bl	8000b48 <__aeabi_d2iz>
 8001b7c:	60b8      	str	r0, [r7, #8]
 8001b7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b80:	33e0      	adds	r3, #224	; 0xe0
 8001b82:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	4b40      	ldr	r3, [pc, #256]	; (8001c8c <main+0x4e8>)
 8001b8c:	f7fe fd2c 	bl	80005e8 <__aeabi_dmul>
 8001b90:	4603      	mov	r3, r0
 8001b92:	460c      	mov	r4, r1
 8001b94:	4618      	mov	r0, r3
 8001b96:	4621      	mov	r1, r4
 8001b98:	f7fe ffd6 	bl	8000b48 <__aeabi_d2iz>
 8001b9c:	6078      	str	r0, [r7, #4]
 8001b9e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ba0:	33e8      	adds	r3, #232	; 0xe8
 8001ba2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ba6:	f04f 0200 	mov.w	r2, #0
 8001baa:	4b38      	ldr	r3, [pc, #224]	; (8001c8c <main+0x4e8>)
 8001bac:	f7fe fd1c 	bl	80005e8 <__aeabi_dmul>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	460c      	mov	r4, r1
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	4621      	mov	r1, r4
 8001bb8:	f7fe ffc6 	bl	8000b48 <__aeabi_d2iz>
 8001bbc:	4606      	mov	r6, r0
 8001bbe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001bc0:	33f0      	adds	r3, #240	; 0xf0
 8001bc2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bc6:	f04f 0200 	mov.w	r2, #0
 8001bca:	4b30      	ldr	r3, [pc, #192]	; (8001c8c <main+0x4e8>)
 8001bcc:	f7fe fd0c 	bl	80005e8 <__aeabi_dmul>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	460c      	mov	r4, r1
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	4621      	mov	r1, r4
 8001bd8:	f7fe ffb6 	bl	8000b48 <__aeabi_d2iz>
 8001bdc:	4605      	mov	r5, r0
 8001bde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001be0:	33f8      	adds	r3, #248	; 0xf8
 8001be2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	4b28      	ldr	r3, [pc, #160]	; (8001c8c <main+0x4e8>)
 8001bec:	f7fe fcfc 	bl	80005e8 <__aeabi_dmul>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	460c      	mov	r4, r1
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	4621      	mov	r1, r4
 8001bf8:	f7fe ffa6 	bl	8000b48 <__aeabi_d2iz>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	931d      	str	r3, [sp, #116]	; 0x74
 8001c00:	951c      	str	r5, [sp, #112]	; 0x70
 8001c02:	961b      	str	r6, [sp, #108]	; 0x6c
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	931a      	str	r3, [sp, #104]	; 0x68
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	9319      	str	r3, [sp, #100]	; 0x64
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	9318      	str	r3, [sp, #96]	; 0x60
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	9317      	str	r3, [sp, #92]	; 0x5c
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	9316      	str	r3, [sp, #88]	; 0x58
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	9315      	str	r3, [sp, #84]	; 0x54
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	9314      	str	r3, [sp, #80]	; 0x50
 8001c20:	6a3b      	ldr	r3, [r7, #32]
 8001c22:	9313      	str	r3, [sp, #76]	; 0x4c
 8001c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c26:	9312      	str	r3, [sp, #72]	; 0x48
 8001c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c2a:	9311      	str	r3, [sp, #68]	; 0x44
 8001c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c2e:	9310      	str	r3, [sp, #64]	; 0x40
 8001c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c32:	930f      	str	r3, [sp, #60]	; 0x3c
 8001c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c36:	930e      	str	r3, [sp, #56]	; 0x38
 8001c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c3a:	930d      	str	r3, [sp, #52]	; 0x34
 8001c3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c3e:	930c      	str	r3, [sp, #48]	; 0x30
 8001c40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c42:	930b      	str	r3, [sp, #44]	; 0x2c
 8001c44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c46:	930a      	str	r3, [sp, #40]	; 0x28
 8001c48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c4a:	9309      	str	r3, [sp, #36]	; 0x24
 8001c4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c4e:	9308      	str	r3, [sp, #32]
 8001c50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c52:	9307      	str	r3, [sp, #28]
 8001c54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c56:	9306      	str	r3, [sp, #24]
 8001c58:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c5a:	9305      	str	r3, [sp, #20]
 8001c5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c5e:	9304      	str	r3, [sp, #16]
 8001c60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c62:	9303      	str	r3, [sp, #12]
 8001c64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c66:	9302      	str	r3, [sp, #8]
 8001c68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c6a:	9301      	str	r3, [sp, #4]
 8001c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	464b      	mov	r3, r9
 8001c72:	4642      	mov	r2, r8
 8001c74:	4906      	ldr	r1, [pc, #24]	; (8001c90 <main+0x4ec>)
 8001c76:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001c78:	f002 fd40 	bl	80046fc <siprintf>
	  //HAL_UART_Transmit(&huart4, hello_world, strlen(hello_world), 0xFFFF);
	  //HAL_Delay(1000);
	  free(z);
 8001c7c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001c7e:	f002 fc75 	bl	800456c <free>
	  free(hello_world);
 8001c82:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001c84:	f002 fc72 	bl	800456c <free>
  {
 8001c88:	e59f      	b.n	80017ca <main+0x26>
 8001c8a:	bf00      	nop
 8001c8c:	40590000 	.word	0x40590000
 8001c90:	0800608c 	.word	0x0800608c

08001c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b094      	sub	sp, #80	; 0x50
 8001c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c9a:	f107 0320 	add.w	r3, r7, #32
 8001c9e:	2230      	movs	r2, #48	; 0x30
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f002 fc6a 	bl	800457c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ca8:	f107 030c 	add.w	r3, r7, #12
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	4b28      	ldr	r3, [pc, #160]	; (8001d60 <SystemClock_Config+0xcc>)
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc0:	4a27      	ldr	r2, [pc, #156]	; (8001d60 <SystemClock_Config+0xcc>)
 8001cc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc8:	4b25      	ldr	r3, [pc, #148]	; (8001d60 <SystemClock_Config+0xcc>)
 8001cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	4b22      	ldr	r3, [pc, #136]	; (8001d64 <SystemClock_Config+0xd0>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a21      	ldr	r2, [pc, #132]	; (8001d64 <SystemClock_Config+0xd0>)
 8001cde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ce2:	6013      	str	r3, [r2, #0]
 8001ce4:	4b1f      	ldr	r3, [pc, #124]	; (8001d64 <SystemClock_Config+0xd0>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cf4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cf8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cfe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d04:	2304      	movs	r3, #4
 8001d06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d08:	23a8      	movs	r3, #168	; 0xa8
 8001d0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d10:	2304      	movs	r3, #4
 8001d12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d14:	f107 0320 	add.w	r3, r7, #32
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 f847 	bl	8002dac <HAL_RCC_OscConfig>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d24:	f000 f8a0 	bl	8001e68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d28:	230f      	movs	r3, #15
 8001d2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d34:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001d38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d3e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d40:	f107 030c 	add.w	r3, r7, #12
 8001d44:	2105      	movs	r1, #5
 8001d46:	4618      	mov	r0, r3
 8001d48:	f001 faa0 	bl	800328c <HAL_RCC_ClockConfig>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001d52:	f000 f889 	bl	8001e68 <Error_Handler>
  }
}
 8001d56:	bf00      	nop
 8001d58:	3750      	adds	r7, #80	; 0x50
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40007000 	.word	0x40007000

08001d68 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001d6c:	4b11      	ldr	r3, [pc, #68]	; (8001db4 <MX_UART4_Init+0x4c>)
 8001d6e:	4a12      	ldr	r2, [pc, #72]	; (8001db8 <MX_UART4_Init+0x50>)
 8001d70:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 8001d72:	4b10      	ldr	r3, [pc, #64]	; (8001db4 <MX_UART4_Init+0x4c>)
 8001d74:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001d78:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001d7a:	4b0e      	ldr	r3, [pc, #56]	; (8001db4 <MX_UART4_Init+0x4c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <MX_UART4_Init+0x4c>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001d86:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <MX_UART4_Init+0x4c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001d8c:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <MX_UART4_Init+0x4c>)
 8001d8e:	220c      	movs	r2, #12
 8001d90:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d92:	4b08      	ldr	r3, [pc, #32]	; (8001db4 <MX_UART4_Init+0x4c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d98:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <MX_UART4_Init+0x4c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001d9e:	4805      	ldr	r0, [pc, #20]	; (8001db4 <MX_UART4_Init+0x4c>)
 8001da0:	f001 fc66 	bl	8003670 <HAL_UART_Init>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001daa:	f000 f85d 	bl	8001e68 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000124 	.word	0x20000124
 8001db8:	40004c00 	.word	0x40004c00

08001dbc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	607b      	str	r3, [r7, #4]
 8001dc6:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <MX_DMA_Init+0x3c>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	4a0b      	ldr	r2, [pc, #44]	; (8001df8 <MX_DMA_Init+0x3c>)
 8001dcc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd2:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <MX_DMA_Init+0x3c>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dda:	607b      	str	r3, [r7, #4]
 8001ddc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001dde:	2200      	movs	r2, #0
 8001de0:	2100      	movs	r1, #0
 8001de2:	200d      	movs	r0, #13
 8001de4:	f000 fb07 	bl	80023f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001de8:	200d      	movs	r0, #13
 8001dea:	f000 fb20 	bl	800242e <HAL_NVIC_EnableIRQ>

}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800

08001dfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <MX_GPIO_Init+0x68>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	4a16      	ldr	r2, [pc, #88]	; (8001e64 <MX_GPIO_Init+0x68>)
 8001e0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e10:	6313      	str	r3, [r2, #48]	; 0x30
 8001e12:	4b14      	ldr	r3, [pc, #80]	; (8001e64 <MX_GPIO_Init+0x68>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <MX_GPIO_Init+0x68>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	4a0f      	ldr	r2, [pc, #60]	; (8001e64 <MX_GPIO_Init+0x68>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	; (8001e64 <MX_GPIO_Init+0x68>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	60bb      	str	r3, [r7, #8]
 8001e38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	607b      	str	r3, [r7, #4]
 8001e3e:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <MX_GPIO_Init+0x68>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	4a08      	ldr	r2, [pc, #32]	; (8001e64 <MX_GPIO_Init+0x68>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4a:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <MX_GPIO_Init+0x68>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]

}
 8001e56:	bf00      	nop
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800

08001e68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
	...

08001e78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	607b      	str	r3, [r7, #4]
 8001e82:	4b10      	ldr	r3, [pc, #64]	; (8001ec4 <HAL_MspInit+0x4c>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e86:	4a0f      	ldr	r2, [pc, #60]	; (8001ec4 <HAL_MspInit+0x4c>)
 8001e88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e8e:	4b0d      	ldr	r3, [pc, #52]	; (8001ec4 <HAL_MspInit+0x4c>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e96:	607b      	str	r3, [r7, #4]
 8001e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	603b      	str	r3, [r7, #0]
 8001e9e:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <HAL_MspInit+0x4c>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	4a08      	ldr	r2, [pc, #32]	; (8001ec4 <HAL_MspInit+0x4c>)
 8001ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eaa:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <HAL_MspInit+0x4c>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	40023800 	.word	0x40023800

08001ec8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	; 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a34      	ldr	r2, [pc, #208]	; (8001fb8 <HAL_UART_MspInit+0xf0>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d162      	bne.n	8001fb0 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	4b33      	ldr	r3, [pc, #204]	; (8001fbc <HAL_UART_MspInit+0xf4>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	4a32      	ldr	r2, [pc, #200]	; (8001fbc <HAL_UART_MspInit+0xf4>)
 8001ef4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8001efa:	4b30      	ldr	r3, [pc, #192]	; (8001fbc <HAL_UART_MspInit+0xf4>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	4b2c      	ldr	r3, [pc, #176]	; (8001fbc <HAL_UART_MspInit+0xf4>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	4a2b      	ldr	r2, [pc, #172]	; (8001fbc <HAL_UART_MspInit+0xf4>)
 8001f10:	f043 0304 	orr.w	r3, r3, #4
 8001f14:	6313      	str	r3, [r2, #48]	; 0x30
 8001f16:	4b29      	ldr	r3, [pc, #164]	; (8001fbc <HAL_UART_MspInit+0xf4>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1a:	f003 0304 	and.w	r3, r3, #4
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f22:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f30:	2303      	movs	r3, #3
 8001f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001f34:	2308      	movs	r3, #8
 8001f36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f38:	f107 0314 	add.w	r3, r7, #20
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4820      	ldr	r0, [pc, #128]	; (8001fc0 <HAL_UART_MspInit+0xf8>)
 8001f40:	f000 fd9a 	bl	8002a78 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001f44:	4b1f      	ldr	r3, [pc, #124]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f46:	4a20      	ldr	r2, [pc, #128]	; (8001fc8 <HAL_UART_MspInit+0x100>)
 8001f48:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001f4a:	4b1e      	ldr	r3, [pc, #120]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f4c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f50:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f52:	4b1c      	ldr	r3, [pc, #112]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f58:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f5e:	4b19      	ldr	r3, [pc, #100]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f64:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f66:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f6c:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001f72:	4b14      	ldr	r3, [pc, #80]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f78:	4b12      	ldr	r3, [pc, #72]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f7e:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001f84:	480f      	ldr	r0, [pc, #60]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f86:	f000 fa6d 	bl	8002464 <HAL_DMA_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001f90:	f7ff ff6a 	bl	8001e68 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4a0b      	ldr	r2, [pc, #44]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f98:	635a      	str	r2, [r3, #52]	; 0x34
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <HAL_UART_MspInit+0xfc>)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	2034      	movs	r0, #52	; 0x34
 8001fa6:	f000 fa26 	bl	80023f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001faa:	2034      	movs	r0, #52	; 0x34
 8001fac:	f000 fa3f 	bl	800242e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001fb0:	bf00      	nop
 8001fb2:	3728      	adds	r7, #40	; 0x28
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40004c00 	.word	0x40004c00
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40020800 	.word	0x40020800
 8001fc4:	2000009c 	.word	0x2000009c
 8001fc8:	40026040 	.word	0x40026040

08001fcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fde:	e7fe      	b.n	8001fde <HardFault_Handler+0x4>

08001fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe4:	e7fe      	b.n	8001fe4 <MemManage_Handler+0x4>

08001fe6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fea:	e7fe      	b.n	8001fea <BusFault_Handler+0x4>

08001fec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff0:	e7fe      	b.n	8001ff0 <UsageFault_Handler+0x4>

08001ff2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800200e:	b480      	push	{r7}
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002020:	f000 f8ee 	bl	8002200 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002024:	bf00      	nop
 8002026:	bd80      	pop	{r7, pc}

08002028 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800202c:	4802      	ldr	r0, [pc, #8]	; (8002038 <DMA1_Stream2_IRQHandler+0x10>)
 800202e:	f000 fae9 	bl	8002604 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	2000009c 	.word	0x2000009c

0800203c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002040:	4802      	ldr	r0, [pc, #8]	; (800204c <UART4_IRQHandler+0x10>)
 8002042:	f001 fc51 	bl	80038e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000124 	.word	0x20000124

08002050 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800205a:	f002 fa41 	bl	80044e0 <__errno>
 800205e:	4602      	mov	r2, r0
 8002060:	2316      	movs	r3, #22
 8002062:	6013      	str	r3, [r2, #0]
	return -1;
 8002064:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002068:	4618      	mov	r0, r3
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <_exit>:

void _exit (int status)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002078:	f04f 31ff 	mov.w	r1, #4294967295
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7ff ffe7 	bl	8002050 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002082:	e7fe      	b.n	8002082 <_exit+0x12>

08002084 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800208c:	4b11      	ldr	r3, [pc, #68]	; (80020d4 <_sbrk+0x50>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d102      	bne.n	800209a <_sbrk+0x16>
		heap_end = &end;
 8002094:	4b0f      	ldr	r3, [pc, #60]	; (80020d4 <_sbrk+0x50>)
 8002096:	4a10      	ldr	r2, [pc, #64]	; (80020d8 <_sbrk+0x54>)
 8002098:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800209a:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <_sbrk+0x50>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80020a0:	4b0c      	ldr	r3, [pc, #48]	; (80020d4 <_sbrk+0x50>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4413      	add	r3, r2
 80020a8:	466a      	mov	r2, sp
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d907      	bls.n	80020be <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80020ae:	f002 fa17 	bl	80044e0 <__errno>
 80020b2:	4602      	mov	r2, r0
 80020b4:	230c      	movs	r3, #12
 80020b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80020b8:	f04f 33ff 	mov.w	r3, #4294967295
 80020bc:	e006      	b.n	80020cc <_sbrk+0x48>
	}

	heap_end += incr;
 80020be:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <_sbrk+0x50>)
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4413      	add	r3, r2
 80020c6:	4a03      	ldr	r2, [pc, #12]	; (80020d4 <_sbrk+0x50>)
 80020c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80020ca:	68fb      	ldr	r3, [r7, #12]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3710      	adds	r7, #16
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20000090 	.word	0x20000090
 80020d8:	20000170 	.word	0x20000170

080020dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020e0:	4b08      	ldr	r3, [pc, #32]	; (8002104 <SystemInit+0x28>)
 80020e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020e6:	4a07      	ldr	r2, [pc, #28]	; (8002104 <SystemInit+0x28>)
 80020e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80020f0:	4b04      	ldr	r3, [pc, #16]	; (8002104 <SystemInit+0x28>)
 80020f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020f6:	609a      	str	r2, [r3, #8]
#endif
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002108:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002140 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800210c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800210e:	e003      	b.n	8002118 <LoopCopyDataInit>

08002110 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002110:	4b0c      	ldr	r3, [pc, #48]	; (8002144 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002112:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002114:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002116:	3104      	adds	r1, #4

08002118 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002118:	480b      	ldr	r0, [pc, #44]	; (8002148 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800211a:	4b0c      	ldr	r3, [pc, #48]	; (800214c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800211c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800211e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002120:	d3f6      	bcc.n	8002110 <CopyDataInit>
  ldr  r2, =_sbss
 8002122:	4a0b      	ldr	r2, [pc, #44]	; (8002150 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002124:	e002      	b.n	800212c <LoopFillZerobss>

08002126 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002126:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002128:	f842 3b04 	str.w	r3, [r2], #4

0800212c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800212c:	4b09      	ldr	r3, [pc, #36]	; (8002154 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800212e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002130:	d3f9      	bcc.n	8002126 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002132:	f7ff ffd3 	bl	80020dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002136:	f002 f9ed 	bl	8004514 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800213a:	f7ff fb33 	bl	80017a4 <main>
  bx  lr    
 800213e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002140:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002144:	08006358 	.word	0x08006358
  ldr  r0, =_sdata
 8002148:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800214c:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8002150:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8002154:	2000016c 	.word	0x2000016c

08002158 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002158:	e7fe      	b.n	8002158 <ADC_IRQHandler>
	...

0800215c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002160:	4b0e      	ldr	r3, [pc, #56]	; (800219c <HAL_Init+0x40>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a0d      	ldr	r2, [pc, #52]	; (800219c <HAL_Init+0x40>)
 8002166:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800216a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800216c:	4b0b      	ldr	r3, [pc, #44]	; (800219c <HAL_Init+0x40>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a0a      	ldr	r2, [pc, #40]	; (800219c <HAL_Init+0x40>)
 8002172:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002176:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002178:	4b08      	ldr	r3, [pc, #32]	; (800219c <HAL_Init+0x40>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a07      	ldr	r2, [pc, #28]	; (800219c <HAL_Init+0x40>)
 800217e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002182:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002184:	2003      	movs	r0, #3
 8002186:	f000 f92b 	bl	80023e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800218a:	2000      	movs	r0, #0
 800218c:	f000 f808 	bl	80021a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002190:	f7ff fe72 	bl	8001e78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40023c00 	.word	0x40023c00

080021a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021a8:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <HAL_InitTick+0x54>)
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	4b12      	ldr	r3, [pc, #72]	; (80021f8 <HAL_InitTick+0x58>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	4619      	mov	r1, r3
 80021b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80021ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80021be:	4618      	mov	r0, r3
 80021c0:	f000 f943 	bl	800244a <HAL_SYSTICK_Config>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e00e      	b.n	80021ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b0f      	cmp	r3, #15
 80021d2:	d80a      	bhi.n	80021ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021d4:	2200      	movs	r2, #0
 80021d6:	6879      	ldr	r1, [r7, #4]
 80021d8:	f04f 30ff 	mov.w	r0, #4294967295
 80021dc:	f000 f90b 	bl	80023f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021e0:	4a06      	ldr	r2, [pc, #24]	; (80021fc <HAL_InitTick+0x5c>)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021e6:	2300      	movs	r3, #0
 80021e8:	e000      	b.n	80021ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20000000 	.word	0x20000000
 80021f8:	20000008 	.word	0x20000008
 80021fc:	20000004 	.word	0x20000004

08002200 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <HAL_IncTick+0x20>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	461a      	mov	r2, r3
 800220a:	4b06      	ldr	r3, [pc, #24]	; (8002224 <HAL_IncTick+0x24>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4413      	add	r3, r2
 8002210:	4a04      	ldr	r2, [pc, #16]	; (8002224 <HAL_IncTick+0x24>)
 8002212:	6013      	str	r3, [r2, #0]
}
 8002214:	bf00      	nop
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	20000008 	.word	0x20000008
 8002224:	20000164 	.word	0x20000164

08002228 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  return uwTick;
 800222c:	4b03      	ldr	r3, [pc, #12]	; (800223c <HAL_GetTick+0x14>)
 800222e:	681b      	ldr	r3, [r3, #0]
}
 8002230:	4618      	mov	r0, r3
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	20000164 	.word	0x20000164

08002240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f003 0307 	and.w	r3, r3, #7
 800224e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002250:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <__NVIC_SetPriorityGrouping+0x44>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800225c:	4013      	ands	r3, r2
 800225e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002268:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800226c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002272:	4a04      	ldr	r2, [pc, #16]	; (8002284 <__NVIC_SetPriorityGrouping+0x44>)
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	60d3      	str	r3, [r2, #12]
}
 8002278:	bf00      	nop
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	e000ed00 	.word	0xe000ed00

08002288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800228c:	4b04      	ldr	r3, [pc, #16]	; (80022a0 <__NVIC_GetPriorityGrouping+0x18>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	0a1b      	lsrs	r3, r3, #8
 8002292:	f003 0307 	and.w	r3, r3, #7
}
 8002296:	4618      	mov	r0, r3
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	db0b      	blt.n	80022ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	f003 021f 	and.w	r2, r3, #31
 80022bc:	4907      	ldr	r1, [pc, #28]	; (80022dc <__NVIC_EnableIRQ+0x38>)
 80022be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c2:	095b      	lsrs	r3, r3, #5
 80022c4:	2001      	movs	r0, #1
 80022c6:	fa00 f202 	lsl.w	r2, r0, r2
 80022ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022ce:	bf00      	nop
 80022d0:	370c      	adds	r7, #12
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	e000e100 	.word	0xe000e100

080022e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	6039      	str	r1, [r7, #0]
 80022ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	db0a      	blt.n	800230a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	490c      	ldr	r1, [pc, #48]	; (800232c <__NVIC_SetPriority+0x4c>)
 80022fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fe:	0112      	lsls	r2, r2, #4
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	440b      	add	r3, r1
 8002304:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002308:	e00a      	b.n	8002320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	b2da      	uxtb	r2, r3
 800230e:	4908      	ldr	r1, [pc, #32]	; (8002330 <__NVIC_SetPriority+0x50>)
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	f003 030f 	and.w	r3, r3, #15
 8002316:	3b04      	subs	r3, #4
 8002318:	0112      	lsls	r2, r2, #4
 800231a:	b2d2      	uxtb	r2, r2
 800231c:	440b      	add	r3, r1
 800231e:	761a      	strb	r2, [r3, #24]
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	e000e100 	.word	0xe000e100
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002334:	b480      	push	{r7}
 8002336:	b089      	sub	sp, #36	; 0x24
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	f1c3 0307 	rsb	r3, r3, #7
 800234e:	2b04      	cmp	r3, #4
 8002350:	bf28      	it	cs
 8002352:	2304      	movcs	r3, #4
 8002354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	3304      	adds	r3, #4
 800235a:	2b06      	cmp	r3, #6
 800235c:	d902      	bls.n	8002364 <NVIC_EncodePriority+0x30>
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	3b03      	subs	r3, #3
 8002362:	e000      	b.n	8002366 <NVIC_EncodePriority+0x32>
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002368:	f04f 32ff 	mov.w	r2, #4294967295
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43da      	mvns	r2, r3
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	401a      	ands	r2, r3
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800237c:	f04f 31ff 	mov.w	r1, #4294967295
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	fa01 f303 	lsl.w	r3, r1, r3
 8002386:	43d9      	mvns	r1, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800238c:	4313      	orrs	r3, r2
         );
}
 800238e:	4618      	mov	r0, r3
 8002390:	3724      	adds	r7, #36	; 0x24
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
	...

0800239c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3b01      	subs	r3, #1
 80023a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023ac:	d301      	bcc.n	80023b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ae:	2301      	movs	r3, #1
 80023b0:	e00f      	b.n	80023d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023b2:	4a0a      	ldr	r2, [pc, #40]	; (80023dc <SysTick_Config+0x40>)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ba:	210f      	movs	r1, #15
 80023bc:	f04f 30ff 	mov.w	r0, #4294967295
 80023c0:	f7ff ff8e 	bl	80022e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c4:	4b05      	ldr	r3, [pc, #20]	; (80023dc <SysTick_Config+0x40>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ca:	4b04      	ldr	r3, [pc, #16]	; (80023dc <SysTick_Config+0x40>)
 80023cc:	2207      	movs	r2, #7
 80023ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	e000e010 	.word	0xe000e010

080023e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f7ff ff29 	bl	8002240 <__NVIC_SetPriorityGrouping>
}
 80023ee:	bf00      	nop
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b086      	sub	sp, #24
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	4603      	mov	r3, r0
 80023fe:	60b9      	str	r1, [r7, #8]
 8002400:	607a      	str	r2, [r7, #4]
 8002402:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002408:	f7ff ff3e 	bl	8002288 <__NVIC_GetPriorityGrouping>
 800240c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	68b9      	ldr	r1, [r7, #8]
 8002412:	6978      	ldr	r0, [r7, #20]
 8002414:	f7ff ff8e 	bl	8002334 <NVIC_EncodePriority>
 8002418:	4602      	mov	r2, r0
 800241a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241e:	4611      	mov	r1, r2
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff ff5d 	bl	80022e0 <__NVIC_SetPriority>
}
 8002426:	bf00      	nop
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b082      	sub	sp, #8
 8002432:	af00      	add	r7, sp, #0
 8002434:	4603      	mov	r3, r0
 8002436:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff ff31 	bl	80022a4 <__NVIC_EnableIRQ>
}
 8002442:	bf00      	nop
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f7ff ffa2 	bl	800239c <SysTick_Config>
 8002458:	4603      	mov	r3, r0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002470:	f7ff feda 	bl	8002228 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e099      	b.n	80025b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2202      	movs	r2, #2
 800248c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 0201 	bic.w	r2, r2, #1
 800249e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024a0:	e00f      	b.n	80024c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024a2:	f7ff fec1 	bl	8002228 <HAL_GetTick>
 80024a6:	4602      	mov	r2, r0
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	2b05      	cmp	r3, #5
 80024ae:	d908      	bls.n	80024c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2220      	movs	r2, #32
 80024b4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2203      	movs	r2, #3
 80024ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e078      	b.n	80025b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1e8      	bne.n	80024a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024d8:	697a      	ldr	r2, [r7, #20]
 80024da:	4b38      	ldr	r3, [pc, #224]	; (80025bc <HAL_DMA_Init+0x158>)
 80024dc:	4013      	ands	r3, r2
 80024de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002506:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800250e:	697a      	ldr	r2, [r7, #20]
 8002510:	4313      	orrs	r3, r2
 8002512:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002518:	2b04      	cmp	r3, #4
 800251a:	d107      	bne.n	800252c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002524:	4313      	orrs	r3, r2
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	4313      	orrs	r3, r2
 800252a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	f023 0307 	bic.w	r3, r3, #7
 8002542:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	4313      	orrs	r3, r2
 800254c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002552:	2b04      	cmp	r3, #4
 8002554:	d117      	bne.n	8002586 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	4313      	orrs	r3, r2
 800255e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002564:	2b00      	cmp	r3, #0
 8002566:	d00e      	beq.n	8002586 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 fa0b 	bl	8002984 <DMA_CheckFifoParam>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d008      	beq.n	8002586 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2240      	movs	r2, #64	; 0x40
 8002578:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002582:	2301      	movs	r3, #1
 8002584:	e016      	b.n	80025b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f9c2 	bl	8002918 <DMA_CalcBaseAndBitshift>
 8002594:	4603      	mov	r3, r0
 8002596:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800259c:	223f      	movs	r2, #63	; 0x3f
 800259e:	409a      	lsls	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2201      	movs	r2, #1
 80025ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3718      	adds	r7, #24
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	f010803f 	.word	0xf010803f

080025c0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d004      	beq.n	80025de <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2280      	movs	r2, #128	; 0x80
 80025d8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e00c      	b.n	80025f8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2205      	movs	r2, #5
 80025e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 0201 	bic.w	r2, r2, #1
 80025f4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002610:	4b92      	ldr	r3, [pc, #584]	; (800285c <HAL_DMA_IRQHandler+0x258>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a92      	ldr	r2, [pc, #584]	; (8002860 <HAL_DMA_IRQHandler+0x25c>)
 8002616:	fba2 2303 	umull	r2, r3, r2, r3
 800261a:	0a9b      	lsrs	r3, r3, #10
 800261c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002622:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800262e:	2208      	movs	r2, #8
 8002630:	409a      	lsls	r2, r3
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4013      	ands	r3, r2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d01a      	beq.n	8002670 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0304 	and.w	r3, r3, #4
 8002644:	2b00      	cmp	r3, #0
 8002646:	d013      	beq.n	8002670 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 0204 	bic.w	r2, r2, #4
 8002656:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800265c:	2208      	movs	r2, #8
 800265e:	409a      	lsls	r2, r3
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002668:	f043 0201 	orr.w	r2, r3, #1
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002674:	2201      	movs	r2, #1
 8002676:	409a      	lsls	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4013      	ands	r3, r2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d012      	beq.n	80026a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00b      	beq.n	80026a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002692:	2201      	movs	r2, #1
 8002694:	409a      	lsls	r2, r3
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800269e:	f043 0202 	orr.w	r2, r3, #2
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026aa:	2204      	movs	r2, #4
 80026ac:	409a      	lsls	r2, r3
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4013      	ands	r3, r2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d012      	beq.n	80026dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d00b      	beq.n	80026dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c8:	2204      	movs	r2, #4
 80026ca:	409a      	lsls	r2, r3
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d4:	f043 0204 	orr.w	r2, r3, #4
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e0:	2210      	movs	r2, #16
 80026e2:	409a      	lsls	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	4013      	ands	r3, r2
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d043      	beq.n	8002774 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0308 	and.w	r3, r3, #8
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d03c      	beq.n	8002774 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fe:	2210      	movs	r2, #16
 8002700:	409a      	lsls	r2, r3
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d018      	beq.n	8002746 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d108      	bne.n	8002734 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	2b00      	cmp	r3, #0
 8002728:	d024      	beq.n	8002774 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	4798      	blx	r3
 8002732:	e01f      	b.n	8002774 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002738:	2b00      	cmp	r3, #0
 800273a:	d01b      	beq.n	8002774 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	4798      	blx	r3
 8002744:	e016      	b.n	8002774 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002750:	2b00      	cmp	r3, #0
 8002752:	d107      	bne.n	8002764 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 0208 	bic.w	r2, r2, #8
 8002762:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	2b00      	cmp	r3, #0
 800276a:	d003      	beq.n	8002774 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002778:	2220      	movs	r2, #32
 800277a:	409a      	lsls	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4013      	ands	r3, r2
 8002780:	2b00      	cmp	r3, #0
 8002782:	f000 808e 	beq.w	80028a2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0310 	and.w	r3, r3, #16
 8002790:	2b00      	cmp	r3, #0
 8002792:	f000 8086 	beq.w	80028a2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800279a:	2220      	movs	r2, #32
 800279c:	409a      	lsls	r2, r3
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b05      	cmp	r3, #5
 80027ac:	d136      	bne.n	800281c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 0216 	bic.w	r2, r2, #22
 80027bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	695a      	ldr	r2, [r3, #20]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d103      	bne.n	80027de <HAL_DMA_IRQHandler+0x1da>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d007      	beq.n	80027ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 0208 	bic.w	r2, r2, #8
 80027ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f2:	223f      	movs	r2, #63	; 0x3f
 80027f4:	409a      	lsls	r2, r3
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800280e:	2b00      	cmp	r3, #0
 8002810:	d07d      	beq.n	800290e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	4798      	blx	r3
        }
        return;
 800281a:	e078      	b.n	800290e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d01c      	beq.n	8002864 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d108      	bne.n	800284a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283c:	2b00      	cmp	r3, #0
 800283e:	d030      	beq.n	80028a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	4798      	blx	r3
 8002848:	e02b      	b.n	80028a2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800284e:	2b00      	cmp	r3, #0
 8002850:	d027      	beq.n	80028a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	4798      	blx	r3
 800285a:	e022      	b.n	80028a2 <HAL_DMA_IRQHandler+0x29e>
 800285c:	20000000 	.word	0x20000000
 8002860:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800286e:	2b00      	cmp	r3, #0
 8002870:	d10f      	bne.n	8002892 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 0210 	bic.w	r2, r2, #16
 8002880:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2201      	movs	r2, #1
 800288e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d032      	beq.n	8002910 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d022      	beq.n	80028fc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2205      	movs	r2, #5
 80028ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0201 	bic.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	3301      	adds	r3, #1
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d307      	bcc.n	80028ea <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1f2      	bne.n	80028ce <HAL_DMA_IRQHandler+0x2ca>
 80028e8:	e000      	b.n	80028ec <HAL_DMA_IRQHandler+0x2e8>
          break;
 80028ea:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002900:	2b00      	cmp	r3, #0
 8002902:	d005      	beq.n	8002910 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	4798      	blx	r3
 800290c:	e000      	b.n	8002910 <HAL_DMA_IRQHandler+0x30c>
        return;
 800290e:	bf00      	nop
    }
  }
}
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop

08002918 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	b2db      	uxtb	r3, r3
 8002926:	3b10      	subs	r3, #16
 8002928:	4a14      	ldr	r2, [pc, #80]	; (800297c <DMA_CalcBaseAndBitshift+0x64>)
 800292a:	fba2 2303 	umull	r2, r3, r2, r3
 800292e:	091b      	lsrs	r3, r3, #4
 8002930:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002932:	4a13      	ldr	r2, [pc, #76]	; (8002980 <DMA_CalcBaseAndBitshift+0x68>)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	4413      	add	r3, r2
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	461a      	mov	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2b03      	cmp	r3, #3
 8002944:	d909      	bls.n	800295a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800294e:	f023 0303 	bic.w	r3, r3, #3
 8002952:	1d1a      	adds	r2, r3, #4
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	659a      	str	r2, [r3, #88]	; 0x58
 8002958:	e007      	b.n	800296a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002962:	f023 0303 	bic.w	r3, r3, #3
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	aaaaaaab 	.word	0xaaaaaaab
 8002980:	08006128 	.word	0x08006128

08002984 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800298c:	2300      	movs	r3, #0
 800298e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002994:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d11f      	bne.n	80029de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	2b03      	cmp	r3, #3
 80029a2:	d855      	bhi.n	8002a50 <DMA_CheckFifoParam+0xcc>
 80029a4:	a201      	add	r2, pc, #4	; (adr r2, 80029ac <DMA_CheckFifoParam+0x28>)
 80029a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029aa:	bf00      	nop
 80029ac:	080029bd 	.word	0x080029bd
 80029b0:	080029cf 	.word	0x080029cf
 80029b4:	080029bd 	.word	0x080029bd
 80029b8:	08002a51 	.word	0x08002a51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d045      	beq.n	8002a54 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029cc:	e042      	b.n	8002a54 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029d6:	d13f      	bne.n	8002a58 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029dc:	e03c      	b.n	8002a58 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029e6:	d121      	bne.n	8002a2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2b03      	cmp	r3, #3
 80029ec:	d836      	bhi.n	8002a5c <DMA_CheckFifoParam+0xd8>
 80029ee:	a201      	add	r2, pc, #4	; (adr r2, 80029f4 <DMA_CheckFifoParam+0x70>)
 80029f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f4:	08002a05 	.word	0x08002a05
 80029f8:	08002a0b 	.word	0x08002a0b
 80029fc:	08002a05 	.word	0x08002a05
 8002a00:	08002a1d 	.word	0x08002a1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	73fb      	strb	r3, [r7, #15]
      break;
 8002a08:	e02f      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d024      	beq.n	8002a60 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a1a:	e021      	b.n	8002a60 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a20:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a24:	d11e      	bne.n	8002a64 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a2a:	e01b      	b.n	8002a64 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d902      	bls.n	8002a38 <DMA_CheckFifoParam+0xb4>
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d003      	beq.n	8002a3e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a36:	e018      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a3c:	e015      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00e      	beq.n	8002a68 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	73fb      	strb	r3, [r7, #15]
      break;
 8002a4e:	e00b      	b.n	8002a68 <DMA_CheckFifoParam+0xe4>
      break;
 8002a50:	bf00      	nop
 8002a52:	e00a      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
      break;
 8002a54:	bf00      	nop
 8002a56:	e008      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
      break;
 8002a58:	bf00      	nop
 8002a5a:	e006      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
      break;
 8002a5c:	bf00      	nop
 8002a5e:	e004      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
      break;
 8002a60:	bf00      	nop
 8002a62:	e002      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
      break;   
 8002a64:	bf00      	nop
 8002a66:	e000      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
      break;
 8002a68:	bf00      	nop
    }
  } 
  
  return status; 
 8002a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3714      	adds	r7, #20
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b089      	sub	sp, #36	; 0x24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a82:	2300      	movs	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a86:	2300      	movs	r3, #0
 8002a88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
 8002a92:	e16b      	b.n	8002d6c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a94:	2201      	movs	r2, #1
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	697a      	ldr	r2, [r7, #20]
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	f040 815a 	bne.w	8002d66 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d00b      	beq.n	8002ad2 <HAL_GPIO_Init+0x5a>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d007      	beq.n	8002ad2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ac6:	2b11      	cmp	r3, #17
 8002ac8:	d003      	beq.n	8002ad2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	2b12      	cmp	r3, #18
 8002ad0:	d130      	bne.n	8002b34 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	2203      	movs	r2, #3
 8002ade:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	68da      	ldr	r2, [r3, #12]
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b08:	2201      	movs	r2, #1
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	091b      	lsrs	r3, r3, #4
 8002b1e:	f003 0201 	and.w	r2, r3, #1
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	2203      	movs	r2, #3
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d003      	beq.n	8002b74 <HAL_GPIO_Init+0xfc>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	2b12      	cmp	r3, #18
 8002b72:	d123      	bne.n	8002bbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	08da      	lsrs	r2, r3, #3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3208      	adds	r2, #8
 8002b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	220f      	movs	r2, #15
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4013      	ands	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	691a      	ldr	r2, [r3, #16]
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	08da      	lsrs	r2, r3, #3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3208      	adds	r2, #8
 8002bb6:	69b9      	ldr	r1, [r7, #24]
 8002bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	2203      	movs	r2, #3
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 0203 	and.w	r2, r3, #3
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f000 80b4 	beq.w	8002d66 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	4b5f      	ldr	r3, [pc, #380]	; (8002d80 <HAL_GPIO_Init+0x308>)
 8002c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c06:	4a5e      	ldr	r2, [pc, #376]	; (8002d80 <HAL_GPIO_Init+0x308>)
 8002c08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c0e:	4b5c      	ldr	r3, [pc, #368]	; (8002d80 <HAL_GPIO_Init+0x308>)
 8002c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c1a:	4a5a      	ldr	r2, [pc, #360]	; (8002d84 <HAL_GPIO_Init+0x30c>)
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	089b      	lsrs	r3, r3, #2
 8002c20:	3302      	adds	r3, #2
 8002c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	220f      	movs	r2, #15
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43db      	mvns	r3, r3
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a51      	ldr	r2, [pc, #324]	; (8002d88 <HAL_GPIO_Init+0x310>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d02b      	beq.n	8002c9e <HAL_GPIO_Init+0x226>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a50      	ldr	r2, [pc, #320]	; (8002d8c <HAL_GPIO_Init+0x314>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d025      	beq.n	8002c9a <HAL_GPIO_Init+0x222>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a4f      	ldr	r2, [pc, #316]	; (8002d90 <HAL_GPIO_Init+0x318>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d01f      	beq.n	8002c96 <HAL_GPIO_Init+0x21e>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a4e      	ldr	r2, [pc, #312]	; (8002d94 <HAL_GPIO_Init+0x31c>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d019      	beq.n	8002c92 <HAL_GPIO_Init+0x21a>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a4d      	ldr	r2, [pc, #308]	; (8002d98 <HAL_GPIO_Init+0x320>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d013      	beq.n	8002c8e <HAL_GPIO_Init+0x216>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a4c      	ldr	r2, [pc, #304]	; (8002d9c <HAL_GPIO_Init+0x324>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d00d      	beq.n	8002c8a <HAL_GPIO_Init+0x212>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a4b      	ldr	r2, [pc, #300]	; (8002da0 <HAL_GPIO_Init+0x328>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d007      	beq.n	8002c86 <HAL_GPIO_Init+0x20e>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a4a      	ldr	r2, [pc, #296]	; (8002da4 <HAL_GPIO_Init+0x32c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d101      	bne.n	8002c82 <HAL_GPIO_Init+0x20a>
 8002c7e:	2307      	movs	r3, #7
 8002c80:	e00e      	b.n	8002ca0 <HAL_GPIO_Init+0x228>
 8002c82:	2308      	movs	r3, #8
 8002c84:	e00c      	b.n	8002ca0 <HAL_GPIO_Init+0x228>
 8002c86:	2306      	movs	r3, #6
 8002c88:	e00a      	b.n	8002ca0 <HAL_GPIO_Init+0x228>
 8002c8a:	2305      	movs	r3, #5
 8002c8c:	e008      	b.n	8002ca0 <HAL_GPIO_Init+0x228>
 8002c8e:	2304      	movs	r3, #4
 8002c90:	e006      	b.n	8002ca0 <HAL_GPIO_Init+0x228>
 8002c92:	2303      	movs	r3, #3
 8002c94:	e004      	b.n	8002ca0 <HAL_GPIO_Init+0x228>
 8002c96:	2302      	movs	r3, #2
 8002c98:	e002      	b.n	8002ca0 <HAL_GPIO_Init+0x228>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e000      	b.n	8002ca0 <HAL_GPIO_Init+0x228>
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	69fa      	ldr	r2, [r7, #28]
 8002ca2:	f002 0203 	and.w	r2, r2, #3
 8002ca6:	0092      	lsls	r2, r2, #2
 8002ca8:	4093      	lsls	r3, r2
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cb0:	4934      	ldr	r1, [pc, #208]	; (8002d84 <HAL_GPIO_Init+0x30c>)
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	089b      	lsrs	r3, r3, #2
 8002cb6:	3302      	adds	r3, #2
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cbe:	4b3a      	ldr	r3, [pc, #232]	; (8002da8 <HAL_GPIO_Init+0x330>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	43db      	mvns	r3, r3
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ce2:	4a31      	ldr	r2, [pc, #196]	; (8002da8 <HAL_GPIO_Init+0x330>)
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ce8:	4b2f      	ldr	r3, [pc, #188]	; (8002da8 <HAL_GPIO_Init+0x330>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	43db      	mvns	r3, r3
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d003      	beq.n	8002d0c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d0c:	4a26      	ldr	r2, [pc, #152]	; (8002da8 <HAL_GPIO_Init+0x330>)
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d12:	4b25      	ldr	r3, [pc, #148]	; (8002da8 <HAL_GPIO_Init+0x330>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	43db      	mvns	r3, r3
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d2e:	69ba      	ldr	r2, [r7, #24]
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d36:	4a1c      	ldr	r2, [pc, #112]	; (8002da8 <HAL_GPIO_Init+0x330>)
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d3c:	4b1a      	ldr	r3, [pc, #104]	; (8002da8 <HAL_GPIO_Init+0x330>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	43db      	mvns	r3, r3
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d003      	beq.n	8002d60 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d58:	69ba      	ldr	r2, [r7, #24]
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d60:	4a11      	ldr	r2, [pc, #68]	; (8002da8 <HAL_GPIO_Init+0x330>)
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	61fb      	str	r3, [r7, #28]
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	2b0f      	cmp	r3, #15
 8002d70:	f67f ae90 	bls.w	8002a94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d74:	bf00      	nop
 8002d76:	3724      	adds	r7, #36	; 0x24
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr
 8002d80:	40023800 	.word	0x40023800
 8002d84:	40013800 	.word	0x40013800
 8002d88:	40020000 	.word	0x40020000
 8002d8c:	40020400 	.word	0x40020400
 8002d90:	40020800 	.word	0x40020800
 8002d94:	40020c00 	.word	0x40020c00
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	40021400 	.word	0x40021400
 8002da0:	40021800 	.word	0x40021800
 8002da4:	40021c00 	.word	0x40021c00
 8002da8:	40013c00 	.word	0x40013c00

08002dac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e25b      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d075      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002dca:	4ba3      	ldr	r3, [pc, #652]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 030c 	and.w	r3, r3, #12
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	d00c      	beq.n	8002df0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dd6:	4ba0      	ldr	r3, [pc, #640]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d112      	bne.n	8002e08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002de2:	4b9d      	ldr	r3, [pc, #628]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dee:	d10b      	bne.n	8002e08 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002df0:	4b99      	ldr	r3, [pc, #612]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d05b      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x108>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d157      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e236      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e10:	d106      	bne.n	8002e20 <HAL_RCC_OscConfig+0x74>
 8002e12:	4b91      	ldr	r3, [pc, #580]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a90      	ldr	r2, [pc, #576]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e1c:	6013      	str	r3, [r2, #0]
 8002e1e:	e01d      	b.n	8002e5c <HAL_RCC_OscConfig+0xb0>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e28:	d10c      	bne.n	8002e44 <HAL_RCC_OscConfig+0x98>
 8002e2a:	4b8b      	ldr	r3, [pc, #556]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a8a      	ldr	r2, [pc, #552]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e34:	6013      	str	r3, [r2, #0]
 8002e36:	4b88      	ldr	r3, [pc, #544]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a87      	ldr	r2, [pc, #540]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	e00b      	b.n	8002e5c <HAL_RCC_OscConfig+0xb0>
 8002e44:	4b84      	ldr	r3, [pc, #528]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a83      	ldr	r2, [pc, #524]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e4e:	6013      	str	r3, [r2, #0]
 8002e50:	4b81      	ldr	r3, [pc, #516]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a80      	ldr	r2, [pc, #512]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d013      	beq.n	8002e8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e64:	f7ff f9e0 	bl	8002228 <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e6c:	f7ff f9dc 	bl	8002228 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b64      	cmp	r3, #100	; 0x64
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e1fb      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e7e:	4b76      	ldr	r3, [pc, #472]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d0f0      	beq.n	8002e6c <HAL_RCC_OscConfig+0xc0>
 8002e8a:	e014      	b.n	8002eb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8c:	f7ff f9cc 	bl	8002228 <HAL_GetTick>
 8002e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e92:	e008      	b.n	8002ea6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e94:	f7ff f9c8 	bl	8002228 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b64      	cmp	r3, #100	; 0x64
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e1e7      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ea6:	4b6c      	ldr	r3, [pc, #432]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1f0      	bne.n	8002e94 <HAL_RCC_OscConfig+0xe8>
 8002eb2:	e000      	b.n	8002eb6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d063      	beq.n	8002f8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ec2:	4b65      	ldr	r3, [pc, #404]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00b      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ece:	4b62      	ldr	r3, [pc, #392]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ed6:	2b08      	cmp	r3, #8
 8002ed8:	d11c      	bne.n	8002f14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eda:	4b5f      	ldr	r3, [pc, #380]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d116      	bne.n	8002f14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ee6:	4b5c      	ldr	r3, [pc, #368]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d005      	beq.n	8002efe <HAL_RCC_OscConfig+0x152>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d001      	beq.n	8002efe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e1bb      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002efe:	4b56      	ldr	r3, [pc, #344]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	4952      	ldr	r1, [pc, #328]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f12:	e03a      	b.n	8002f8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d020      	beq.n	8002f5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f1c:	4b4f      	ldr	r3, [pc, #316]	; (800305c <HAL_RCC_OscConfig+0x2b0>)
 8002f1e:	2201      	movs	r2, #1
 8002f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f22:	f7ff f981 	bl	8002228 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f2a:	f7ff f97d 	bl	8002228 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e19c      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f3c:	4b46      	ldr	r3, [pc, #280]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0f0      	beq.n	8002f2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f48:	4b43      	ldr	r3, [pc, #268]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	4940      	ldr	r1, [pc, #256]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	600b      	str	r3, [r1, #0]
 8002f5c:	e015      	b.n	8002f8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f5e:	4b3f      	ldr	r3, [pc, #252]	; (800305c <HAL_RCC_OscConfig+0x2b0>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f64:	f7ff f960 	bl	8002228 <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f6c:	f7ff f95c 	bl	8002228 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e17b      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f7e:	4b36      	ldr	r3, [pc, #216]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d1f0      	bne.n	8002f6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0308 	and.w	r3, r3, #8
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d030      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d016      	beq.n	8002fcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f9e:	4b30      	ldr	r3, [pc, #192]	; (8003060 <HAL_RCC_OscConfig+0x2b4>)
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa4:	f7ff f940 	bl	8002228 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fac:	f7ff f93c 	bl	8002228 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e15b      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fbe:	4b26      	ldr	r3, [pc, #152]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002fc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d0f0      	beq.n	8002fac <HAL_RCC_OscConfig+0x200>
 8002fca:	e015      	b.n	8002ff8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fcc:	4b24      	ldr	r3, [pc, #144]	; (8003060 <HAL_RCC_OscConfig+0x2b4>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fd2:	f7ff f929 	bl	8002228 <HAL_GetTick>
 8002fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fd8:	e008      	b.n	8002fec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fda:	f7ff f925 	bl	8002228 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e144      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fec:	4b1a      	ldr	r3, [pc, #104]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8002fee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1f0      	bne.n	8002fda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	f000 80a0 	beq.w	8003146 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003006:	2300      	movs	r3, #0
 8003008:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800300a:	4b13      	ldr	r3, [pc, #76]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10f      	bne.n	8003036 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	60bb      	str	r3, [r7, #8]
 800301a:	4b0f      	ldr	r3, [pc, #60]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	4a0e      	ldr	r2, [pc, #56]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8003020:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003024:	6413      	str	r3, [r2, #64]	; 0x40
 8003026:	4b0c      	ldr	r3, [pc, #48]	; (8003058 <HAL_RCC_OscConfig+0x2ac>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003032:	2301      	movs	r3, #1
 8003034:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003036:	4b0b      	ldr	r3, [pc, #44]	; (8003064 <HAL_RCC_OscConfig+0x2b8>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303e:	2b00      	cmp	r3, #0
 8003040:	d121      	bne.n	8003086 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003042:	4b08      	ldr	r3, [pc, #32]	; (8003064 <HAL_RCC_OscConfig+0x2b8>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a07      	ldr	r2, [pc, #28]	; (8003064 <HAL_RCC_OscConfig+0x2b8>)
 8003048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800304c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800304e:	f7ff f8eb 	bl	8002228 <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003054:	e011      	b.n	800307a <HAL_RCC_OscConfig+0x2ce>
 8003056:	bf00      	nop
 8003058:	40023800 	.word	0x40023800
 800305c:	42470000 	.word	0x42470000
 8003060:	42470e80 	.word	0x42470e80
 8003064:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003068:	f7ff f8de 	bl	8002228 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e0fd      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800307a:	4b81      	ldr	r3, [pc, #516]	; (8003280 <HAL_RCC_OscConfig+0x4d4>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0f0      	beq.n	8003068 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d106      	bne.n	800309c <HAL_RCC_OscConfig+0x2f0>
 800308e:	4b7d      	ldr	r3, [pc, #500]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 8003090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003092:	4a7c      	ldr	r2, [pc, #496]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 8003094:	f043 0301 	orr.w	r3, r3, #1
 8003098:	6713      	str	r3, [r2, #112]	; 0x70
 800309a:	e01c      	b.n	80030d6 <HAL_RCC_OscConfig+0x32a>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2b05      	cmp	r3, #5
 80030a2:	d10c      	bne.n	80030be <HAL_RCC_OscConfig+0x312>
 80030a4:	4b77      	ldr	r3, [pc, #476]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80030a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030a8:	4a76      	ldr	r2, [pc, #472]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80030aa:	f043 0304 	orr.w	r3, r3, #4
 80030ae:	6713      	str	r3, [r2, #112]	; 0x70
 80030b0:	4b74      	ldr	r3, [pc, #464]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80030b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b4:	4a73      	ldr	r2, [pc, #460]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80030b6:	f043 0301 	orr.w	r3, r3, #1
 80030ba:	6713      	str	r3, [r2, #112]	; 0x70
 80030bc:	e00b      	b.n	80030d6 <HAL_RCC_OscConfig+0x32a>
 80030be:	4b71      	ldr	r3, [pc, #452]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80030c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030c2:	4a70      	ldr	r2, [pc, #448]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80030c4:	f023 0301 	bic.w	r3, r3, #1
 80030c8:	6713      	str	r3, [r2, #112]	; 0x70
 80030ca:	4b6e      	ldr	r3, [pc, #440]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80030cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ce:	4a6d      	ldr	r2, [pc, #436]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80030d0:	f023 0304 	bic.w	r3, r3, #4
 80030d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d015      	beq.n	800310a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030de:	f7ff f8a3 	bl	8002228 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030e4:	e00a      	b.n	80030fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030e6:	f7ff f89f 	bl	8002228 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d901      	bls.n	80030fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e0bc      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030fc:	4b61      	ldr	r3, [pc, #388]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80030fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d0ee      	beq.n	80030e6 <HAL_RCC_OscConfig+0x33a>
 8003108:	e014      	b.n	8003134 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800310a:	f7ff f88d 	bl	8002228 <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003110:	e00a      	b.n	8003128 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003112:	f7ff f889 	bl	8002228 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003120:	4293      	cmp	r3, r2
 8003122:	d901      	bls.n	8003128 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e0a6      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003128:	4b56      	ldr	r3, [pc, #344]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 800312a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1ee      	bne.n	8003112 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003134:	7dfb      	ldrb	r3, [r7, #23]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d105      	bne.n	8003146 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800313a:	4b52      	ldr	r3, [pc, #328]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	4a51      	ldr	r2, [pc, #324]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 8003140:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003144:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	2b00      	cmp	r3, #0
 800314c:	f000 8092 	beq.w	8003274 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003150:	4b4c      	ldr	r3, [pc, #304]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f003 030c 	and.w	r3, r3, #12
 8003158:	2b08      	cmp	r3, #8
 800315a:	d05c      	beq.n	8003216 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	2b02      	cmp	r3, #2
 8003162:	d141      	bne.n	80031e8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003164:	4b48      	ldr	r3, [pc, #288]	; (8003288 <HAL_RCC_OscConfig+0x4dc>)
 8003166:	2200      	movs	r2, #0
 8003168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316a:	f7ff f85d 	bl	8002228 <HAL_GetTick>
 800316e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003170:	e008      	b.n	8003184 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003172:	f7ff f859 	bl	8002228 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d901      	bls.n	8003184 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e078      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003184:	4b3f      	ldr	r3, [pc, #252]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1f0      	bne.n	8003172 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	69da      	ldr	r2, [r3, #28]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319e:	019b      	lsls	r3, r3, #6
 80031a0:	431a      	orrs	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a6:	085b      	lsrs	r3, r3, #1
 80031a8:	3b01      	subs	r3, #1
 80031aa:	041b      	lsls	r3, r3, #16
 80031ac:	431a      	orrs	r2, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b2:	061b      	lsls	r3, r3, #24
 80031b4:	4933      	ldr	r1, [pc, #204]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031ba:	4b33      	ldr	r3, [pc, #204]	; (8003288 <HAL_RCC_OscConfig+0x4dc>)
 80031bc:	2201      	movs	r2, #1
 80031be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c0:	f7ff f832 	bl	8002228 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031c8:	f7ff f82e 	bl	8002228 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e04d      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031da:	4b2a      	ldr	r3, [pc, #168]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0x41c>
 80031e6:	e045      	b.n	8003274 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e8:	4b27      	ldr	r3, [pc, #156]	; (8003288 <HAL_RCC_OscConfig+0x4dc>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ee:	f7ff f81b 	bl	8002228 <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031f4:	e008      	b.n	8003208 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031f6:	f7ff f817 	bl	8002228 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e036      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003208:	4b1e      	ldr	r3, [pc, #120]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1f0      	bne.n	80031f6 <HAL_RCC_OscConfig+0x44a>
 8003214:	e02e      	b.n	8003274 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d101      	bne.n	8003222 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e029      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003222:	4b18      	ldr	r3, [pc, #96]	; (8003284 <HAL_RCC_OscConfig+0x4d8>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	429a      	cmp	r2, r3
 8003234:	d11c      	bne.n	8003270 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003240:	429a      	cmp	r2, r3
 8003242:	d115      	bne.n	8003270 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800324a:	4013      	ands	r3, r2
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003250:	4293      	cmp	r3, r2
 8003252:	d10d      	bne.n	8003270 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800325e:	429a      	cmp	r2, r3
 8003260:	d106      	bne.n	8003270 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800326c:	429a      	cmp	r2, r3
 800326e:	d001      	beq.n	8003274 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	40007000 	.word	0x40007000
 8003284:	40023800 	.word	0x40023800
 8003288:	42470060 	.word	0x42470060

0800328c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d101      	bne.n	80032a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e0cc      	b.n	800343a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032a0:	4b68      	ldr	r3, [pc, #416]	; (8003444 <HAL_RCC_ClockConfig+0x1b8>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 030f 	and.w	r3, r3, #15
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d90c      	bls.n	80032c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ae:	4b65      	ldr	r3, [pc, #404]	; (8003444 <HAL_RCC_ClockConfig+0x1b8>)
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	b2d2      	uxtb	r2, r2
 80032b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b6:	4b63      	ldr	r3, [pc, #396]	; (8003444 <HAL_RCC_ClockConfig+0x1b8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 030f 	and.w	r3, r3, #15
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d001      	beq.n	80032c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e0b8      	b.n	800343a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d020      	beq.n	8003316 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032e0:	4b59      	ldr	r3, [pc, #356]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	4a58      	ldr	r2, [pc, #352]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 80032e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80032ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0308 	and.w	r3, r3, #8
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d005      	beq.n	8003304 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032f8:	4b53      	ldr	r3, [pc, #332]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	4a52      	ldr	r2, [pc, #328]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003302:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003304:	4b50      	ldr	r3, [pc, #320]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	494d      	ldr	r1, [pc, #308]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 8003312:	4313      	orrs	r3, r2
 8003314:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d044      	beq.n	80033ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d107      	bne.n	800333a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800332a:	4b47      	ldr	r3, [pc, #284]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d119      	bne.n	800336a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e07f      	b.n	800343a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	2b02      	cmp	r3, #2
 8003340:	d003      	beq.n	800334a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003346:	2b03      	cmp	r3, #3
 8003348:	d107      	bne.n	800335a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800334a:	4b3f      	ldr	r3, [pc, #252]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d109      	bne.n	800336a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e06f      	b.n	800343a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800335a:	4b3b      	ldr	r3, [pc, #236]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e067      	b.n	800343a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800336a:	4b37      	ldr	r3, [pc, #220]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f023 0203 	bic.w	r2, r3, #3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	4934      	ldr	r1, [pc, #208]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 8003378:	4313      	orrs	r3, r2
 800337a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800337c:	f7fe ff54 	bl	8002228 <HAL_GetTick>
 8003380:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003382:	e00a      	b.n	800339a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003384:	f7fe ff50 	bl	8002228 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003392:	4293      	cmp	r3, r2
 8003394:	d901      	bls.n	800339a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e04f      	b.n	800343a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800339a:	4b2b      	ldr	r3, [pc, #172]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f003 020c 	and.w	r2, r3, #12
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d1eb      	bne.n	8003384 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033ac:	4b25      	ldr	r3, [pc, #148]	; (8003444 <HAL_RCC_ClockConfig+0x1b8>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 030f 	and.w	r3, r3, #15
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d20c      	bcs.n	80033d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ba:	4b22      	ldr	r3, [pc, #136]	; (8003444 <HAL_RCC_ClockConfig+0x1b8>)
 80033bc:	683a      	ldr	r2, [r7, #0]
 80033be:	b2d2      	uxtb	r2, r2
 80033c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033c2:	4b20      	ldr	r3, [pc, #128]	; (8003444 <HAL_RCC_ClockConfig+0x1b8>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 030f 	and.w	r3, r3, #15
 80033ca:	683a      	ldr	r2, [r7, #0]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d001      	beq.n	80033d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e032      	b.n	800343a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d008      	beq.n	80033f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033e0:	4b19      	ldr	r3, [pc, #100]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	4916      	ldr	r1, [pc, #88]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0308 	and.w	r3, r3, #8
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d009      	beq.n	8003412 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033fe:	4b12      	ldr	r3, [pc, #72]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	490e      	ldr	r1, [pc, #56]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 800340e:	4313      	orrs	r3, r2
 8003410:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003412:	f000 f821 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 8003416:	4601      	mov	r1, r0
 8003418:	4b0b      	ldr	r3, [pc, #44]	; (8003448 <HAL_RCC_ClockConfig+0x1bc>)
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	091b      	lsrs	r3, r3, #4
 800341e:	f003 030f 	and.w	r3, r3, #15
 8003422:	4a0a      	ldr	r2, [pc, #40]	; (800344c <HAL_RCC_ClockConfig+0x1c0>)
 8003424:	5cd3      	ldrb	r3, [r2, r3]
 8003426:	fa21 f303 	lsr.w	r3, r1, r3
 800342a:	4a09      	ldr	r2, [pc, #36]	; (8003450 <HAL_RCC_ClockConfig+0x1c4>)
 800342c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800342e:	4b09      	ldr	r3, [pc, #36]	; (8003454 <HAL_RCC_ClockConfig+0x1c8>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4618      	mov	r0, r3
 8003434:	f7fe feb4 	bl	80021a0 <HAL_InitTick>

  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3710      	adds	r7, #16
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	40023c00 	.word	0x40023c00
 8003448:	40023800 	.word	0x40023800
 800344c:	08006110 	.word	0x08006110
 8003450:	20000000 	.word	0x20000000
 8003454:	20000004 	.word	0x20000004

08003458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800345e:	2300      	movs	r3, #0
 8003460:	607b      	str	r3, [r7, #4]
 8003462:	2300      	movs	r3, #0
 8003464:	60fb      	str	r3, [r7, #12]
 8003466:	2300      	movs	r3, #0
 8003468:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800346a:	2300      	movs	r3, #0
 800346c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800346e:	4b63      	ldr	r3, [pc, #396]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 030c 	and.w	r3, r3, #12
 8003476:	2b04      	cmp	r3, #4
 8003478:	d007      	beq.n	800348a <HAL_RCC_GetSysClockFreq+0x32>
 800347a:	2b08      	cmp	r3, #8
 800347c:	d008      	beq.n	8003490 <HAL_RCC_GetSysClockFreq+0x38>
 800347e:	2b00      	cmp	r3, #0
 8003480:	f040 80b4 	bne.w	80035ec <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003484:	4b5e      	ldr	r3, [pc, #376]	; (8003600 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003486:	60bb      	str	r3, [r7, #8]
       break;
 8003488:	e0b3      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800348a:	4b5e      	ldr	r3, [pc, #376]	; (8003604 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800348c:	60bb      	str	r3, [r7, #8]
      break;
 800348e:	e0b0      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003490:	4b5a      	ldr	r3, [pc, #360]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003498:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800349a:	4b58      	ldr	r3, [pc, #352]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d04a      	beq.n	800353c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034a6:	4b55      	ldr	r3, [pc, #340]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	099b      	lsrs	r3, r3, #6
 80034ac:	f04f 0400 	mov.w	r4, #0
 80034b0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80034b4:	f04f 0200 	mov.w	r2, #0
 80034b8:	ea03 0501 	and.w	r5, r3, r1
 80034bc:	ea04 0602 	and.w	r6, r4, r2
 80034c0:	4629      	mov	r1, r5
 80034c2:	4632      	mov	r2, r6
 80034c4:	f04f 0300 	mov.w	r3, #0
 80034c8:	f04f 0400 	mov.w	r4, #0
 80034cc:	0154      	lsls	r4, r2, #5
 80034ce:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80034d2:	014b      	lsls	r3, r1, #5
 80034d4:	4619      	mov	r1, r3
 80034d6:	4622      	mov	r2, r4
 80034d8:	1b49      	subs	r1, r1, r5
 80034da:	eb62 0206 	sbc.w	r2, r2, r6
 80034de:	f04f 0300 	mov.w	r3, #0
 80034e2:	f04f 0400 	mov.w	r4, #0
 80034e6:	0194      	lsls	r4, r2, #6
 80034e8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80034ec:	018b      	lsls	r3, r1, #6
 80034ee:	1a5b      	subs	r3, r3, r1
 80034f0:	eb64 0402 	sbc.w	r4, r4, r2
 80034f4:	f04f 0100 	mov.w	r1, #0
 80034f8:	f04f 0200 	mov.w	r2, #0
 80034fc:	00e2      	lsls	r2, r4, #3
 80034fe:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003502:	00d9      	lsls	r1, r3, #3
 8003504:	460b      	mov	r3, r1
 8003506:	4614      	mov	r4, r2
 8003508:	195b      	adds	r3, r3, r5
 800350a:	eb44 0406 	adc.w	r4, r4, r6
 800350e:	f04f 0100 	mov.w	r1, #0
 8003512:	f04f 0200 	mov.w	r2, #0
 8003516:	0262      	lsls	r2, r4, #9
 8003518:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800351c:	0259      	lsls	r1, r3, #9
 800351e:	460b      	mov	r3, r1
 8003520:	4614      	mov	r4, r2
 8003522:	4618      	mov	r0, r3
 8003524:	4621      	mov	r1, r4
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f04f 0400 	mov.w	r4, #0
 800352c:	461a      	mov	r2, r3
 800352e:	4623      	mov	r3, r4
 8003530:	f7fd fb32 	bl	8000b98 <__aeabi_uldivmod>
 8003534:	4603      	mov	r3, r0
 8003536:	460c      	mov	r4, r1
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	e049      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800353c:	4b2f      	ldr	r3, [pc, #188]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	099b      	lsrs	r3, r3, #6
 8003542:	f04f 0400 	mov.w	r4, #0
 8003546:	f240 11ff 	movw	r1, #511	; 0x1ff
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	ea03 0501 	and.w	r5, r3, r1
 8003552:	ea04 0602 	and.w	r6, r4, r2
 8003556:	4629      	mov	r1, r5
 8003558:	4632      	mov	r2, r6
 800355a:	f04f 0300 	mov.w	r3, #0
 800355e:	f04f 0400 	mov.w	r4, #0
 8003562:	0154      	lsls	r4, r2, #5
 8003564:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003568:	014b      	lsls	r3, r1, #5
 800356a:	4619      	mov	r1, r3
 800356c:	4622      	mov	r2, r4
 800356e:	1b49      	subs	r1, r1, r5
 8003570:	eb62 0206 	sbc.w	r2, r2, r6
 8003574:	f04f 0300 	mov.w	r3, #0
 8003578:	f04f 0400 	mov.w	r4, #0
 800357c:	0194      	lsls	r4, r2, #6
 800357e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003582:	018b      	lsls	r3, r1, #6
 8003584:	1a5b      	subs	r3, r3, r1
 8003586:	eb64 0402 	sbc.w	r4, r4, r2
 800358a:	f04f 0100 	mov.w	r1, #0
 800358e:	f04f 0200 	mov.w	r2, #0
 8003592:	00e2      	lsls	r2, r4, #3
 8003594:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003598:	00d9      	lsls	r1, r3, #3
 800359a:	460b      	mov	r3, r1
 800359c:	4614      	mov	r4, r2
 800359e:	195b      	adds	r3, r3, r5
 80035a0:	eb44 0406 	adc.w	r4, r4, r6
 80035a4:	f04f 0100 	mov.w	r1, #0
 80035a8:	f04f 0200 	mov.w	r2, #0
 80035ac:	02a2      	lsls	r2, r4, #10
 80035ae:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80035b2:	0299      	lsls	r1, r3, #10
 80035b4:	460b      	mov	r3, r1
 80035b6:	4614      	mov	r4, r2
 80035b8:	4618      	mov	r0, r3
 80035ba:	4621      	mov	r1, r4
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f04f 0400 	mov.w	r4, #0
 80035c2:	461a      	mov	r2, r3
 80035c4:	4623      	mov	r3, r4
 80035c6:	f7fd fae7 	bl	8000b98 <__aeabi_uldivmod>
 80035ca:	4603      	mov	r3, r0
 80035cc:	460c      	mov	r4, r1
 80035ce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035d0:	4b0a      	ldr	r3, [pc, #40]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	0c1b      	lsrs	r3, r3, #16
 80035d6:	f003 0303 	and.w	r3, r3, #3
 80035da:	3301      	adds	r3, #1
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80035e0:	68fa      	ldr	r2, [r7, #12]
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e8:	60bb      	str	r3, [r7, #8]
      break;
 80035ea:	e002      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035ec:	4b04      	ldr	r3, [pc, #16]	; (8003600 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80035ee:	60bb      	str	r3, [r7, #8]
      break;
 80035f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035f2:	68bb      	ldr	r3, [r7, #8]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3714      	adds	r7, #20
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035fc:	40023800 	.word	0x40023800
 8003600:	00f42400 	.word	0x00f42400
 8003604:	007a1200 	.word	0x007a1200

08003608 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800360c:	4b03      	ldr	r3, [pc, #12]	; (800361c <HAL_RCC_GetHCLKFreq+0x14>)
 800360e:	681b      	ldr	r3, [r3, #0]
}
 8003610:	4618      	mov	r0, r3
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	20000000 	.word	0x20000000

08003620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003624:	f7ff fff0 	bl	8003608 <HAL_RCC_GetHCLKFreq>
 8003628:	4601      	mov	r1, r0
 800362a:	4b05      	ldr	r3, [pc, #20]	; (8003640 <HAL_RCC_GetPCLK1Freq+0x20>)
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	0a9b      	lsrs	r3, r3, #10
 8003630:	f003 0307 	and.w	r3, r3, #7
 8003634:	4a03      	ldr	r2, [pc, #12]	; (8003644 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003636:	5cd3      	ldrb	r3, [r2, r3]
 8003638:	fa21 f303 	lsr.w	r3, r1, r3
}
 800363c:	4618      	mov	r0, r3
 800363e:	bd80      	pop	{r7, pc}
 8003640:	40023800 	.word	0x40023800
 8003644:	08006120 	.word	0x08006120

08003648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800364c:	f7ff ffdc 	bl	8003608 <HAL_RCC_GetHCLKFreq>
 8003650:	4601      	mov	r1, r0
 8003652:	4b05      	ldr	r3, [pc, #20]	; (8003668 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	0b5b      	lsrs	r3, r3, #13
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	4a03      	ldr	r2, [pc, #12]	; (800366c <HAL_RCC_GetPCLK2Freq+0x24>)
 800365e:	5cd3      	ldrb	r3, [r2, r3]
 8003660:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003664:	4618      	mov	r0, r3
 8003666:	bd80      	pop	{r7, pc}
 8003668:	40023800 	.word	0x40023800
 800366c:	08006120 	.word	0x08006120

08003670 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e03f      	b.n	8003702 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d106      	bne.n	800369c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f7fe fc16 	bl	8001ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2224      	movs	r2, #36	; 0x24
 80036a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68da      	ldr	r2, [r3, #12]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 fb97 	bl	8003de8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	691a      	ldr	r2, [r3, #16]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695a      	ldr	r2, [r3, #20]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68da      	ldr	r2, [r3, #12]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2220      	movs	r2, #32
 80036f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2220      	movs	r2, #32
 80036fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b088      	sub	sp, #32
 800370e:	af02      	add	r7, sp, #8
 8003710:	60f8      	str	r0, [r7, #12]
 8003712:	60b9      	str	r1, [r7, #8]
 8003714:	603b      	str	r3, [r7, #0]
 8003716:	4613      	mov	r3, r2
 8003718:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800371a:	2300      	movs	r3, #0
 800371c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b20      	cmp	r3, #32
 8003728:	f040 8083 	bne.w	8003832 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d002      	beq.n	8003738 <HAL_UART_Transmit+0x2e>
 8003732:	88fb      	ldrh	r3, [r7, #6]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e07b      	b.n	8003834 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003742:	2b01      	cmp	r3, #1
 8003744:	d101      	bne.n	800374a <HAL_UART_Transmit+0x40>
 8003746:	2302      	movs	r3, #2
 8003748:	e074      	b.n	8003834 <HAL_UART_Transmit+0x12a>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2221      	movs	r2, #33	; 0x21
 800375c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003760:	f7fe fd62 	bl	8002228 <HAL_GetTick>
 8003764:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	88fa      	ldrh	r2, [r7, #6]
 800376a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	88fa      	ldrh	r2, [r7, #6]
 8003770:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800377a:	e042      	b.n	8003802 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003780:	b29b      	uxth	r3, r3
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003792:	d122      	bne.n	80037da <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	2200      	movs	r2, #0
 800379c:	2180      	movs	r1, #128	; 0x80
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 f9b6 	bl	8003b10 <UART_WaitOnFlagUntilTimeout>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e042      	b.n	8003834 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	881b      	ldrh	r3, [r3, #0]
 80037b6:	461a      	mov	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037c0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d103      	bne.n	80037d2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	3302      	adds	r3, #2
 80037ce:	60bb      	str	r3, [r7, #8]
 80037d0:	e017      	b.n	8003802 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	3301      	adds	r3, #1
 80037d6:	60bb      	str	r3, [r7, #8]
 80037d8:	e013      	b.n	8003802 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	9300      	str	r3, [sp, #0]
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2200      	movs	r2, #0
 80037e2:	2180      	movs	r1, #128	; 0x80
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f000 f993 	bl	8003b10 <UART_WaitOnFlagUntilTimeout>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e01f      	b.n	8003834 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	60ba      	str	r2, [r7, #8]
 80037fa:	781a      	ldrb	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003806:	b29b      	uxth	r3, r3
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1b7      	bne.n	800377c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	2200      	movs	r2, #0
 8003814:	2140      	movs	r1, #64	; 0x40
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 f97a 	bl	8003b10 <UART_WaitOnFlagUntilTimeout>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e006      	b.n	8003834 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2220      	movs	r2, #32
 800382a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800382e:	2300      	movs	r3, #0
 8003830:	e000      	b.n	8003834 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003832:	2302      	movs	r3, #2
  }
}
 8003834:	4618      	mov	r0, r3
 8003836:	3718      	adds	r7, #24
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}

0800383c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	4613      	mov	r3, r2
 8003848:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b20      	cmp	r3, #32
 8003854:	d140      	bne.n	80038d8 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d002      	beq.n	8003862 <HAL_UART_Receive_IT+0x26>
 800385c:	88fb      	ldrh	r3, [r7, #6]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e039      	b.n	80038da <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800386c:	2b01      	cmp	r3, #1
 800386e:	d101      	bne.n	8003874 <HAL_UART_Receive_IT+0x38>
 8003870:	2302      	movs	r3, #2
 8003872:	e032      	b.n	80038da <HAL_UART_Receive_IT+0x9e>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	68ba      	ldr	r2, [r7, #8]
 8003880:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	88fa      	ldrh	r2, [r7, #6]
 8003886:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	88fa      	ldrh	r2, [r7, #6]
 800388c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2222      	movs	r2, #34	; 0x22
 8003898:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68da      	ldr	r2, [r3, #12]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038b2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	695a      	ldr	r2, [r3, #20]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f042 0201 	orr.w	r2, r2, #1
 80038c2:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f042 0220 	orr.w	r2, r2, #32
 80038d2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80038d4:	2300      	movs	r3, #0
 80038d6:	e000      	b.n	80038da <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80038d8:	2302      	movs	r3, #2
  }
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3714      	adds	r7, #20
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
	...

080038e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b088      	sub	sp, #32
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003908:	2300      	movs	r3, #0
 800390a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800390c:	2300      	movs	r3, #0
 800390e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d10d      	bne.n	800393a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	f003 0320 	and.w	r3, r3, #32
 8003924:	2b00      	cmp	r3, #0
 8003926:	d008      	beq.n	800393a <HAL_UART_IRQHandler+0x52>
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	f003 0320 	and.w	r3, r3, #32
 800392e:	2b00      	cmp	r3, #0
 8003930:	d003      	beq.n	800393a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 f9d6 	bl	8003ce4 <UART_Receive_IT>
      return;
 8003938:	e0d1      	b.n	8003ade <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 80b0 	beq.w	8003aa2 <HAL_UART_IRQHandler+0x1ba>
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f003 0301 	and.w	r3, r3, #1
 8003948:	2b00      	cmp	r3, #0
 800394a:	d105      	bne.n	8003958 <HAL_UART_IRQHandler+0x70>
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 80a5 	beq.w	8003aa2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00a      	beq.n	8003978 <HAL_UART_IRQHandler+0x90>
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003968:	2b00      	cmp	r3, #0
 800396a:	d005      	beq.n	8003978 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003970:	f043 0201 	orr.w	r2, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	f003 0304 	and.w	r3, r3, #4
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00a      	beq.n	8003998 <HAL_UART_IRQHandler+0xb0>
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d005      	beq.n	8003998 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003990:	f043 0202 	orr.w	r2, r3, #2
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00a      	beq.n	80039b8 <HAL_UART_IRQHandler+0xd0>
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d005      	beq.n	80039b8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b0:	f043 0204 	orr.w	r2, r3, #4
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00f      	beq.n	80039e2 <HAL_UART_IRQHandler+0xfa>
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	f003 0320 	and.w	r3, r3, #32
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d104      	bne.n	80039d6 <HAL_UART_IRQHandler+0xee>
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d005      	beq.n	80039e2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039da:	f043 0208 	orr.w	r2, r3, #8
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d078      	beq.n	8003adc <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	f003 0320 	and.w	r3, r3, #32
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d007      	beq.n	8003a04 <HAL_UART_IRQHandler+0x11c>
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	f003 0320 	and.w	r3, r3, #32
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d002      	beq.n	8003a04 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 f970 	bl	8003ce4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a0e:	2b40      	cmp	r3, #64	; 0x40
 8003a10:	bf0c      	ite	eq
 8003a12:	2301      	moveq	r3, #1
 8003a14:	2300      	movne	r3, #0
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a1e:	f003 0308 	and.w	r3, r3, #8
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d102      	bne.n	8003a2c <HAL_UART_IRQHandler+0x144>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d031      	beq.n	8003a90 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f000 f8b9 	bl	8003ba4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3c:	2b40      	cmp	r3, #64	; 0x40
 8003a3e:	d123      	bne.n	8003a88 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	695a      	ldr	r2, [r3, #20]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a4e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d013      	beq.n	8003a80 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a5c:	4a21      	ldr	r2, [pc, #132]	; (8003ae4 <HAL_UART_IRQHandler+0x1fc>)
 8003a5e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7fe fdab 	bl	80025c0 <HAL_DMA_Abort_IT>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d016      	beq.n	8003a9e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a7a:	4610      	mov	r0, r2
 8003a7c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a7e:	e00e      	b.n	8003a9e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f000 f83b 	bl	8003afc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a86:	e00a      	b.n	8003a9e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 f837 	bl	8003afc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a8e:	e006      	b.n	8003a9e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f833 	bl	8003afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003a9c:	e01e      	b.n	8003adc <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a9e:	bf00      	nop
    return;
 8003aa0:	e01c      	b.n	8003adc <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d008      	beq.n	8003abe <HAL_UART_IRQHandler+0x1d6>
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f8a6 	bl	8003c08 <UART_Transmit_IT>
    return;
 8003abc:	e00f      	b.n	8003ade <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00a      	beq.n	8003ade <HAL_UART_IRQHandler+0x1f6>
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 f8ee 	bl	8003cb4 <UART_EndTransmit_IT>
    return;
 8003ad8:	bf00      	nop
 8003ada:	e000      	b.n	8003ade <HAL_UART_IRQHandler+0x1f6>
    return;
 8003adc:	bf00      	nop
  }
}
 8003ade:	3720      	adds	r7, #32
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	08003be1 	.word	0x08003be1

08003ae8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	603b      	str	r3, [r7, #0]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b20:	e02c      	b.n	8003b7c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b22:	69bb      	ldr	r3, [r7, #24]
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d028      	beq.n	8003b7c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d007      	beq.n	8003b40 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b30:	f7fe fb7a 	bl	8002228 <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d21d      	bcs.n	8003b7c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68da      	ldr	r2, [r3, #12]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003b4e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695a      	ldr	r2, [r3, #20]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0201 	bic.w	r2, r2, #1
 8003b5e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2220      	movs	r2, #32
 8003b64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e00f      	b.n	8003b9c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	4013      	ands	r3, r2
 8003b86:	68ba      	ldr	r2, [r7, #8]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	bf0c      	ite	eq
 8003b8c:	2301      	moveq	r3, #1
 8003b8e:	2300      	movne	r3, #0
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	461a      	mov	r2, r3
 8003b94:	79fb      	ldrb	r3, [r7, #7]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d0c3      	beq.n	8003b22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3710      	adds	r7, #16
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003bba:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	695a      	ldr	r2, [r3, #20]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f022 0201 	bic.w	r2, r2, #1
 8003bca:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bfa:	68f8      	ldr	r0, [r7, #12]
 8003bfc:	f7ff ff7e 	bl	8003afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c00:	bf00      	nop
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b21      	cmp	r3, #33	; 0x21
 8003c1a:	d144      	bne.n	8003ca6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c24:	d11a      	bne.n	8003c5c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	881b      	ldrh	r3, [r3, #0]
 8003c30:	461a      	mov	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c3a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d105      	bne.n	8003c50 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	1c9a      	adds	r2, r3, #2
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	621a      	str	r2, [r3, #32]
 8003c4e:	e00e      	b.n	8003c6e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	1c5a      	adds	r2, r3, #1
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	621a      	str	r2, [r3, #32]
 8003c5a:	e008      	b.n	8003c6e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	1c59      	adds	r1, r3, #1
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6211      	str	r1, [r2, #32]
 8003c66:	781a      	ldrb	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10f      	bne.n	8003ca2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	68da      	ldr	r2, [r3, #12]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c90:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68da      	ldr	r2, [r3, #12]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ca0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	e000      	b.n	8003ca8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003ca6:	2302      	movs	r3, #2
  }
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cca:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2220      	movs	r2, #32
 8003cd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f7ff ff07 	bl	8003ae8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3708      	adds	r7, #8
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	2b22      	cmp	r3, #34	; 0x22
 8003cf6:	d171      	bne.n	8003ddc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d00:	d123      	bne.n	8003d4a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d06:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d10e      	bne.n	8003d2e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d26:	1c9a      	adds	r2, r3, #2
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	629a      	str	r2, [r3, #40]	; 0x28
 8003d2c:	e029      	b.n	8003d82 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d42:	1c5a      	adds	r2, r3, #1
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	629a      	str	r2, [r3, #40]	; 0x28
 8003d48:	e01b      	b.n	8003d82 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10a      	bne.n	8003d68 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6858      	ldr	r0, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5c:	1c59      	adds	r1, r3, #1
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6291      	str	r1, [r2, #40]	; 0x28
 8003d62:	b2c2      	uxtb	r2, r0
 8003d64:	701a      	strb	r2, [r3, #0]
 8003d66:	e00c      	b.n	8003d82 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	b2da      	uxtb	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d74:	1c58      	adds	r0, r3, #1
 8003d76:	6879      	ldr	r1, [r7, #4]
 8003d78:	6288      	str	r0, [r1, #40]	; 0x28
 8003d7a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d7e:	b2d2      	uxtb	r2, r2
 8003d80:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	4619      	mov	r1, r3
 8003d90:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d120      	bne.n	8003dd8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68da      	ldr	r2, [r3, #12]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f022 0220 	bic.w	r2, r2, #32
 8003da4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	68da      	ldr	r2, [r3, #12]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003db4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695a      	ldr	r2, [r3, #20]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 0201 	bic.w	r2, r2, #1
 8003dc4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fd fcc6 	bl	8001760 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	e002      	b.n	8003dde <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	e000      	b.n	8003dde <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003ddc:	2302      	movs	r3, #2
  }
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
	...

08003de8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dec:	b085      	sub	sp, #20
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68da      	ldr	r2, [r3, #12]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	431a      	orrs	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	69db      	ldr	r3, [r3, #28]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003e2a:	f023 030c 	bic.w	r3, r3, #12
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6812      	ldr	r2, [r2, #0]
 8003e32:	68f9      	ldr	r1, [r7, #12]
 8003e34:	430b      	orrs	r3, r1
 8003e36:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	695b      	ldr	r3, [r3, #20]
 8003e3e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	699a      	ldr	r2, [r3, #24]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e56:	f040 818b 	bne.w	8004170 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4ac1      	ldr	r2, [pc, #772]	; (8004164 <UART_SetConfig+0x37c>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d005      	beq.n	8003e70 <UART_SetConfig+0x88>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4abf      	ldr	r2, [pc, #764]	; (8004168 <UART_SetConfig+0x380>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	f040 80bd 	bne.w	8003fea <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e70:	f7ff fbea 	bl	8003648 <HAL_RCC_GetPCLK2Freq>
 8003e74:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	461d      	mov	r5, r3
 8003e7a:	f04f 0600 	mov.w	r6, #0
 8003e7e:	46a8      	mov	r8, r5
 8003e80:	46b1      	mov	r9, r6
 8003e82:	eb18 0308 	adds.w	r3, r8, r8
 8003e86:	eb49 0409 	adc.w	r4, r9, r9
 8003e8a:	4698      	mov	r8, r3
 8003e8c:	46a1      	mov	r9, r4
 8003e8e:	eb18 0805 	adds.w	r8, r8, r5
 8003e92:	eb49 0906 	adc.w	r9, r9, r6
 8003e96:	f04f 0100 	mov.w	r1, #0
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003ea2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003ea6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003eaa:	4688      	mov	r8, r1
 8003eac:	4691      	mov	r9, r2
 8003eae:	eb18 0005 	adds.w	r0, r8, r5
 8003eb2:	eb49 0106 	adc.w	r1, r9, r6
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	461d      	mov	r5, r3
 8003ebc:	f04f 0600 	mov.w	r6, #0
 8003ec0:	196b      	adds	r3, r5, r5
 8003ec2:	eb46 0406 	adc.w	r4, r6, r6
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	4623      	mov	r3, r4
 8003eca:	f7fc fe65 	bl	8000b98 <__aeabi_uldivmod>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	460c      	mov	r4, r1
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	4ba5      	ldr	r3, [pc, #660]	; (800416c <UART_SetConfig+0x384>)
 8003ed6:	fba3 2302 	umull	r2, r3, r3, r2
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	461d      	mov	r5, r3
 8003ee4:	f04f 0600 	mov.w	r6, #0
 8003ee8:	46a9      	mov	r9, r5
 8003eea:	46b2      	mov	sl, r6
 8003eec:	eb19 0309 	adds.w	r3, r9, r9
 8003ef0:	eb4a 040a 	adc.w	r4, sl, sl
 8003ef4:	4699      	mov	r9, r3
 8003ef6:	46a2      	mov	sl, r4
 8003ef8:	eb19 0905 	adds.w	r9, r9, r5
 8003efc:	eb4a 0a06 	adc.w	sl, sl, r6
 8003f00:	f04f 0100 	mov.w	r1, #0
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f0c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f10:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f14:	4689      	mov	r9, r1
 8003f16:	4692      	mov	sl, r2
 8003f18:	eb19 0005 	adds.w	r0, r9, r5
 8003f1c:	eb4a 0106 	adc.w	r1, sl, r6
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	461d      	mov	r5, r3
 8003f26:	f04f 0600 	mov.w	r6, #0
 8003f2a:	196b      	adds	r3, r5, r5
 8003f2c:	eb46 0406 	adc.w	r4, r6, r6
 8003f30:	461a      	mov	r2, r3
 8003f32:	4623      	mov	r3, r4
 8003f34:	f7fc fe30 	bl	8000b98 <__aeabi_uldivmod>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	460c      	mov	r4, r1
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	4b8b      	ldr	r3, [pc, #556]	; (800416c <UART_SetConfig+0x384>)
 8003f40:	fba3 1302 	umull	r1, r3, r3, r2
 8003f44:	095b      	lsrs	r3, r3, #5
 8003f46:	2164      	movs	r1, #100	; 0x64
 8003f48:	fb01 f303 	mul.w	r3, r1, r3
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	00db      	lsls	r3, r3, #3
 8003f50:	3332      	adds	r3, #50	; 0x32
 8003f52:	4a86      	ldr	r2, [pc, #536]	; (800416c <UART_SetConfig+0x384>)
 8003f54:	fba2 2303 	umull	r2, r3, r2, r3
 8003f58:	095b      	lsrs	r3, r3, #5
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f60:	4498      	add	r8, r3
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	461d      	mov	r5, r3
 8003f66:	f04f 0600 	mov.w	r6, #0
 8003f6a:	46a9      	mov	r9, r5
 8003f6c:	46b2      	mov	sl, r6
 8003f6e:	eb19 0309 	adds.w	r3, r9, r9
 8003f72:	eb4a 040a 	adc.w	r4, sl, sl
 8003f76:	4699      	mov	r9, r3
 8003f78:	46a2      	mov	sl, r4
 8003f7a:	eb19 0905 	adds.w	r9, r9, r5
 8003f7e:	eb4a 0a06 	adc.w	sl, sl, r6
 8003f82:	f04f 0100 	mov.w	r1, #0
 8003f86:	f04f 0200 	mov.w	r2, #0
 8003f8a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f8e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f92:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f96:	4689      	mov	r9, r1
 8003f98:	4692      	mov	sl, r2
 8003f9a:	eb19 0005 	adds.w	r0, r9, r5
 8003f9e:	eb4a 0106 	adc.w	r1, sl, r6
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	461d      	mov	r5, r3
 8003fa8:	f04f 0600 	mov.w	r6, #0
 8003fac:	196b      	adds	r3, r5, r5
 8003fae:	eb46 0406 	adc.w	r4, r6, r6
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	4623      	mov	r3, r4
 8003fb6:	f7fc fdef 	bl	8000b98 <__aeabi_uldivmod>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	460c      	mov	r4, r1
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	4b6a      	ldr	r3, [pc, #424]	; (800416c <UART_SetConfig+0x384>)
 8003fc2:	fba3 1302 	umull	r1, r3, r3, r2
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	2164      	movs	r1, #100	; 0x64
 8003fca:	fb01 f303 	mul.w	r3, r1, r3
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	00db      	lsls	r3, r3, #3
 8003fd2:	3332      	adds	r3, #50	; 0x32
 8003fd4:	4a65      	ldr	r2, [pc, #404]	; (800416c <UART_SetConfig+0x384>)
 8003fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	f003 0207 	and.w	r2, r3, #7
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4442      	add	r2, r8
 8003fe6:	609a      	str	r2, [r3, #8]
 8003fe8:	e26f      	b.n	80044ca <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003fea:	f7ff fb19 	bl	8003620 <HAL_RCC_GetPCLK1Freq>
 8003fee:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	461d      	mov	r5, r3
 8003ff4:	f04f 0600 	mov.w	r6, #0
 8003ff8:	46a8      	mov	r8, r5
 8003ffa:	46b1      	mov	r9, r6
 8003ffc:	eb18 0308 	adds.w	r3, r8, r8
 8004000:	eb49 0409 	adc.w	r4, r9, r9
 8004004:	4698      	mov	r8, r3
 8004006:	46a1      	mov	r9, r4
 8004008:	eb18 0805 	adds.w	r8, r8, r5
 800400c:	eb49 0906 	adc.w	r9, r9, r6
 8004010:	f04f 0100 	mov.w	r1, #0
 8004014:	f04f 0200 	mov.w	r2, #0
 8004018:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800401c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004020:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004024:	4688      	mov	r8, r1
 8004026:	4691      	mov	r9, r2
 8004028:	eb18 0005 	adds.w	r0, r8, r5
 800402c:	eb49 0106 	adc.w	r1, r9, r6
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	461d      	mov	r5, r3
 8004036:	f04f 0600 	mov.w	r6, #0
 800403a:	196b      	adds	r3, r5, r5
 800403c:	eb46 0406 	adc.w	r4, r6, r6
 8004040:	461a      	mov	r2, r3
 8004042:	4623      	mov	r3, r4
 8004044:	f7fc fda8 	bl	8000b98 <__aeabi_uldivmod>
 8004048:	4603      	mov	r3, r0
 800404a:	460c      	mov	r4, r1
 800404c:	461a      	mov	r2, r3
 800404e:	4b47      	ldr	r3, [pc, #284]	; (800416c <UART_SetConfig+0x384>)
 8004050:	fba3 2302 	umull	r2, r3, r3, r2
 8004054:	095b      	lsrs	r3, r3, #5
 8004056:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	461d      	mov	r5, r3
 800405e:	f04f 0600 	mov.w	r6, #0
 8004062:	46a9      	mov	r9, r5
 8004064:	46b2      	mov	sl, r6
 8004066:	eb19 0309 	adds.w	r3, r9, r9
 800406a:	eb4a 040a 	adc.w	r4, sl, sl
 800406e:	4699      	mov	r9, r3
 8004070:	46a2      	mov	sl, r4
 8004072:	eb19 0905 	adds.w	r9, r9, r5
 8004076:	eb4a 0a06 	adc.w	sl, sl, r6
 800407a:	f04f 0100 	mov.w	r1, #0
 800407e:	f04f 0200 	mov.w	r2, #0
 8004082:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004086:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800408a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800408e:	4689      	mov	r9, r1
 8004090:	4692      	mov	sl, r2
 8004092:	eb19 0005 	adds.w	r0, r9, r5
 8004096:	eb4a 0106 	adc.w	r1, sl, r6
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	461d      	mov	r5, r3
 80040a0:	f04f 0600 	mov.w	r6, #0
 80040a4:	196b      	adds	r3, r5, r5
 80040a6:	eb46 0406 	adc.w	r4, r6, r6
 80040aa:	461a      	mov	r2, r3
 80040ac:	4623      	mov	r3, r4
 80040ae:	f7fc fd73 	bl	8000b98 <__aeabi_uldivmod>
 80040b2:	4603      	mov	r3, r0
 80040b4:	460c      	mov	r4, r1
 80040b6:	461a      	mov	r2, r3
 80040b8:	4b2c      	ldr	r3, [pc, #176]	; (800416c <UART_SetConfig+0x384>)
 80040ba:	fba3 1302 	umull	r1, r3, r3, r2
 80040be:	095b      	lsrs	r3, r3, #5
 80040c0:	2164      	movs	r1, #100	; 0x64
 80040c2:	fb01 f303 	mul.w	r3, r1, r3
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	3332      	adds	r3, #50	; 0x32
 80040cc:	4a27      	ldr	r2, [pc, #156]	; (800416c <UART_SetConfig+0x384>)
 80040ce:	fba2 2303 	umull	r2, r3, r2, r3
 80040d2:	095b      	lsrs	r3, r3, #5
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80040da:	4498      	add	r8, r3
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	461d      	mov	r5, r3
 80040e0:	f04f 0600 	mov.w	r6, #0
 80040e4:	46a9      	mov	r9, r5
 80040e6:	46b2      	mov	sl, r6
 80040e8:	eb19 0309 	adds.w	r3, r9, r9
 80040ec:	eb4a 040a 	adc.w	r4, sl, sl
 80040f0:	4699      	mov	r9, r3
 80040f2:	46a2      	mov	sl, r4
 80040f4:	eb19 0905 	adds.w	r9, r9, r5
 80040f8:	eb4a 0a06 	adc.w	sl, sl, r6
 80040fc:	f04f 0100 	mov.w	r1, #0
 8004100:	f04f 0200 	mov.w	r2, #0
 8004104:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004108:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800410c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004110:	4689      	mov	r9, r1
 8004112:	4692      	mov	sl, r2
 8004114:	eb19 0005 	adds.w	r0, r9, r5
 8004118:	eb4a 0106 	adc.w	r1, sl, r6
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	461d      	mov	r5, r3
 8004122:	f04f 0600 	mov.w	r6, #0
 8004126:	196b      	adds	r3, r5, r5
 8004128:	eb46 0406 	adc.w	r4, r6, r6
 800412c:	461a      	mov	r2, r3
 800412e:	4623      	mov	r3, r4
 8004130:	f7fc fd32 	bl	8000b98 <__aeabi_uldivmod>
 8004134:	4603      	mov	r3, r0
 8004136:	460c      	mov	r4, r1
 8004138:	461a      	mov	r2, r3
 800413a:	4b0c      	ldr	r3, [pc, #48]	; (800416c <UART_SetConfig+0x384>)
 800413c:	fba3 1302 	umull	r1, r3, r3, r2
 8004140:	095b      	lsrs	r3, r3, #5
 8004142:	2164      	movs	r1, #100	; 0x64
 8004144:	fb01 f303 	mul.w	r3, r1, r3
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	3332      	adds	r3, #50	; 0x32
 800414e:	4a07      	ldr	r2, [pc, #28]	; (800416c <UART_SetConfig+0x384>)
 8004150:	fba2 2303 	umull	r2, r3, r2, r3
 8004154:	095b      	lsrs	r3, r3, #5
 8004156:	f003 0207 	and.w	r2, r3, #7
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4442      	add	r2, r8
 8004160:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004162:	e1b2      	b.n	80044ca <UART_SetConfig+0x6e2>
 8004164:	40011000 	.word	0x40011000
 8004168:	40011400 	.word	0x40011400
 800416c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4ad7      	ldr	r2, [pc, #860]	; (80044d4 <UART_SetConfig+0x6ec>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d005      	beq.n	8004186 <UART_SetConfig+0x39e>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4ad6      	ldr	r2, [pc, #856]	; (80044d8 <UART_SetConfig+0x6f0>)
 8004180:	4293      	cmp	r3, r2
 8004182:	f040 80d1 	bne.w	8004328 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004186:	f7ff fa5f 	bl	8003648 <HAL_RCC_GetPCLK2Freq>
 800418a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	469a      	mov	sl, r3
 8004190:	f04f 0b00 	mov.w	fp, #0
 8004194:	46d0      	mov	r8, sl
 8004196:	46d9      	mov	r9, fp
 8004198:	eb18 0308 	adds.w	r3, r8, r8
 800419c:	eb49 0409 	adc.w	r4, r9, r9
 80041a0:	4698      	mov	r8, r3
 80041a2:	46a1      	mov	r9, r4
 80041a4:	eb18 080a 	adds.w	r8, r8, sl
 80041a8:	eb49 090b 	adc.w	r9, r9, fp
 80041ac:	f04f 0100 	mov.w	r1, #0
 80041b0:	f04f 0200 	mov.w	r2, #0
 80041b4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80041b8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80041bc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80041c0:	4688      	mov	r8, r1
 80041c2:	4691      	mov	r9, r2
 80041c4:	eb1a 0508 	adds.w	r5, sl, r8
 80041c8:	eb4b 0609 	adc.w	r6, fp, r9
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	4619      	mov	r1, r3
 80041d2:	f04f 0200 	mov.w	r2, #0
 80041d6:	f04f 0300 	mov.w	r3, #0
 80041da:	f04f 0400 	mov.w	r4, #0
 80041de:	0094      	lsls	r4, r2, #2
 80041e0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80041e4:	008b      	lsls	r3, r1, #2
 80041e6:	461a      	mov	r2, r3
 80041e8:	4623      	mov	r3, r4
 80041ea:	4628      	mov	r0, r5
 80041ec:	4631      	mov	r1, r6
 80041ee:	f7fc fcd3 	bl	8000b98 <__aeabi_uldivmod>
 80041f2:	4603      	mov	r3, r0
 80041f4:	460c      	mov	r4, r1
 80041f6:	461a      	mov	r2, r3
 80041f8:	4bb8      	ldr	r3, [pc, #736]	; (80044dc <UART_SetConfig+0x6f4>)
 80041fa:	fba3 2302 	umull	r2, r3, r3, r2
 80041fe:	095b      	lsrs	r3, r3, #5
 8004200:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	469b      	mov	fp, r3
 8004208:	f04f 0c00 	mov.w	ip, #0
 800420c:	46d9      	mov	r9, fp
 800420e:	46e2      	mov	sl, ip
 8004210:	eb19 0309 	adds.w	r3, r9, r9
 8004214:	eb4a 040a 	adc.w	r4, sl, sl
 8004218:	4699      	mov	r9, r3
 800421a:	46a2      	mov	sl, r4
 800421c:	eb19 090b 	adds.w	r9, r9, fp
 8004220:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004224:	f04f 0100 	mov.w	r1, #0
 8004228:	f04f 0200 	mov.w	r2, #0
 800422c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004230:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004234:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004238:	4689      	mov	r9, r1
 800423a:	4692      	mov	sl, r2
 800423c:	eb1b 0509 	adds.w	r5, fp, r9
 8004240:	eb4c 060a 	adc.w	r6, ip, sl
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	4619      	mov	r1, r3
 800424a:	f04f 0200 	mov.w	r2, #0
 800424e:	f04f 0300 	mov.w	r3, #0
 8004252:	f04f 0400 	mov.w	r4, #0
 8004256:	0094      	lsls	r4, r2, #2
 8004258:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800425c:	008b      	lsls	r3, r1, #2
 800425e:	461a      	mov	r2, r3
 8004260:	4623      	mov	r3, r4
 8004262:	4628      	mov	r0, r5
 8004264:	4631      	mov	r1, r6
 8004266:	f7fc fc97 	bl	8000b98 <__aeabi_uldivmod>
 800426a:	4603      	mov	r3, r0
 800426c:	460c      	mov	r4, r1
 800426e:	461a      	mov	r2, r3
 8004270:	4b9a      	ldr	r3, [pc, #616]	; (80044dc <UART_SetConfig+0x6f4>)
 8004272:	fba3 1302 	umull	r1, r3, r3, r2
 8004276:	095b      	lsrs	r3, r3, #5
 8004278:	2164      	movs	r1, #100	; 0x64
 800427a:	fb01 f303 	mul.w	r3, r1, r3
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	011b      	lsls	r3, r3, #4
 8004282:	3332      	adds	r3, #50	; 0x32
 8004284:	4a95      	ldr	r2, [pc, #596]	; (80044dc <UART_SetConfig+0x6f4>)
 8004286:	fba2 2303 	umull	r2, r3, r2, r3
 800428a:	095b      	lsrs	r3, r3, #5
 800428c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004290:	4498      	add	r8, r3
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	469b      	mov	fp, r3
 8004296:	f04f 0c00 	mov.w	ip, #0
 800429a:	46d9      	mov	r9, fp
 800429c:	46e2      	mov	sl, ip
 800429e:	eb19 0309 	adds.w	r3, r9, r9
 80042a2:	eb4a 040a 	adc.w	r4, sl, sl
 80042a6:	4699      	mov	r9, r3
 80042a8:	46a2      	mov	sl, r4
 80042aa:	eb19 090b 	adds.w	r9, r9, fp
 80042ae:	eb4a 0a0c 	adc.w	sl, sl, ip
 80042b2:	f04f 0100 	mov.w	r1, #0
 80042b6:	f04f 0200 	mov.w	r2, #0
 80042ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80042be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80042c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80042c6:	4689      	mov	r9, r1
 80042c8:	4692      	mov	sl, r2
 80042ca:	eb1b 0509 	adds.w	r5, fp, r9
 80042ce:	eb4c 060a 	adc.w	r6, ip, sl
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	4619      	mov	r1, r3
 80042d8:	f04f 0200 	mov.w	r2, #0
 80042dc:	f04f 0300 	mov.w	r3, #0
 80042e0:	f04f 0400 	mov.w	r4, #0
 80042e4:	0094      	lsls	r4, r2, #2
 80042e6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80042ea:	008b      	lsls	r3, r1, #2
 80042ec:	461a      	mov	r2, r3
 80042ee:	4623      	mov	r3, r4
 80042f0:	4628      	mov	r0, r5
 80042f2:	4631      	mov	r1, r6
 80042f4:	f7fc fc50 	bl	8000b98 <__aeabi_uldivmod>
 80042f8:	4603      	mov	r3, r0
 80042fa:	460c      	mov	r4, r1
 80042fc:	461a      	mov	r2, r3
 80042fe:	4b77      	ldr	r3, [pc, #476]	; (80044dc <UART_SetConfig+0x6f4>)
 8004300:	fba3 1302 	umull	r1, r3, r3, r2
 8004304:	095b      	lsrs	r3, r3, #5
 8004306:	2164      	movs	r1, #100	; 0x64
 8004308:	fb01 f303 	mul.w	r3, r1, r3
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	011b      	lsls	r3, r3, #4
 8004310:	3332      	adds	r3, #50	; 0x32
 8004312:	4a72      	ldr	r2, [pc, #456]	; (80044dc <UART_SetConfig+0x6f4>)
 8004314:	fba2 2303 	umull	r2, r3, r2, r3
 8004318:	095b      	lsrs	r3, r3, #5
 800431a:	f003 020f 	and.w	r2, r3, #15
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4442      	add	r2, r8
 8004324:	609a      	str	r2, [r3, #8]
 8004326:	e0d0      	b.n	80044ca <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004328:	f7ff f97a 	bl	8003620 <HAL_RCC_GetPCLK1Freq>
 800432c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	469a      	mov	sl, r3
 8004332:	f04f 0b00 	mov.w	fp, #0
 8004336:	46d0      	mov	r8, sl
 8004338:	46d9      	mov	r9, fp
 800433a:	eb18 0308 	adds.w	r3, r8, r8
 800433e:	eb49 0409 	adc.w	r4, r9, r9
 8004342:	4698      	mov	r8, r3
 8004344:	46a1      	mov	r9, r4
 8004346:	eb18 080a 	adds.w	r8, r8, sl
 800434a:	eb49 090b 	adc.w	r9, r9, fp
 800434e:	f04f 0100 	mov.w	r1, #0
 8004352:	f04f 0200 	mov.w	r2, #0
 8004356:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800435a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800435e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004362:	4688      	mov	r8, r1
 8004364:	4691      	mov	r9, r2
 8004366:	eb1a 0508 	adds.w	r5, sl, r8
 800436a:	eb4b 0609 	adc.w	r6, fp, r9
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	4619      	mov	r1, r3
 8004374:	f04f 0200 	mov.w	r2, #0
 8004378:	f04f 0300 	mov.w	r3, #0
 800437c:	f04f 0400 	mov.w	r4, #0
 8004380:	0094      	lsls	r4, r2, #2
 8004382:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004386:	008b      	lsls	r3, r1, #2
 8004388:	461a      	mov	r2, r3
 800438a:	4623      	mov	r3, r4
 800438c:	4628      	mov	r0, r5
 800438e:	4631      	mov	r1, r6
 8004390:	f7fc fc02 	bl	8000b98 <__aeabi_uldivmod>
 8004394:	4603      	mov	r3, r0
 8004396:	460c      	mov	r4, r1
 8004398:	461a      	mov	r2, r3
 800439a:	4b50      	ldr	r3, [pc, #320]	; (80044dc <UART_SetConfig+0x6f4>)
 800439c:	fba3 2302 	umull	r2, r3, r3, r2
 80043a0:	095b      	lsrs	r3, r3, #5
 80043a2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	469b      	mov	fp, r3
 80043aa:	f04f 0c00 	mov.w	ip, #0
 80043ae:	46d9      	mov	r9, fp
 80043b0:	46e2      	mov	sl, ip
 80043b2:	eb19 0309 	adds.w	r3, r9, r9
 80043b6:	eb4a 040a 	adc.w	r4, sl, sl
 80043ba:	4699      	mov	r9, r3
 80043bc:	46a2      	mov	sl, r4
 80043be:	eb19 090b 	adds.w	r9, r9, fp
 80043c2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80043c6:	f04f 0100 	mov.w	r1, #0
 80043ca:	f04f 0200 	mov.w	r2, #0
 80043ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80043d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80043da:	4689      	mov	r9, r1
 80043dc:	4692      	mov	sl, r2
 80043de:	eb1b 0509 	adds.w	r5, fp, r9
 80043e2:	eb4c 060a 	adc.w	r6, ip, sl
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	4619      	mov	r1, r3
 80043ec:	f04f 0200 	mov.w	r2, #0
 80043f0:	f04f 0300 	mov.w	r3, #0
 80043f4:	f04f 0400 	mov.w	r4, #0
 80043f8:	0094      	lsls	r4, r2, #2
 80043fa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80043fe:	008b      	lsls	r3, r1, #2
 8004400:	461a      	mov	r2, r3
 8004402:	4623      	mov	r3, r4
 8004404:	4628      	mov	r0, r5
 8004406:	4631      	mov	r1, r6
 8004408:	f7fc fbc6 	bl	8000b98 <__aeabi_uldivmod>
 800440c:	4603      	mov	r3, r0
 800440e:	460c      	mov	r4, r1
 8004410:	461a      	mov	r2, r3
 8004412:	4b32      	ldr	r3, [pc, #200]	; (80044dc <UART_SetConfig+0x6f4>)
 8004414:	fba3 1302 	umull	r1, r3, r3, r2
 8004418:	095b      	lsrs	r3, r3, #5
 800441a:	2164      	movs	r1, #100	; 0x64
 800441c:	fb01 f303 	mul.w	r3, r1, r3
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	011b      	lsls	r3, r3, #4
 8004424:	3332      	adds	r3, #50	; 0x32
 8004426:	4a2d      	ldr	r2, [pc, #180]	; (80044dc <UART_SetConfig+0x6f4>)
 8004428:	fba2 2303 	umull	r2, r3, r2, r3
 800442c:	095b      	lsrs	r3, r3, #5
 800442e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004432:	4498      	add	r8, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	469b      	mov	fp, r3
 8004438:	f04f 0c00 	mov.w	ip, #0
 800443c:	46d9      	mov	r9, fp
 800443e:	46e2      	mov	sl, ip
 8004440:	eb19 0309 	adds.w	r3, r9, r9
 8004444:	eb4a 040a 	adc.w	r4, sl, sl
 8004448:	4699      	mov	r9, r3
 800444a:	46a2      	mov	sl, r4
 800444c:	eb19 090b 	adds.w	r9, r9, fp
 8004450:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004454:	f04f 0100 	mov.w	r1, #0
 8004458:	f04f 0200 	mov.w	r2, #0
 800445c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004460:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004464:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004468:	4689      	mov	r9, r1
 800446a:	4692      	mov	sl, r2
 800446c:	eb1b 0509 	adds.w	r5, fp, r9
 8004470:	eb4c 060a 	adc.w	r6, ip, sl
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	4619      	mov	r1, r3
 800447a:	f04f 0200 	mov.w	r2, #0
 800447e:	f04f 0300 	mov.w	r3, #0
 8004482:	f04f 0400 	mov.w	r4, #0
 8004486:	0094      	lsls	r4, r2, #2
 8004488:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800448c:	008b      	lsls	r3, r1, #2
 800448e:	461a      	mov	r2, r3
 8004490:	4623      	mov	r3, r4
 8004492:	4628      	mov	r0, r5
 8004494:	4631      	mov	r1, r6
 8004496:	f7fc fb7f 	bl	8000b98 <__aeabi_uldivmod>
 800449a:	4603      	mov	r3, r0
 800449c:	460c      	mov	r4, r1
 800449e:	461a      	mov	r2, r3
 80044a0:	4b0e      	ldr	r3, [pc, #56]	; (80044dc <UART_SetConfig+0x6f4>)
 80044a2:	fba3 1302 	umull	r1, r3, r3, r2
 80044a6:	095b      	lsrs	r3, r3, #5
 80044a8:	2164      	movs	r1, #100	; 0x64
 80044aa:	fb01 f303 	mul.w	r3, r1, r3
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	011b      	lsls	r3, r3, #4
 80044b2:	3332      	adds	r3, #50	; 0x32
 80044b4:	4a09      	ldr	r2, [pc, #36]	; (80044dc <UART_SetConfig+0x6f4>)
 80044b6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ba:	095b      	lsrs	r3, r3, #5
 80044bc:	f003 020f 	and.w	r2, r3, #15
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4442      	add	r2, r8
 80044c6:	609a      	str	r2, [r3, #8]
}
 80044c8:	e7ff      	b.n	80044ca <UART_SetConfig+0x6e2>
 80044ca:	bf00      	nop
 80044cc:	3714      	adds	r7, #20
 80044ce:	46bd      	mov	sp, r7
 80044d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044d4:	40011000 	.word	0x40011000
 80044d8:	40011400 	.word	0x40011400
 80044dc:	51eb851f 	.word	0x51eb851f

080044e0 <__errno>:
 80044e0:	4b01      	ldr	r3, [pc, #4]	; (80044e8 <__errno+0x8>)
 80044e2:	6818      	ldr	r0, [r3, #0]
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	2000000c 	.word	0x2000000c

080044ec <exit>:
 80044ec:	b508      	push	{r3, lr}
 80044ee:	4b07      	ldr	r3, [pc, #28]	; (800450c <exit+0x20>)
 80044f0:	4604      	mov	r4, r0
 80044f2:	b113      	cbz	r3, 80044fa <exit+0xe>
 80044f4:	2100      	movs	r1, #0
 80044f6:	f3af 8000 	nop.w
 80044fa:	4b05      	ldr	r3, [pc, #20]	; (8004510 <exit+0x24>)
 80044fc:	6818      	ldr	r0, [r3, #0]
 80044fe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004500:	b103      	cbz	r3, 8004504 <exit+0x18>
 8004502:	4798      	blx	r3
 8004504:	4620      	mov	r0, r4
 8004506:	f7fd fdb3 	bl	8002070 <_exit>
 800450a:	bf00      	nop
 800450c:	00000000 	.word	0x00000000
 8004510:	08006130 	.word	0x08006130

08004514 <__libc_init_array>:
 8004514:	b570      	push	{r4, r5, r6, lr}
 8004516:	4e0d      	ldr	r6, [pc, #52]	; (800454c <__libc_init_array+0x38>)
 8004518:	4c0d      	ldr	r4, [pc, #52]	; (8004550 <__libc_init_array+0x3c>)
 800451a:	1ba4      	subs	r4, r4, r6
 800451c:	10a4      	asrs	r4, r4, #2
 800451e:	2500      	movs	r5, #0
 8004520:	42a5      	cmp	r5, r4
 8004522:	d109      	bne.n	8004538 <__libc_init_array+0x24>
 8004524:	4e0b      	ldr	r6, [pc, #44]	; (8004554 <__libc_init_array+0x40>)
 8004526:	4c0c      	ldr	r4, [pc, #48]	; (8004558 <__libc_init_array+0x44>)
 8004528:	f001 fd9c 	bl	8006064 <_init>
 800452c:	1ba4      	subs	r4, r4, r6
 800452e:	10a4      	asrs	r4, r4, #2
 8004530:	2500      	movs	r5, #0
 8004532:	42a5      	cmp	r5, r4
 8004534:	d105      	bne.n	8004542 <__libc_init_array+0x2e>
 8004536:	bd70      	pop	{r4, r5, r6, pc}
 8004538:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800453c:	4798      	blx	r3
 800453e:	3501      	adds	r5, #1
 8004540:	e7ee      	b.n	8004520 <__libc_init_array+0xc>
 8004542:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004546:	4798      	blx	r3
 8004548:	3501      	adds	r5, #1
 800454a:	e7f2      	b.n	8004532 <__libc_init_array+0x1e>
 800454c:	08006350 	.word	0x08006350
 8004550:	08006350 	.word	0x08006350
 8004554:	08006350 	.word	0x08006350
 8004558:	08006354 	.word	0x08006354

0800455c <malloc>:
 800455c:	4b02      	ldr	r3, [pc, #8]	; (8004568 <malloc+0xc>)
 800455e:	4601      	mov	r1, r0
 8004560:	6818      	ldr	r0, [r3, #0]
 8004562:	f000 b861 	b.w	8004628 <_malloc_r>
 8004566:	bf00      	nop
 8004568:	2000000c 	.word	0x2000000c

0800456c <free>:
 800456c:	4b02      	ldr	r3, [pc, #8]	; (8004578 <free+0xc>)
 800456e:	4601      	mov	r1, r0
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	f000 b80b 	b.w	800458c <_free_r>
 8004576:	bf00      	nop
 8004578:	2000000c 	.word	0x2000000c

0800457c <memset>:
 800457c:	4402      	add	r2, r0
 800457e:	4603      	mov	r3, r0
 8004580:	4293      	cmp	r3, r2
 8004582:	d100      	bne.n	8004586 <memset+0xa>
 8004584:	4770      	bx	lr
 8004586:	f803 1b01 	strb.w	r1, [r3], #1
 800458a:	e7f9      	b.n	8004580 <memset+0x4>

0800458c <_free_r>:
 800458c:	b538      	push	{r3, r4, r5, lr}
 800458e:	4605      	mov	r5, r0
 8004590:	2900      	cmp	r1, #0
 8004592:	d045      	beq.n	8004620 <_free_r+0x94>
 8004594:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004598:	1f0c      	subs	r4, r1, #4
 800459a:	2b00      	cmp	r3, #0
 800459c:	bfb8      	it	lt
 800459e:	18e4      	addlt	r4, r4, r3
 80045a0:	f000 f8cc 	bl	800473c <__malloc_lock>
 80045a4:	4a1f      	ldr	r2, [pc, #124]	; (8004624 <_free_r+0x98>)
 80045a6:	6813      	ldr	r3, [r2, #0]
 80045a8:	4610      	mov	r0, r2
 80045aa:	b933      	cbnz	r3, 80045ba <_free_r+0x2e>
 80045ac:	6063      	str	r3, [r4, #4]
 80045ae:	6014      	str	r4, [r2, #0]
 80045b0:	4628      	mov	r0, r5
 80045b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045b6:	f000 b8c2 	b.w	800473e <__malloc_unlock>
 80045ba:	42a3      	cmp	r3, r4
 80045bc:	d90c      	bls.n	80045d8 <_free_r+0x4c>
 80045be:	6821      	ldr	r1, [r4, #0]
 80045c0:	1862      	adds	r2, r4, r1
 80045c2:	4293      	cmp	r3, r2
 80045c4:	bf04      	itt	eq
 80045c6:	681a      	ldreq	r2, [r3, #0]
 80045c8:	685b      	ldreq	r3, [r3, #4]
 80045ca:	6063      	str	r3, [r4, #4]
 80045cc:	bf04      	itt	eq
 80045ce:	1852      	addeq	r2, r2, r1
 80045d0:	6022      	streq	r2, [r4, #0]
 80045d2:	6004      	str	r4, [r0, #0]
 80045d4:	e7ec      	b.n	80045b0 <_free_r+0x24>
 80045d6:	4613      	mov	r3, r2
 80045d8:	685a      	ldr	r2, [r3, #4]
 80045da:	b10a      	cbz	r2, 80045e0 <_free_r+0x54>
 80045dc:	42a2      	cmp	r2, r4
 80045de:	d9fa      	bls.n	80045d6 <_free_r+0x4a>
 80045e0:	6819      	ldr	r1, [r3, #0]
 80045e2:	1858      	adds	r0, r3, r1
 80045e4:	42a0      	cmp	r0, r4
 80045e6:	d10b      	bne.n	8004600 <_free_r+0x74>
 80045e8:	6820      	ldr	r0, [r4, #0]
 80045ea:	4401      	add	r1, r0
 80045ec:	1858      	adds	r0, r3, r1
 80045ee:	4282      	cmp	r2, r0
 80045f0:	6019      	str	r1, [r3, #0]
 80045f2:	d1dd      	bne.n	80045b0 <_free_r+0x24>
 80045f4:	6810      	ldr	r0, [r2, #0]
 80045f6:	6852      	ldr	r2, [r2, #4]
 80045f8:	605a      	str	r2, [r3, #4]
 80045fa:	4401      	add	r1, r0
 80045fc:	6019      	str	r1, [r3, #0]
 80045fe:	e7d7      	b.n	80045b0 <_free_r+0x24>
 8004600:	d902      	bls.n	8004608 <_free_r+0x7c>
 8004602:	230c      	movs	r3, #12
 8004604:	602b      	str	r3, [r5, #0]
 8004606:	e7d3      	b.n	80045b0 <_free_r+0x24>
 8004608:	6820      	ldr	r0, [r4, #0]
 800460a:	1821      	adds	r1, r4, r0
 800460c:	428a      	cmp	r2, r1
 800460e:	bf04      	itt	eq
 8004610:	6811      	ldreq	r1, [r2, #0]
 8004612:	6852      	ldreq	r2, [r2, #4]
 8004614:	6062      	str	r2, [r4, #4]
 8004616:	bf04      	itt	eq
 8004618:	1809      	addeq	r1, r1, r0
 800461a:	6021      	streq	r1, [r4, #0]
 800461c:	605c      	str	r4, [r3, #4]
 800461e:	e7c7      	b.n	80045b0 <_free_r+0x24>
 8004620:	bd38      	pop	{r3, r4, r5, pc}
 8004622:	bf00      	nop
 8004624:	20000094 	.word	0x20000094

08004628 <_malloc_r>:
 8004628:	b570      	push	{r4, r5, r6, lr}
 800462a:	1ccd      	adds	r5, r1, #3
 800462c:	f025 0503 	bic.w	r5, r5, #3
 8004630:	3508      	adds	r5, #8
 8004632:	2d0c      	cmp	r5, #12
 8004634:	bf38      	it	cc
 8004636:	250c      	movcc	r5, #12
 8004638:	2d00      	cmp	r5, #0
 800463a:	4606      	mov	r6, r0
 800463c:	db01      	blt.n	8004642 <_malloc_r+0x1a>
 800463e:	42a9      	cmp	r1, r5
 8004640:	d903      	bls.n	800464a <_malloc_r+0x22>
 8004642:	230c      	movs	r3, #12
 8004644:	6033      	str	r3, [r6, #0]
 8004646:	2000      	movs	r0, #0
 8004648:	bd70      	pop	{r4, r5, r6, pc}
 800464a:	f000 f877 	bl	800473c <__malloc_lock>
 800464e:	4a21      	ldr	r2, [pc, #132]	; (80046d4 <_malloc_r+0xac>)
 8004650:	6814      	ldr	r4, [r2, #0]
 8004652:	4621      	mov	r1, r4
 8004654:	b991      	cbnz	r1, 800467c <_malloc_r+0x54>
 8004656:	4c20      	ldr	r4, [pc, #128]	; (80046d8 <_malloc_r+0xb0>)
 8004658:	6823      	ldr	r3, [r4, #0]
 800465a:	b91b      	cbnz	r3, 8004664 <_malloc_r+0x3c>
 800465c:	4630      	mov	r0, r6
 800465e:	f000 f83d 	bl	80046dc <_sbrk_r>
 8004662:	6020      	str	r0, [r4, #0]
 8004664:	4629      	mov	r1, r5
 8004666:	4630      	mov	r0, r6
 8004668:	f000 f838 	bl	80046dc <_sbrk_r>
 800466c:	1c43      	adds	r3, r0, #1
 800466e:	d124      	bne.n	80046ba <_malloc_r+0x92>
 8004670:	230c      	movs	r3, #12
 8004672:	6033      	str	r3, [r6, #0]
 8004674:	4630      	mov	r0, r6
 8004676:	f000 f862 	bl	800473e <__malloc_unlock>
 800467a:	e7e4      	b.n	8004646 <_malloc_r+0x1e>
 800467c:	680b      	ldr	r3, [r1, #0]
 800467e:	1b5b      	subs	r3, r3, r5
 8004680:	d418      	bmi.n	80046b4 <_malloc_r+0x8c>
 8004682:	2b0b      	cmp	r3, #11
 8004684:	d90f      	bls.n	80046a6 <_malloc_r+0x7e>
 8004686:	600b      	str	r3, [r1, #0]
 8004688:	50cd      	str	r5, [r1, r3]
 800468a:	18cc      	adds	r4, r1, r3
 800468c:	4630      	mov	r0, r6
 800468e:	f000 f856 	bl	800473e <__malloc_unlock>
 8004692:	f104 000b 	add.w	r0, r4, #11
 8004696:	1d23      	adds	r3, r4, #4
 8004698:	f020 0007 	bic.w	r0, r0, #7
 800469c:	1ac3      	subs	r3, r0, r3
 800469e:	d0d3      	beq.n	8004648 <_malloc_r+0x20>
 80046a0:	425a      	negs	r2, r3
 80046a2:	50e2      	str	r2, [r4, r3]
 80046a4:	e7d0      	b.n	8004648 <_malloc_r+0x20>
 80046a6:	428c      	cmp	r4, r1
 80046a8:	684b      	ldr	r3, [r1, #4]
 80046aa:	bf16      	itet	ne
 80046ac:	6063      	strne	r3, [r4, #4]
 80046ae:	6013      	streq	r3, [r2, #0]
 80046b0:	460c      	movne	r4, r1
 80046b2:	e7eb      	b.n	800468c <_malloc_r+0x64>
 80046b4:	460c      	mov	r4, r1
 80046b6:	6849      	ldr	r1, [r1, #4]
 80046b8:	e7cc      	b.n	8004654 <_malloc_r+0x2c>
 80046ba:	1cc4      	adds	r4, r0, #3
 80046bc:	f024 0403 	bic.w	r4, r4, #3
 80046c0:	42a0      	cmp	r0, r4
 80046c2:	d005      	beq.n	80046d0 <_malloc_r+0xa8>
 80046c4:	1a21      	subs	r1, r4, r0
 80046c6:	4630      	mov	r0, r6
 80046c8:	f000 f808 	bl	80046dc <_sbrk_r>
 80046cc:	3001      	adds	r0, #1
 80046ce:	d0cf      	beq.n	8004670 <_malloc_r+0x48>
 80046d0:	6025      	str	r5, [r4, #0]
 80046d2:	e7db      	b.n	800468c <_malloc_r+0x64>
 80046d4:	20000094 	.word	0x20000094
 80046d8:	20000098 	.word	0x20000098

080046dc <_sbrk_r>:
 80046dc:	b538      	push	{r3, r4, r5, lr}
 80046de:	4c06      	ldr	r4, [pc, #24]	; (80046f8 <_sbrk_r+0x1c>)
 80046e0:	2300      	movs	r3, #0
 80046e2:	4605      	mov	r5, r0
 80046e4:	4608      	mov	r0, r1
 80046e6:	6023      	str	r3, [r4, #0]
 80046e8:	f7fd fccc 	bl	8002084 <_sbrk>
 80046ec:	1c43      	adds	r3, r0, #1
 80046ee:	d102      	bne.n	80046f6 <_sbrk_r+0x1a>
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	b103      	cbz	r3, 80046f6 <_sbrk_r+0x1a>
 80046f4:	602b      	str	r3, [r5, #0]
 80046f6:	bd38      	pop	{r3, r4, r5, pc}
 80046f8:	20000168 	.word	0x20000168

080046fc <siprintf>:
 80046fc:	b40e      	push	{r1, r2, r3}
 80046fe:	b500      	push	{lr}
 8004700:	b09c      	sub	sp, #112	; 0x70
 8004702:	ab1d      	add	r3, sp, #116	; 0x74
 8004704:	9002      	str	r0, [sp, #8]
 8004706:	9006      	str	r0, [sp, #24]
 8004708:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800470c:	4809      	ldr	r0, [pc, #36]	; (8004734 <siprintf+0x38>)
 800470e:	9107      	str	r1, [sp, #28]
 8004710:	9104      	str	r1, [sp, #16]
 8004712:	4909      	ldr	r1, [pc, #36]	; (8004738 <siprintf+0x3c>)
 8004714:	f853 2b04 	ldr.w	r2, [r3], #4
 8004718:	9105      	str	r1, [sp, #20]
 800471a:	6800      	ldr	r0, [r0, #0]
 800471c:	9301      	str	r3, [sp, #4]
 800471e:	a902      	add	r1, sp, #8
 8004720:	f000 f868 	bl	80047f4 <_svfiprintf_r>
 8004724:	9b02      	ldr	r3, [sp, #8]
 8004726:	2200      	movs	r2, #0
 8004728:	701a      	strb	r2, [r3, #0]
 800472a:	b01c      	add	sp, #112	; 0x70
 800472c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004730:	b003      	add	sp, #12
 8004732:	4770      	bx	lr
 8004734:	2000000c 	.word	0x2000000c
 8004738:	ffff0208 	.word	0xffff0208

0800473c <__malloc_lock>:
 800473c:	4770      	bx	lr

0800473e <__malloc_unlock>:
 800473e:	4770      	bx	lr

08004740 <__ssputs_r>:
 8004740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004744:	688e      	ldr	r6, [r1, #8]
 8004746:	429e      	cmp	r6, r3
 8004748:	4682      	mov	sl, r0
 800474a:	460c      	mov	r4, r1
 800474c:	4690      	mov	r8, r2
 800474e:	4699      	mov	r9, r3
 8004750:	d837      	bhi.n	80047c2 <__ssputs_r+0x82>
 8004752:	898a      	ldrh	r2, [r1, #12]
 8004754:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004758:	d031      	beq.n	80047be <__ssputs_r+0x7e>
 800475a:	6825      	ldr	r5, [r4, #0]
 800475c:	6909      	ldr	r1, [r1, #16]
 800475e:	1a6f      	subs	r7, r5, r1
 8004760:	6965      	ldr	r5, [r4, #20]
 8004762:	2302      	movs	r3, #2
 8004764:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004768:	fb95 f5f3 	sdiv	r5, r5, r3
 800476c:	f109 0301 	add.w	r3, r9, #1
 8004770:	443b      	add	r3, r7
 8004772:	429d      	cmp	r5, r3
 8004774:	bf38      	it	cc
 8004776:	461d      	movcc	r5, r3
 8004778:	0553      	lsls	r3, r2, #21
 800477a:	d530      	bpl.n	80047de <__ssputs_r+0x9e>
 800477c:	4629      	mov	r1, r5
 800477e:	f7ff ff53 	bl	8004628 <_malloc_r>
 8004782:	4606      	mov	r6, r0
 8004784:	b950      	cbnz	r0, 800479c <__ssputs_r+0x5c>
 8004786:	230c      	movs	r3, #12
 8004788:	f8ca 3000 	str.w	r3, [sl]
 800478c:	89a3      	ldrh	r3, [r4, #12]
 800478e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004792:	81a3      	strh	r3, [r4, #12]
 8004794:	f04f 30ff 	mov.w	r0, #4294967295
 8004798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800479c:	463a      	mov	r2, r7
 800479e:	6921      	ldr	r1, [r4, #16]
 80047a0:	f000 faa8 	bl	8004cf4 <memcpy>
 80047a4:	89a3      	ldrh	r3, [r4, #12]
 80047a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80047aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047ae:	81a3      	strh	r3, [r4, #12]
 80047b0:	6126      	str	r6, [r4, #16]
 80047b2:	6165      	str	r5, [r4, #20]
 80047b4:	443e      	add	r6, r7
 80047b6:	1bed      	subs	r5, r5, r7
 80047b8:	6026      	str	r6, [r4, #0]
 80047ba:	60a5      	str	r5, [r4, #8]
 80047bc:	464e      	mov	r6, r9
 80047be:	454e      	cmp	r6, r9
 80047c0:	d900      	bls.n	80047c4 <__ssputs_r+0x84>
 80047c2:	464e      	mov	r6, r9
 80047c4:	4632      	mov	r2, r6
 80047c6:	4641      	mov	r1, r8
 80047c8:	6820      	ldr	r0, [r4, #0]
 80047ca:	f000 fa9e 	bl	8004d0a <memmove>
 80047ce:	68a3      	ldr	r3, [r4, #8]
 80047d0:	1b9b      	subs	r3, r3, r6
 80047d2:	60a3      	str	r3, [r4, #8]
 80047d4:	6823      	ldr	r3, [r4, #0]
 80047d6:	441e      	add	r6, r3
 80047d8:	6026      	str	r6, [r4, #0]
 80047da:	2000      	movs	r0, #0
 80047dc:	e7dc      	b.n	8004798 <__ssputs_r+0x58>
 80047de:	462a      	mov	r2, r5
 80047e0:	f000 faac 	bl	8004d3c <_realloc_r>
 80047e4:	4606      	mov	r6, r0
 80047e6:	2800      	cmp	r0, #0
 80047e8:	d1e2      	bne.n	80047b0 <__ssputs_r+0x70>
 80047ea:	6921      	ldr	r1, [r4, #16]
 80047ec:	4650      	mov	r0, sl
 80047ee:	f7ff fecd 	bl	800458c <_free_r>
 80047f2:	e7c8      	b.n	8004786 <__ssputs_r+0x46>

080047f4 <_svfiprintf_r>:
 80047f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047f8:	461d      	mov	r5, r3
 80047fa:	898b      	ldrh	r3, [r1, #12]
 80047fc:	061f      	lsls	r7, r3, #24
 80047fe:	b09d      	sub	sp, #116	; 0x74
 8004800:	4680      	mov	r8, r0
 8004802:	460c      	mov	r4, r1
 8004804:	4616      	mov	r6, r2
 8004806:	d50f      	bpl.n	8004828 <_svfiprintf_r+0x34>
 8004808:	690b      	ldr	r3, [r1, #16]
 800480a:	b96b      	cbnz	r3, 8004828 <_svfiprintf_r+0x34>
 800480c:	2140      	movs	r1, #64	; 0x40
 800480e:	f7ff ff0b 	bl	8004628 <_malloc_r>
 8004812:	6020      	str	r0, [r4, #0]
 8004814:	6120      	str	r0, [r4, #16]
 8004816:	b928      	cbnz	r0, 8004824 <_svfiprintf_r+0x30>
 8004818:	230c      	movs	r3, #12
 800481a:	f8c8 3000 	str.w	r3, [r8]
 800481e:	f04f 30ff 	mov.w	r0, #4294967295
 8004822:	e0c8      	b.n	80049b6 <_svfiprintf_r+0x1c2>
 8004824:	2340      	movs	r3, #64	; 0x40
 8004826:	6163      	str	r3, [r4, #20]
 8004828:	2300      	movs	r3, #0
 800482a:	9309      	str	r3, [sp, #36]	; 0x24
 800482c:	2320      	movs	r3, #32
 800482e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004832:	2330      	movs	r3, #48	; 0x30
 8004834:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004838:	9503      	str	r5, [sp, #12]
 800483a:	f04f 0b01 	mov.w	fp, #1
 800483e:	4637      	mov	r7, r6
 8004840:	463d      	mov	r5, r7
 8004842:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004846:	b10b      	cbz	r3, 800484c <_svfiprintf_r+0x58>
 8004848:	2b25      	cmp	r3, #37	; 0x25
 800484a:	d13e      	bne.n	80048ca <_svfiprintf_r+0xd6>
 800484c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004850:	d00b      	beq.n	800486a <_svfiprintf_r+0x76>
 8004852:	4653      	mov	r3, sl
 8004854:	4632      	mov	r2, r6
 8004856:	4621      	mov	r1, r4
 8004858:	4640      	mov	r0, r8
 800485a:	f7ff ff71 	bl	8004740 <__ssputs_r>
 800485e:	3001      	adds	r0, #1
 8004860:	f000 80a4 	beq.w	80049ac <_svfiprintf_r+0x1b8>
 8004864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004866:	4453      	add	r3, sl
 8004868:	9309      	str	r3, [sp, #36]	; 0x24
 800486a:	783b      	ldrb	r3, [r7, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 809d 	beq.w	80049ac <_svfiprintf_r+0x1b8>
 8004872:	2300      	movs	r3, #0
 8004874:	f04f 32ff 	mov.w	r2, #4294967295
 8004878:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800487c:	9304      	str	r3, [sp, #16]
 800487e:	9307      	str	r3, [sp, #28]
 8004880:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004884:	931a      	str	r3, [sp, #104]	; 0x68
 8004886:	462f      	mov	r7, r5
 8004888:	2205      	movs	r2, #5
 800488a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800488e:	4850      	ldr	r0, [pc, #320]	; (80049d0 <_svfiprintf_r+0x1dc>)
 8004890:	f7fb fc9e 	bl	80001d0 <memchr>
 8004894:	9b04      	ldr	r3, [sp, #16]
 8004896:	b9d0      	cbnz	r0, 80048ce <_svfiprintf_r+0xda>
 8004898:	06d9      	lsls	r1, r3, #27
 800489a:	bf44      	itt	mi
 800489c:	2220      	movmi	r2, #32
 800489e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80048a2:	071a      	lsls	r2, r3, #28
 80048a4:	bf44      	itt	mi
 80048a6:	222b      	movmi	r2, #43	; 0x2b
 80048a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80048ac:	782a      	ldrb	r2, [r5, #0]
 80048ae:	2a2a      	cmp	r2, #42	; 0x2a
 80048b0:	d015      	beq.n	80048de <_svfiprintf_r+0xea>
 80048b2:	9a07      	ldr	r2, [sp, #28]
 80048b4:	462f      	mov	r7, r5
 80048b6:	2000      	movs	r0, #0
 80048b8:	250a      	movs	r5, #10
 80048ba:	4639      	mov	r1, r7
 80048bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048c0:	3b30      	subs	r3, #48	; 0x30
 80048c2:	2b09      	cmp	r3, #9
 80048c4:	d94d      	bls.n	8004962 <_svfiprintf_r+0x16e>
 80048c6:	b1b8      	cbz	r0, 80048f8 <_svfiprintf_r+0x104>
 80048c8:	e00f      	b.n	80048ea <_svfiprintf_r+0xf6>
 80048ca:	462f      	mov	r7, r5
 80048cc:	e7b8      	b.n	8004840 <_svfiprintf_r+0x4c>
 80048ce:	4a40      	ldr	r2, [pc, #256]	; (80049d0 <_svfiprintf_r+0x1dc>)
 80048d0:	1a80      	subs	r0, r0, r2
 80048d2:	fa0b f000 	lsl.w	r0, fp, r0
 80048d6:	4318      	orrs	r0, r3
 80048d8:	9004      	str	r0, [sp, #16]
 80048da:	463d      	mov	r5, r7
 80048dc:	e7d3      	b.n	8004886 <_svfiprintf_r+0x92>
 80048de:	9a03      	ldr	r2, [sp, #12]
 80048e0:	1d11      	adds	r1, r2, #4
 80048e2:	6812      	ldr	r2, [r2, #0]
 80048e4:	9103      	str	r1, [sp, #12]
 80048e6:	2a00      	cmp	r2, #0
 80048e8:	db01      	blt.n	80048ee <_svfiprintf_r+0xfa>
 80048ea:	9207      	str	r2, [sp, #28]
 80048ec:	e004      	b.n	80048f8 <_svfiprintf_r+0x104>
 80048ee:	4252      	negs	r2, r2
 80048f0:	f043 0302 	orr.w	r3, r3, #2
 80048f4:	9207      	str	r2, [sp, #28]
 80048f6:	9304      	str	r3, [sp, #16]
 80048f8:	783b      	ldrb	r3, [r7, #0]
 80048fa:	2b2e      	cmp	r3, #46	; 0x2e
 80048fc:	d10c      	bne.n	8004918 <_svfiprintf_r+0x124>
 80048fe:	787b      	ldrb	r3, [r7, #1]
 8004900:	2b2a      	cmp	r3, #42	; 0x2a
 8004902:	d133      	bne.n	800496c <_svfiprintf_r+0x178>
 8004904:	9b03      	ldr	r3, [sp, #12]
 8004906:	1d1a      	adds	r2, r3, #4
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	9203      	str	r2, [sp, #12]
 800490c:	2b00      	cmp	r3, #0
 800490e:	bfb8      	it	lt
 8004910:	f04f 33ff 	movlt.w	r3, #4294967295
 8004914:	3702      	adds	r7, #2
 8004916:	9305      	str	r3, [sp, #20]
 8004918:	4d2e      	ldr	r5, [pc, #184]	; (80049d4 <_svfiprintf_r+0x1e0>)
 800491a:	7839      	ldrb	r1, [r7, #0]
 800491c:	2203      	movs	r2, #3
 800491e:	4628      	mov	r0, r5
 8004920:	f7fb fc56 	bl	80001d0 <memchr>
 8004924:	b138      	cbz	r0, 8004936 <_svfiprintf_r+0x142>
 8004926:	2340      	movs	r3, #64	; 0x40
 8004928:	1b40      	subs	r0, r0, r5
 800492a:	fa03 f000 	lsl.w	r0, r3, r0
 800492e:	9b04      	ldr	r3, [sp, #16]
 8004930:	4303      	orrs	r3, r0
 8004932:	3701      	adds	r7, #1
 8004934:	9304      	str	r3, [sp, #16]
 8004936:	7839      	ldrb	r1, [r7, #0]
 8004938:	4827      	ldr	r0, [pc, #156]	; (80049d8 <_svfiprintf_r+0x1e4>)
 800493a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800493e:	2206      	movs	r2, #6
 8004940:	1c7e      	adds	r6, r7, #1
 8004942:	f7fb fc45 	bl	80001d0 <memchr>
 8004946:	2800      	cmp	r0, #0
 8004948:	d038      	beq.n	80049bc <_svfiprintf_r+0x1c8>
 800494a:	4b24      	ldr	r3, [pc, #144]	; (80049dc <_svfiprintf_r+0x1e8>)
 800494c:	bb13      	cbnz	r3, 8004994 <_svfiprintf_r+0x1a0>
 800494e:	9b03      	ldr	r3, [sp, #12]
 8004950:	3307      	adds	r3, #7
 8004952:	f023 0307 	bic.w	r3, r3, #7
 8004956:	3308      	adds	r3, #8
 8004958:	9303      	str	r3, [sp, #12]
 800495a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800495c:	444b      	add	r3, r9
 800495e:	9309      	str	r3, [sp, #36]	; 0x24
 8004960:	e76d      	b.n	800483e <_svfiprintf_r+0x4a>
 8004962:	fb05 3202 	mla	r2, r5, r2, r3
 8004966:	2001      	movs	r0, #1
 8004968:	460f      	mov	r7, r1
 800496a:	e7a6      	b.n	80048ba <_svfiprintf_r+0xc6>
 800496c:	2300      	movs	r3, #0
 800496e:	3701      	adds	r7, #1
 8004970:	9305      	str	r3, [sp, #20]
 8004972:	4619      	mov	r1, r3
 8004974:	250a      	movs	r5, #10
 8004976:	4638      	mov	r0, r7
 8004978:	f810 2b01 	ldrb.w	r2, [r0], #1
 800497c:	3a30      	subs	r2, #48	; 0x30
 800497e:	2a09      	cmp	r2, #9
 8004980:	d903      	bls.n	800498a <_svfiprintf_r+0x196>
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0c8      	beq.n	8004918 <_svfiprintf_r+0x124>
 8004986:	9105      	str	r1, [sp, #20]
 8004988:	e7c6      	b.n	8004918 <_svfiprintf_r+0x124>
 800498a:	fb05 2101 	mla	r1, r5, r1, r2
 800498e:	2301      	movs	r3, #1
 8004990:	4607      	mov	r7, r0
 8004992:	e7f0      	b.n	8004976 <_svfiprintf_r+0x182>
 8004994:	ab03      	add	r3, sp, #12
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	4622      	mov	r2, r4
 800499a:	4b11      	ldr	r3, [pc, #68]	; (80049e0 <_svfiprintf_r+0x1ec>)
 800499c:	a904      	add	r1, sp, #16
 800499e:	4640      	mov	r0, r8
 80049a0:	f3af 8000 	nop.w
 80049a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80049a8:	4681      	mov	r9, r0
 80049aa:	d1d6      	bne.n	800495a <_svfiprintf_r+0x166>
 80049ac:	89a3      	ldrh	r3, [r4, #12]
 80049ae:	065b      	lsls	r3, r3, #25
 80049b0:	f53f af35 	bmi.w	800481e <_svfiprintf_r+0x2a>
 80049b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80049b6:	b01d      	add	sp, #116	; 0x74
 80049b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049bc:	ab03      	add	r3, sp, #12
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	4622      	mov	r2, r4
 80049c2:	4b07      	ldr	r3, [pc, #28]	; (80049e0 <_svfiprintf_r+0x1ec>)
 80049c4:	a904      	add	r1, sp, #16
 80049c6:	4640      	mov	r0, r8
 80049c8:	f000 f882 	bl	8004ad0 <_printf_i>
 80049cc:	e7ea      	b.n	80049a4 <_svfiprintf_r+0x1b0>
 80049ce:	bf00      	nop
 80049d0:	08006134 	.word	0x08006134
 80049d4:	0800613a 	.word	0x0800613a
 80049d8:	0800613e 	.word	0x0800613e
 80049dc:	00000000 	.word	0x00000000
 80049e0:	08004741 	.word	0x08004741

080049e4 <_printf_common>:
 80049e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049e8:	4691      	mov	r9, r2
 80049ea:	461f      	mov	r7, r3
 80049ec:	688a      	ldr	r2, [r1, #8]
 80049ee:	690b      	ldr	r3, [r1, #16]
 80049f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049f4:	4293      	cmp	r3, r2
 80049f6:	bfb8      	it	lt
 80049f8:	4613      	movlt	r3, r2
 80049fa:	f8c9 3000 	str.w	r3, [r9]
 80049fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a02:	4606      	mov	r6, r0
 8004a04:	460c      	mov	r4, r1
 8004a06:	b112      	cbz	r2, 8004a0e <_printf_common+0x2a>
 8004a08:	3301      	adds	r3, #1
 8004a0a:	f8c9 3000 	str.w	r3, [r9]
 8004a0e:	6823      	ldr	r3, [r4, #0]
 8004a10:	0699      	lsls	r1, r3, #26
 8004a12:	bf42      	ittt	mi
 8004a14:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004a18:	3302      	addmi	r3, #2
 8004a1a:	f8c9 3000 	strmi.w	r3, [r9]
 8004a1e:	6825      	ldr	r5, [r4, #0]
 8004a20:	f015 0506 	ands.w	r5, r5, #6
 8004a24:	d107      	bne.n	8004a36 <_printf_common+0x52>
 8004a26:	f104 0a19 	add.w	sl, r4, #25
 8004a2a:	68e3      	ldr	r3, [r4, #12]
 8004a2c:	f8d9 2000 	ldr.w	r2, [r9]
 8004a30:	1a9b      	subs	r3, r3, r2
 8004a32:	42ab      	cmp	r3, r5
 8004a34:	dc28      	bgt.n	8004a88 <_printf_common+0xa4>
 8004a36:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004a3a:	6822      	ldr	r2, [r4, #0]
 8004a3c:	3300      	adds	r3, #0
 8004a3e:	bf18      	it	ne
 8004a40:	2301      	movne	r3, #1
 8004a42:	0692      	lsls	r2, r2, #26
 8004a44:	d42d      	bmi.n	8004aa2 <_printf_common+0xbe>
 8004a46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a4a:	4639      	mov	r1, r7
 8004a4c:	4630      	mov	r0, r6
 8004a4e:	47c0      	blx	r8
 8004a50:	3001      	adds	r0, #1
 8004a52:	d020      	beq.n	8004a96 <_printf_common+0xb2>
 8004a54:	6823      	ldr	r3, [r4, #0]
 8004a56:	68e5      	ldr	r5, [r4, #12]
 8004a58:	f8d9 2000 	ldr.w	r2, [r9]
 8004a5c:	f003 0306 	and.w	r3, r3, #6
 8004a60:	2b04      	cmp	r3, #4
 8004a62:	bf08      	it	eq
 8004a64:	1aad      	subeq	r5, r5, r2
 8004a66:	68a3      	ldr	r3, [r4, #8]
 8004a68:	6922      	ldr	r2, [r4, #16]
 8004a6a:	bf0c      	ite	eq
 8004a6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a70:	2500      	movne	r5, #0
 8004a72:	4293      	cmp	r3, r2
 8004a74:	bfc4      	itt	gt
 8004a76:	1a9b      	subgt	r3, r3, r2
 8004a78:	18ed      	addgt	r5, r5, r3
 8004a7a:	f04f 0900 	mov.w	r9, #0
 8004a7e:	341a      	adds	r4, #26
 8004a80:	454d      	cmp	r5, r9
 8004a82:	d11a      	bne.n	8004aba <_printf_common+0xd6>
 8004a84:	2000      	movs	r0, #0
 8004a86:	e008      	b.n	8004a9a <_printf_common+0xb6>
 8004a88:	2301      	movs	r3, #1
 8004a8a:	4652      	mov	r2, sl
 8004a8c:	4639      	mov	r1, r7
 8004a8e:	4630      	mov	r0, r6
 8004a90:	47c0      	blx	r8
 8004a92:	3001      	adds	r0, #1
 8004a94:	d103      	bne.n	8004a9e <_printf_common+0xba>
 8004a96:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a9e:	3501      	adds	r5, #1
 8004aa0:	e7c3      	b.n	8004a2a <_printf_common+0x46>
 8004aa2:	18e1      	adds	r1, r4, r3
 8004aa4:	1c5a      	adds	r2, r3, #1
 8004aa6:	2030      	movs	r0, #48	; 0x30
 8004aa8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004aac:	4422      	add	r2, r4
 8004aae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ab2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ab6:	3302      	adds	r3, #2
 8004ab8:	e7c5      	b.n	8004a46 <_printf_common+0x62>
 8004aba:	2301      	movs	r3, #1
 8004abc:	4622      	mov	r2, r4
 8004abe:	4639      	mov	r1, r7
 8004ac0:	4630      	mov	r0, r6
 8004ac2:	47c0      	blx	r8
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	d0e6      	beq.n	8004a96 <_printf_common+0xb2>
 8004ac8:	f109 0901 	add.w	r9, r9, #1
 8004acc:	e7d8      	b.n	8004a80 <_printf_common+0x9c>
	...

08004ad0 <_printf_i>:
 8004ad0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004ad4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004ad8:	460c      	mov	r4, r1
 8004ada:	7e09      	ldrb	r1, [r1, #24]
 8004adc:	b085      	sub	sp, #20
 8004ade:	296e      	cmp	r1, #110	; 0x6e
 8004ae0:	4617      	mov	r7, r2
 8004ae2:	4606      	mov	r6, r0
 8004ae4:	4698      	mov	r8, r3
 8004ae6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004ae8:	f000 80b3 	beq.w	8004c52 <_printf_i+0x182>
 8004aec:	d822      	bhi.n	8004b34 <_printf_i+0x64>
 8004aee:	2963      	cmp	r1, #99	; 0x63
 8004af0:	d036      	beq.n	8004b60 <_printf_i+0x90>
 8004af2:	d80a      	bhi.n	8004b0a <_printf_i+0x3a>
 8004af4:	2900      	cmp	r1, #0
 8004af6:	f000 80b9 	beq.w	8004c6c <_printf_i+0x19c>
 8004afa:	2958      	cmp	r1, #88	; 0x58
 8004afc:	f000 8083 	beq.w	8004c06 <_printf_i+0x136>
 8004b00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b04:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004b08:	e032      	b.n	8004b70 <_printf_i+0xa0>
 8004b0a:	2964      	cmp	r1, #100	; 0x64
 8004b0c:	d001      	beq.n	8004b12 <_printf_i+0x42>
 8004b0e:	2969      	cmp	r1, #105	; 0x69
 8004b10:	d1f6      	bne.n	8004b00 <_printf_i+0x30>
 8004b12:	6820      	ldr	r0, [r4, #0]
 8004b14:	6813      	ldr	r3, [r2, #0]
 8004b16:	0605      	lsls	r5, r0, #24
 8004b18:	f103 0104 	add.w	r1, r3, #4
 8004b1c:	d52a      	bpl.n	8004b74 <_printf_i+0xa4>
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	6011      	str	r1, [r2, #0]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	da03      	bge.n	8004b2e <_printf_i+0x5e>
 8004b26:	222d      	movs	r2, #45	; 0x2d
 8004b28:	425b      	negs	r3, r3
 8004b2a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004b2e:	486f      	ldr	r0, [pc, #444]	; (8004cec <_printf_i+0x21c>)
 8004b30:	220a      	movs	r2, #10
 8004b32:	e039      	b.n	8004ba8 <_printf_i+0xd8>
 8004b34:	2973      	cmp	r1, #115	; 0x73
 8004b36:	f000 809d 	beq.w	8004c74 <_printf_i+0x1a4>
 8004b3a:	d808      	bhi.n	8004b4e <_printf_i+0x7e>
 8004b3c:	296f      	cmp	r1, #111	; 0x6f
 8004b3e:	d020      	beq.n	8004b82 <_printf_i+0xb2>
 8004b40:	2970      	cmp	r1, #112	; 0x70
 8004b42:	d1dd      	bne.n	8004b00 <_printf_i+0x30>
 8004b44:	6823      	ldr	r3, [r4, #0]
 8004b46:	f043 0320 	orr.w	r3, r3, #32
 8004b4a:	6023      	str	r3, [r4, #0]
 8004b4c:	e003      	b.n	8004b56 <_printf_i+0x86>
 8004b4e:	2975      	cmp	r1, #117	; 0x75
 8004b50:	d017      	beq.n	8004b82 <_printf_i+0xb2>
 8004b52:	2978      	cmp	r1, #120	; 0x78
 8004b54:	d1d4      	bne.n	8004b00 <_printf_i+0x30>
 8004b56:	2378      	movs	r3, #120	; 0x78
 8004b58:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b5c:	4864      	ldr	r0, [pc, #400]	; (8004cf0 <_printf_i+0x220>)
 8004b5e:	e055      	b.n	8004c0c <_printf_i+0x13c>
 8004b60:	6813      	ldr	r3, [r2, #0]
 8004b62:	1d19      	adds	r1, r3, #4
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	6011      	str	r1, [r2, #0]
 8004b68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b70:	2301      	movs	r3, #1
 8004b72:	e08c      	b.n	8004c8e <_printf_i+0x1be>
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6011      	str	r1, [r2, #0]
 8004b78:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b7c:	bf18      	it	ne
 8004b7e:	b21b      	sxthne	r3, r3
 8004b80:	e7cf      	b.n	8004b22 <_printf_i+0x52>
 8004b82:	6813      	ldr	r3, [r2, #0]
 8004b84:	6825      	ldr	r5, [r4, #0]
 8004b86:	1d18      	adds	r0, r3, #4
 8004b88:	6010      	str	r0, [r2, #0]
 8004b8a:	0628      	lsls	r0, r5, #24
 8004b8c:	d501      	bpl.n	8004b92 <_printf_i+0xc2>
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	e002      	b.n	8004b98 <_printf_i+0xc8>
 8004b92:	0668      	lsls	r0, r5, #25
 8004b94:	d5fb      	bpl.n	8004b8e <_printf_i+0xbe>
 8004b96:	881b      	ldrh	r3, [r3, #0]
 8004b98:	4854      	ldr	r0, [pc, #336]	; (8004cec <_printf_i+0x21c>)
 8004b9a:	296f      	cmp	r1, #111	; 0x6f
 8004b9c:	bf14      	ite	ne
 8004b9e:	220a      	movne	r2, #10
 8004ba0:	2208      	moveq	r2, #8
 8004ba2:	2100      	movs	r1, #0
 8004ba4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ba8:	6865      	ldr	r5, [r4, #4]
 8004baa:	60a5      	str	r5, [r4, #8]
 8004bac:	2d00      	cmp	r5, #0
 8004bae:	f2c0 8095 	blt.w	8004cdc <_printf_i+0x20c>
 8004bb2:	6821      	ldr	r1, [r4, #0]
 8004bb4:	f021 0104 	bic.w	r1, r1, #4
 8004bb8:	6021      	str	r1, [r4, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d13d      	bne.n	8004c3a <_printf_i+0x16a>
 8004bbe:	2d00      	cmp	r5, #0
 8004bc0:	f040 808e 	bne.w	8004ce0 <_printf_i+0x210>
 8004bc4:	4665      	mov	r5, ip
 8004bc6:	2a08      	cmp	r2, #8
 8004bc8:	d10b      	bne.n	8004be2 <_printf_i+0x112>
 8004bca:	6823      	ldr	r3, [r4, #0]
 8004bcc:	07db      	lsls	r3, r3, #31
 8004bce:	d508      	bpl.n	8004be2 <_printf_i+0x112>
 8004bd0:	6923      	ldr	r3, [r4, #16]
 8004bd2:	6862      	ldr	r2, [r4, #4]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	bfde      	ittt	le
 8004bd8:	2330      	movle	r3, #48	; 0x30
 8004bda:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bde:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004be2:	ebac 0305 	sub.w	r3, ip, r5
 8004be6:	6123      	str	r3, [r4, #16]
 8004be8:	f8cd 8000 	str.w	r8, [sp]
 8004bec:	463b      	mov	r3, r7
 8004bee:	aa03      	add	r2, sp, #12
 8004bf0:	4621      	mov	r1, r4
 8004bf2:	4630      	mov	r0, r6
 8004bf4:	f7ff fef6 	bl	80049e4 <_printf_common>
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	d14d      	bne.n	8004c98 <_printf_i+0x1c8>
 8004bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8004c00:	b005      	add	sp, #20
 8004c02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c06:	4839      	ldr	r0, [pc, #228]	; (8004cec <_printf_i+0x21c>)
 8004c08:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004c0c:	6813      	ldr	r3, [r2, #0]
 8004c0e:	6821      	ldr	r1, [r4, #0]
 8004c10:	1d1d      	adds	r5, r3, #4
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6015      	str	r5, [r2, #0]
 8004c16:	060a      	lsls	r2, r1, #24
 8004c18:	d50b      	bpl.n	8004c32 <_printf_i+0x162>
 8004c1a:	07ca      	lsls	r2, r1, #31
 8004c1c:	bf44      	itt	mi
 8004c1e:	f041 0120 	orrmi.w	r1, r1, #32
 8004c22:	6021      	strmi	r1, [r4, #0]
 8004c24:	b91b      	cbnz	r3, 8004c2e <_printf_i+0x15e>
 8004c26:	6822      	ldr	r2, [r4, #0]
 8004c28:	f022 0220 	bic.w	r2, r2, #32
 8004c2c:	6022      	str	r2, [r4, #0]
 8004c2e:	2210      	movs	r2, #16
 8004c30:	e7b7      	b.n	8004ba2 <_printf_i+0xd2>
 8004c32:	064d      	lsls	r5, r1, #25
 8004c34:	bf48      	it	mi
 8004c36:	b29b      	uxthmi	r3, r3
 8004c38:	e7ef      	b.n	8004c1a <_printf_i+0x14a>
 8004c3a:	4665      	mov	r5, ip
 8004c3c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004c40:	fb02 3311 	mls	r3, r2, r1, r3
 8004c44:	5cc3      	ldrb	r3, [r0, r3]
 8004c46:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	2900      	cmp	r1, #0
 8004c4e:	d1f5      	bne.n	8004c3c <_printf_i+0x16c>
 8004c50:	e7b9      	b.n	8004bc6 <_printf_i+0xf6>
 8004c52:	6813      	ldr	r3, [r2, #0]
 8004c54:	6825      	ldr	r5, [r4, #0]
 8004c56:	6961      	ldr	r1, [r4, #20]
 8004c58:	1d18      	adds	r0, r3, #4
 8004c5a:	6010      	str	r0, [r2, #0]
 8004c5c:	0628      	lsls	r0, r5, #24
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	d501      	bpl.n	8004c66 <_printf_i+0x196>
 8004c62:	6019      	str	r1, [r3, #0]
 8004c64:	e002      	b.n	8004c6c <_printf_i+0x19c>
 8004c66:	066a      	lsls	r2, r5, #25
 8004c68:	d5fb      	bpl.n	8004c62 <_printf_i+0x192>
 8004c6a:	8019      	strh	r1, [r3, #0]
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	6123      	str	r3, [r4, #16]
 8004c70:	4665      	mov	r5, ip
 8004c72:	e7b9      	b.n	8004be8 <_printf_i+0x118>
 8004c74:	6813      	ldr	r3, [r2, #0]
 8004c76:	1d19      	adds	r1, r3, #4
 8004c78:	6011      	str	r1, [r2, #0]
 8004c7a:	681d      	ldr	r5, [r3, #0]
 8004c7c:	6862      	ldr	r2, [r4, #4]
 8004c7e:	2100      	movs	r1, #0
 8004c80:	4628      	mov	r0, r5
 8004c82:	f7fb faa5 	bl	80001d0 <memchr>
 8004c86:	b108      	cbz	r0, 8004c8c <_printf_i+0x1bc>
 8004c88:	1b40      	subs	r0, r0, r5
 8004c8a:	6060      	str	r0, [r4, #4]
 8004c8c:	6863      	ldr	r3, [r4, #4]
 8004c8e:	6123      	str	r3, [r4, #16]
 8004c90:	2300      	movs	r3, #0
 8004c92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c96:	e7a7      	b.n	8004be8 <_printf_i+0x118>
 8004c98:	6923      	ldr	r3, [r4, #16]
 8004c9a:	462a      	mov	r2, r5
 8004c9c:	4639      	mov	r1, r7
 8004c9e:	4630      	mov	r0, r6
 8004ca0:	47c0      	blx	r8
 8004ca2:	3001      	adds	r0, #1
 8004ca4:	d0aa      	beq.n	8004bfc <_printf_i+0x12c>
 8004ca6:	6823      	ldr	r3, [r4, #0]
 8004ca8:	079b      	lsls	r3, r3, #30
 8004caa:	d413      	bmi.n	8004cd4 <_printf_i+0x204>
 8004cac:	68e0      	ldr	r0, [r4, #12]
 8004cae:	9b03      	ldr	r3, [sp, #12]
 8004cb0:	4298      	cmp	r0, r3
 8004cb2:	bfb8      	it	lt
 8004cb4:	4618      	movlt	r0, r3
 8004cb6:	e7a3      	b.n	8004c00 <_printf_i+0x130>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	464a      	mov	r2, r9
 8004cbc:	4639      	mov	r1, r7
 8004cbe:	4630      	mov	r0, r6
 8004cc0:	47c0      	blx	r8
 8004cc2:	3001      	adds	r0, #1
 8004cc4:	d09a      	beq.n	8004bfc <_printf_i+0x12c>
 8004cc6:	3501      	adds	r5, #1
 8004cc8:	68e3      	ldr	r3, [r4, #12]
 8004cca:	9a03      	ldr	r2, [sp, #12]
 8004ccc:	1a9b      	subs	r3, r3, r2
 8004cce:	42ab      	cmp	r3, r5
 8004cd0:	dcf2      	bgt.n	8004cb8 <_printf_i+0x1e8>
 8004cd2:	e7eb      	b.n	8004cac <_printf_i+0x1dc>
 8004cd4:	2500      	movs	r5, #0
 8004cd6:	f104 0919 	add.w	r9, r4, #25
 8004cda:	e7f5      	b.n	8004cc8 <_printf_i+0x1f8>
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1ac      	bne.n	8004c3a <_printf_i+0x16a>
 8004ce0:	7803      	ldrb	r3, [r0, #0]
 8004ce2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ce6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cea:	e76c      	b.n	8004bc6 <_printf_i+0xf6>
 8004cec:	08006145 	.word	0x08006145
 8004cf0:	08006156 	.word	0x08006156

08004cf4 <memcpy>:
 8004cf4:	b510      	push	{r4, lr}
 8004cf6:	1e43      	subs	r3, r0, #1
 8004cf8:	440a      	add	r2, r1
 8004cfa:	4291      	cmp	r1, r2
 8004cfc:	d100      	bne.n	8004d00 <memcpy+0xc>
 8004cfe:	bd10      	pop	{r4, pc}
 8004d00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d08:	e7f7      	b.n	8004cfa <memcpy+0x6>

08004d0a <memmove>:
 8004d0a:	4288      	cmp	r0, r1
 8004d0c:	b510      	push	{r4, lr}
 8004d0e:	eb01 0302 	add.w	r3, r1, r2
 8004d12:	d807      	bhi.n	8004d24 <memmove+0x1a>
 8004d14:	1e42      	subs	r2, r0, #1
 8004d16:	4299      	cmp	r1, r3
 8004d18:	d00a      	beq.n	8004d30 <memmove+0x26>
 8004d1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d1e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004d22:	e7f8      	b.n	8004d16 <memmove+0xc>
 8004d24:	4283      	cmp	r3, r0
 8004d26:	d9f5      	bls.n	8004d14 <memmove+0xa>
 8004d28:	1881      	adds	r1, r0, r2
 8004d2a:	1ad2      	subs	r2, r2, r3
 8004d2c:	42d3      	cmn	r3, r2
 8004d2e:	d100      	bne.n	8004d32 <memmove+0x28>
 8004d30:	bd10      	pop	{r4, pc}
 8004d32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d36:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004d3a:	e7f7      	b.n	8004d2c <memmove+0x22>

08004d3c <_realloc_r>:
 8004d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d3e:	4607      	mov	r7, r0
 8004d40:	4614      	mov	r4, r2
 8004d42:	460e      	mov	r6, r1
 8004d44:	b921      	cbnz	r1, 8004d50 <_realloc_r+0x14>
 8004d46:	4611      	mov	r1, r2
 8004d48:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004d4c:	f7ff bc6c 	b.w	8004628 <_malloc_r>
 8004d50:	b922      	cbnz	r2, 8004d5c <_realloc_r+0x20>
 8004d52:	f7ff fc1b 	bl	800458c <_free_r>
 8004d56:	4625      	mov	r5, r4
 8004d58:	4628      	mov	r0, r5
 8004d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d5c:	f000 f814 	bl	8004d88 <_malloc_usable_size_r>
 8004d60:	42a0      	cmp	r0, r4
 8004d62:	d20f      	bcs.n	8004d84 <_realloc_r+0x48>
 8004d64:	4621      	mov	r1, r4
 8004d66:	4638      	mov	r0, r7
 8004d68:	f7ff fc5e 	bl	8004628 <_malloc_r>
 8004d6c:	4605      	mov	r5, r0
 8004d6e:	2800      	cmp	r0, #0
 8004d70:	d0f2      	beq.n	8004d58 <_realloc_r+0x1c>
 8004d72:	4631      	mov	r1, r6
 8004d74:	4622      	mov	r2, r4
 8004d76:	f7ff ffbd 	bl	8004cf4 <memcpy>
 8004d7a:	4631      	mov	r1, r6
 8004d7c:	4638      	mov	r0, r7
 8004d7e:	f7ff fc05 	bl	800458c <_free_r>
 8004d82:	e7e9      	b.n	8004d58 <_realloc_r+0x1c>
 8004d84:	4635      	mov	r5, r6
 8004d86:	e7e7      	b.n	8004d58 <_realloc_r+0x1c>

08004d88 <_malloc_usable_size_r>:
 8004d88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d8c:	1f18      	subs	r0, r3, #4
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	bfbc      	itt	lt
 8004d92:	580b      	ldrlt	r3, [r1, r0]
 8004d94:	18c0      	addlt	r0, r0, r3
 8004d96:	4770      	bx	lr

08004d98 <cos>:
 8004d98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004d9a:	ec51 0b10 	vmov	r0, r1, d0
 8004d9e:	4a1e      	ldr	r2, [pc, #120]	; (8004e18 <cos+0x80>)
 8004da0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004da4:	4293      	cmp	r3, r2
 8004da6:	dc06      	bgt.n	8004db6 <cos+0x1e>
 8004da8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8004e10 <cos+0x78>
 8004dac:	f000 fb80 	bl	80054b0 <__kernel_cos>
 8004db0:	ec51 0b10 	vmov	r0, r1, d0
 8004db4:	e007      	b.n	8004dc6 <cos+0x2e>
 8004db6:	4a19      	ldr	r2, [pc, #100]	; (8004e1c <cos+0x84>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	dd09      	ble.n	8004dd0 <cos+0x38>
 8004dbc:	ee10 2a10 	vmov	r2, s0
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	f7fb fa59 	bl	8000278 <__aeabi_dsub>
 8004dc6:	ec41 0b10 	vmov	d0, r0, r1
 8004dca:	b005      	add	sp, #20
 8004dcc:	f85d fb04 	ldr.w	pc, [sp], #4
 8004dd0:	4668      	mov	r0, sp
 8004dd2:	f000 f8c9 	bl	8004f68 <__ieee754_rem_pio2>
 8004dd6:	f000 0003 	and.w	r0, r0, #3
 8004dda:	2801      	cmp	r0, #1
 8004ddc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004de0:	ed9d 0b00 	vldr	d0, [sp]
 8004de4:	d007      	beq.n	8004df6 <cos+0x5e>
 8004de6:	2802      	cmp	r0, #2
 8004de8:	d00e      	beq.n	8004e08 <cos+0x70>
 8004dea:	2800      	cmp	r0, #0
 8004dec:	d0de      	beq.n	8004dac <cos+0x14>
 8004dee:	2001      	movs	r0, #1
 8004df0:	f000 ff66 	bl	8005cc0 <__kernel_sin>
 8004df4:	e7dc      	b.n	8004db0 <cos+0x18>
 8004df6:	f000 ff63 	bl	8005cc0 <__kernel_sin>
 8004dfa:	ec53 2b10 	vmov	r2, r3, d0
 8004dfe:	ee10 0a10 	vmov	r0, s0
 8004e02:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004e06:	e7de      	b.n	8004dc6 <cos+0x2e>
 8004e08:	f000 fb52 	bl	80054b0 <__kernel_cos>
 8004e0c:	e7f5      	b.n	8004dfa <cos+0x62>
 8004e0e:	bf00      	nop
	...
 8004e18:	3fe921fb 	.word	0x3fe921fb
 8004e1c:	7fefffff 	.word	0x7fefffff

08004e20 <sin>:
 8004e20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004e22:	ec51 0b10 	vmov	r0, r1, d0
 8004e26:	4a20      	ldr	r2, [pc, #128]	; (8004ea8 <sin+0x88>)
 8004e28:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	dc07      	bgt.n	8004e40 <sin+0x20>
 8004e30:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8004ea0 <sin+0x80>
 8004e34:	2000      	movs	r0, #0
 8004e36:	f000 ff43 	bl	8005cc0 <__kernel_sin>
 8004e3a:	ec51 0b10 	vmov	r0, r1, d0
 8004e3e:	e007      	b.n	8004e50 <sin+0x30>
 8004e40:	4a1a      	ldr	r2, [pc, #104]	; (8004eac <sin+0x8c>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	dd09      	ble.n	8004e5a <sin+0x3a>
 8004e46:	ee10 2a10 	vmov	r2, s0
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	f7fb fa14 	bl	8000278 <__aeabi_dsub>
 8004e50:	ec41 0b10 	vmov	d0, r0, r1
 8004e54:	b005      	add	sp, #20
 8004e56:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e5a:	4668      	mov	r0, sp
 8004e5c:	f000 f884 	bl	8004f68 <__ieee754_rem_pio2>
 8004e60:	f000 0003 	and.w	r0, r0, #3
 8004e64:	2801      	cmp	r0, #1
 8004e66:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004e6a:	ed9d 0b00 	vldr	d0, [sp]
 8004e6e:	d004      	beq.n	8004e7a <sin+0x5a>
 8004e70:	2802      	cmp	r0, #2
 8004e72:	d005      	beq.n	8004e80 <sin+0x60>
 8004e74:	b970      	cbnz	r0, 8004e94 <sin+0x74>
 8004e76:	2001      	movs	r0, #1
 8004e78:	e7dd      	b.n	8004e36 <sin+0x16>
 8004e7a:	f000 fb19 	bl	80054b0 <__kernel_cos>
 8004e7e:	e7dc      	b.n	8004e3a <sin+0x1a>
 8004e80:	2001      	movs	r0, #1
 8004e82:	f000 ff1d 	bl	8005cc0 <__kernel_sin>
 8004e86:	ec53 2b10 	vmov	r2, r3, d0
 8004e8a:	ee10 0a10 	vmov	r0, s0
 8004e8e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004e92:	e7dd      	b.n	8004e50 <sin+0x30>
 8004e94:	f000 fb0c 	bl	80054b0 <__kernel_cos>
 8004e98:	e7f5      	b.n	8004e86 <sin+0x66>
 8004e9a:	bf00      	nop
 8004e9c:	f3af 8000 	nop.w
	...
 8004ea8:	3fe921fb 	.word	0x3fe921fb
 8004eac:	7fefffff 	.word	0x7fefffff

08004eb0 <sqrt>:
 8004eb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004eb4:	ed2d 8b02 	vpush	{d8}
 8004eb8:	b08b      	sub	sp, #44	; 0x2c
 8004eba:	ec55 4b10 	vmov	r4, r5, d0
 8004ebe:	f000 fa45 	bl	800534c <__ieee754_sqrt>
 8004ec2:	4b26      	ldr	r3, [pc, #152]	; (8004f5c <sqrt+0xac>)
 8004ec4:	eeb0 8a40 	vmov.f32	s16, s0
 8004ec8:	eef0 8a60 	vmov.f32	s17, s1
 8004ecc:	f993 6000 	ldrsb.w	r6, [r3]
 8004ed0:	1c73      	adds	r3, r6, #1
 8004ed2:	d02a      	beq.n	8004f2a <sqrt+0x7a>
 8004ed4:	4622      	mov	r2, r4
 8004ed6:	462b      	mov	r3, r5
 8004ed8:	4620      	mov	r0, r4
 8004eda:	4629      	mov	r1, r5
 8004edc:	f7fb fe1e 	bl	8000b1c <__aeabi_dcmpun>
 8004ee0:	4607      	mov	r7, r0
 8004ee2:	bb10      	cbnz	r0, 8004f2a <sqrt+0x7a>
 8004ee4:	f04f 0800 	mov.w	r8, #0
 8004ee8:	f04f 0900 	mov.w	r9, #0
 8004eec:	4642      	mov	r2, r8
 8004eee:	464b      	mov	r3, r9
 8004ef0:	4620      	mov	r0, r4
 8004ef2:	4629      	mov	r1, r5
 8004ef4:	f7fb fdea 	bl	8000acc <__aeabi_dcmplt>
 8004ef8:	b1b8      	cbz	r0, 8004f2a <sqrt+0x7a>
 8004efa:	2301      	movs	r3, #1
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	4b18      	ldr	r3, [pc, #96]	; (8004f60 <sqrt+0xb0>)
 8004f00:	9301      	str	r3, [sp, #4]
 8004f02:	9708      	str	r7, [sp, #32]
 8004f04:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004f08:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004f0c:	b9b6      	cbnz	r6, 8004f3c <sqrt+0x8c>
 8004f0e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004f12:	4668      	mov	r0, sp
 8004f14:	f001 f81c 	bl	8005f50 <matherr>
 8004f18:	b1d0      	cbz	r0, 8004f50 <sqrt+0xa0>
 8004f1a:	9b08      	ldr	r3, [sp, #32]
 8004f1c:	b11b      	cbz	r3, 8004f26 <sqrt+0x76>
 8004f1e:	f7ff fadf 	bl	80044e0 <__errno>
 8004f22:	9b08      	ldr	r3, [sp, #32]
 8004f24:	6003      	str	r3, [r0, #0]
 8004f26:	ed9d 8b06 	vldr	d8, [sp, #24]
 8004f2a:	eeb0 0a48 	vmov.f32	s0, s16
 8004f2e:	eef0 0a68 	vmov.f32	s1, s17
 8004f32:	b00b      	add	sp, #44	; 0x2c
 8004f34:	ecbd 8b02 	vpop	{d8}
 8004f38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f3c:	4642      	mov	r2, r8
 8004f3e:	464b      	mov	r3, r9
 8004f40:	4640      	mov	r0, r8
 8004f42:	4649      	mov	r1, r9
 8004f44:	f7fb fc7a 	bl	800083c <__aeabi_ddiv>
 8004f48:	2e02      	cmp	r6, #2
 8004f4a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004f4e:	d1e0      	bne.n	8004f12 <sqrt+0x62>
 8004f50:	f7ff fac6 	bl	80044e0 <__errno>
 8004f54:	2321      	movs	r3, #33	; 0x21
 8004f56:	6003      	str	r3, [r0, #0]
 8004f58:	e7df      	b.n	8004f1a <sqrt+0x6a>
 8004f5a:	bf00      	nop
 8004f5c:	20000070 	.word	0x20000070
 8004f60:	08006167 	.word	0x08006167
 8004f64:	00000000 	.word	0x00000000

08004f68 <__ieee754_rem_pio2>:
 8004f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f6c:	ec57 6b10 	vmov	r6, r7, d0
 8004f70:	4bc3      	ldr	r3, [pc, #780]	; (8005280 <__ieee754_rem_pio2+0x318>)
 8004f72:	b08d      	sub	sp, #52	; 0x34
 8004f74:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8004f78:	4598      	cmp	r8, r3
 8004f7a:	4604      	mov	r4, r0
 8004f7c:	9704      	str	r7, [sp, #16]
 8004f7e:	dc07      	bgt.n	8004f90 <__ieee754_rem_pio2+0x28>
 8004f80:	2200      	movs	r2, #0
 8004f82:	2300      	movs	r3, #0
 8004f84:	ed84 0b00 	vstr	d0, [r4]
 8004f88:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004f8c:	2500      	movs	r5, #0
 8004f8e:	e027      	b.n	8004fe0 <__ieee754_rem_pio2+0x78>
 8004f90:	4bbc      	ldr	r3, [pc, #752]	; (8005284 <__ieee754_rem_pio2+0x31c>)
 8004f92:	4598      	cmp	r8, r3
 8004f94:	dc75      	bgt.n	8005082 <__ieee754_rem_pio2+0x11a>
 8004f96:	9b04      	ldr	r3, [sp, #16]
 8004f98:	4dbb      	ldr	r5, [pc, #748]	; (8005288 <__ieee754_rem_pio2+0x320>)
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	ee10 0a10 	vmov	r0, s0
 8004fa0:	a3a9      	add	r3, pc, #676	; (adr r3, 8005248 <__ieee754_rem_pio2+0x2e0>)
 8004fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa6:	4639      	mov	r1, r7
 8004fa8:	dd36      	ble.n	8005018 <__ieee754_rem_pio2+0xb0>
 8004faa:	f7fb f965 	bl	8000278 <__aeabi_dsub>
 8004fae:	45a8      	cmp	r8, r5
 8004fb0:	4606      	mov	r6, r0
 8004fb2:	460f      	mov	r7, r1
 8004fb4:	d018      	beq.n	8004fe8 <__ieee754_rem_pio2+0x80>
 8004fb6:	a3a6      	add	r3, pc, #664	; (adr r3, 8005250 <__ieee754_rem_pio2+0x2e8>)
 8004fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbc:	f7fb f95c 	bl	8000278 <__aeabi_dsub>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	e9c4 2300 	strd	r2, r3, [r4]
 8004fc8:	4630      	mov	r0, r6
 8004fca:	4639      	mov	r1, r7
 8004fcc:	f7fb f954 	bl	8000278 <__aeabi_dsub>
 8004fd0:	a39f      	add	r3, pc, #636	; (adr r3, 8005250 <__ieee754_rem_pio2+0x2e8>)
 8004fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd6:	f7fb f94f 	bl	8000278 <__aeabi_dsub>
 8004fda:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004fde:	2501      	movs	r5, #1
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	b00d      	add	sp, #52	; 0x34
 8004fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fe8:	a39b      	add	r3, pc, #620	; (adr r3, 8005258 <__ieee754_rem_pio2+0x2f0>)
 8004fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fee:	f7fb f943 	bl	8000278 <__aeabi_dsub>
 8004ff2:	a39b      	add	r3, pc, #620	; (adr r3, 8005260 <__ieee754_rem_pio2+0x2f8>)
 8004ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff8:	4606      	mov	r6, r0
 8004ffa:	460f      	mov	r7, r1
 8004ffc:	f7fb f93c 	bl	8000278 <__aeabi_dsub>
 8005000:	4602      	mov	r2, r0
 8005002:	460b      	mov	r3, r1
 8005004:	e9c4 2300 	strd	r2, r3, [r4]
 8005008:	4630      	mov	r0, r6
 800500a:	4639      	mov	r1, r7
 800500c:	f7fb f934 	bl	8000278 <__aeabi_dsub>
 8005010:	a393      	add	r3, pc, #588	; (adr r3, 8005260 <__ieee754_rem_pio2+0x2f8>)
 8005012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005016:	e7de      	b.n	8004fd6 <__ieee754_rem_pio2+0x6e>
 8005018:	f7fb f930 	bl	800027c <__adddf3>
 800501c:	45a8      	cmp	r8, r5
 800501e:	4606      	mov	r6, r0
 8005020:	460f      	mov	r7, r1
 8005022:	d016      	beq.n	8005052 <__ieee754_rem_pio2+0xea>
 8005024:	a38a      	add	r3, pc, #552	; (adr r3, 8005250 <__ieee754_rem_pio2+0x2e8>)
 8005026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502a:	f7fb f927 	bl	800027c <__adddf3>
 800502e:	4602      	mov	r2, r0
 8005030:	460b      	mov	r3, r1
 8005032:	e9c4 2300 	strd	r2, r3, [r4]
 8005036:	4630      	mov	r0, r6
 8005038:	4639      	mov	r1, r7
 800503a:	f7fb f91d 	bl	8000278 <__aeabi_dsub>
 800503e:	a384      	add	r3, pc, #528	; (adr r3, 8005250 <__ieee754_rem_pio2+0x2e8>)
 8005040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005044:	f7fb f91a 	bl	800027c <__adddf3>
 8005048:	f04f 35ff 	mov.w	r5, #4294967295
 800504c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005050:	e7c6      	b.n	8004fe0 <__ieee754_rem_pio2+0x78>
 8005052:	a381      	add	r3, pc, #516	; (adr r3, 8005258 <__ieee754_rem_pio2+0x2f0>)
 8005054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005058:	f7fb f910 	bl	800027c <__adddf3>
 800505c:	a380      	add	r3, pc, #512	; (adr r3, 8005260 <__ieee754_rem_pio2+0x2f8>)
 800505e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005062:	4606      	mov	r6, r0
 8005064:	460f      	mov	r7, r1
 8005066:	f7fb f909 	bl	800027c <__adddf3>
 800506a:	4602      	mov	r2, r0
 800506c:	460b      	mov	r3, r1
 800506e:	e9c4 2300 	strd	r2, r3, [r4]
 8005072:	4630      	mov	r0, r6
 8005074:	4639      	mov	r1, r7
 8005076:	f7fb f8ff 	bl	8000278 <__aeabi_dsub>
 800507a:	a379      	add	r3, pc, #484	; (adr r3, 8005260 <__ieee754_rem_pio2+0x2f8>)
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	e7e0      	b.n	8005044 <__ieee754_rem_pio2+0xdc>
 8005082:	4b82      	ldr	r3, [pc, #520]	; (800528c <__ieee754_rem_pio2+0x324>)
 8005084:	4598      	cmp	r8, r3
 8005086:	f300 80d0 	bgt.w	800522a <__ieee754_rem_pio2+0x2c2>
 800508a:	f000 fed3 	bl	8005e34 <fabs>
 800508e:	ec57 6b10 	vmov	r6, r7, d0
 8005092:	ee10 0a10 	vmov	r0, s0
 8005096:	a374      	add	r3, pc, #464	; (adr r3, 8005268 <__ieee754_rem_pio2+0x300>)
 8005098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509c:	4639      	mov	r1, r7
 800509e:	f7fb faa3 	bl	80005e8 <__aeabi_dmul>
 80050a2:	2200      	movs	r2, #0
 80050a4:	4b7a      	ldr	r3, [pc, #488]	; (8005290 <__ieee754_rem_pio2+0x328>)
 80050a6:	f7fb f8e9 	bl	800027c <__adddf3>
 80050aa:	f7fb fd4d 	bl	8000b48 <__aeabi_d2iz>
 80050ae:	4605      	mov	r5, r0
 80050b0:	f7fb fa30 	bl	8000514 <__aeabi_i2d>
 80050b4:	a364      	add	r3, pc, #400	; (adr r3, 8005248 <__ieee754_rem_pio2+0x2e0>)
 80050b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050be:	f7fb fa93 	bl	80005e8 <__aeabi_dmul>
 80050c2:	4602      	mov	r2, r0
 80050c4:	460b      	mov	r3, r1
 80050c6:	4630      	mov	r0, r6
 80050c8:	4639      	mov	r1, r7
 80050ca:	f7fb f8d5 	bl	8000278 <__aeabi_dsub>
 80050ce:	a360      	add	r3, pc, #384	; (adr r3, 8005250 <__ieee754_rem_pio2+0x2e8>)
 80050d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d4:	4682      	mov	sl, r0
 80050d6:	468b      	mov	fp, r1
 80050d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050dc:	f7fb fa84 	bl	80005e8 <__aeabi_dmul>
 80050e0:	2d1f      	cmp	r5, #31
 80050e2:	4606      	mov	r6, r0
 80050e4:	460f      	mov	r7, r1
 80050e6:	dc0c      	bgt.n	8005102 <__ieee754_rem_pio2+0x19a>
 80050e8:	1e6a      	subs	r2, r5, #1
 80050ea:	4b6a      	ldr	r3, [pc, #424]	; (8005294 <__ieee754_rem_pio2+0x32c>)
 80050ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050f0:	4543      	cmp	r3, r8
 80050f2:	d006      	beq.n	8005102 <__ieee754_rem_pio2+0x19a>
 80050f4:	4632      	mov	r2, r6
 80050f6:	463b      	mov	r3, r7
 80050f8:	4650      	mov	r0, sl
 80050fa:	4659      	mov	r1, fp
 80050fc:	f7fb f8bc 	bl	8000278 <__aeabi_dsub>
 8005100:	e00e      	b.n	8005120 <__ieee754_rem_pio2+0x1b8>
 8005102:	4632      	mov	r2, r6
 8005104:	463b      	mov	r3, r7
 8005106:	4650      	mov	r0, sl
 8005108:	4659      	mov	r1, fp
 800510a:	f7fb f8b5 	bl	8000278 <__aeabi_dsub>
 800510e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005112:	9305      	str	r3, [sp, #20]
 8005114:	9a05      	ldr	r2, [sp, #20]
 8005116:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	2b10      	cmp	r3, #16
 800511e:	dc02      	bgt.n	8005126 <__ieee754_rem_pio2+0x1be>
 8005120:	e9c4 0100 	strd	r0, r1, [r4]
 8005124:	e039      	b.n	800519a <__ieee754_rem_pio2+0x232>
 8005126:	a34c      	add	r3, pc, #304	; (adr r3, 8005258 <__ieee754_rem_pio2+0x2f0>)
 8005128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005130:	f7fb fa5a 	bl	80005e8 <__aeabi_dmul>
 8005134:	4606      	mov	r6, r0
 8005136:	460f      	mov	r7, r1
 8005138:	4602      	mov	r2, r0
 800513a:	460b      	mov	r3, r1
 800513c:	4650      	mov	r0, sl
 800513e:	4659      	mov	r1, fp
 8005140:	f7fb f89a 	bl	8000278 <__aeabi_dsub>
 8005144:	4602      	mov	r2, r0
 8005146:	460b      	mov	r3, r1
 8005148:	4680      	mov	r8, r0
 800514a:	4689      	mov	r9, r1
 800514c:	4650      	mov	r0, sl
 800514e:	4659      	mov	r1, fp
 8005150:	f7fb f892 	bl	8000278 <__aeabi_dsub>
 8005154:	4632      	mov	r2, r6
 8005156:	463b      	mov	r3, r7
 8005158:	f7fb f88e 	bl	8000278 <__aeabi_dsub>
 800515c:	a340      	add	r3, pc, #256	; (adr r3, 8005260 <__ieee754_rem_pio2+0x2f8>)
 800515e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005162:	4606      	mov	r6, r0
 8005164:	460f      	mov	r7, r1
 8005166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800516a:	f7fb fa3d 	bl	80005e8 <__aeabi_dmul>
 800516e:	4632      	mov	r2, r6
 8005170:	463b      	mov	r3, r7
 8005172:	f7fb f881 	bl	8000278 <__aeabi_dsub>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	4606      	mov	r6, r0
 800517c:	460f      	mov	r7, r1
 800517e:	4640      	mov	r0, r8
 8005180:	4649      	mov	r1, r9
 8005182:	f7fb f879 	bl	8000278 <__aeabi_dsub>
 8005186:	9a05      	ldr	r2, [sp, #20]
 8005188:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b31      	cmp	r3, #49	; 0x31
 8005190:	dc20      	bgt.n	80051d4 <__ieee754_rem_pio2+0x26c>
 8005192:	e9c4 0100 	strd	r0, r1, [r4]
 8005196:	46c2      	mov	sl, r8
 8005198:	46cb      	mov	fp, r9
 800519a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800519e:	4650      	mov	r0, sl
 80051a0:	4642      	mov	r2, r8
 80051a2:	464b      	mov	r3, r9
 80051a4:	4659      	mov	r1, fp
 80051a6:	f7fb f867 	bl	8000278 <__aeabi_dsub>
 80051aa:	463b      	mov	r3, r7
 80051ac:	4632      	mov	r2, r6
 80051ae:	f7fb f863 	bl	8000278 <__aeabi_dsub>
 80051b2:	9b04      	ldr	r3, [sp, #16]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80051ba:	f6bf af11 	bge.w	8004fe0 <__ieee754_rem_pio2+0x78>
 80051be:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80051c2:	6063      	str	r3, [r4, #4]
 80051c4:	f8c4 8000 	str.w	r8, [r4]
 80051c8:	60a0      	str	r0, [r4, #8]
 80051ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80051ce:	60e3      	str	r3, [r4, #12]
 80051d0:	426d      	negs	r5, r5
 80051d2:	e705      	b.n	8004fe0 <__ieee754_rem_pio2+0x78>
 80051d4:	a326      	add	r3, pc, #152	; (adr r3, 8005270 <__ieee754_rem_pio2+0x308>)
 80051d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051de:	f7fb fa03 	bl	80005e8 <__aeabi_dmul>
 80051e2:	4606      	mov	r6, r0
 80051e4:	460f      	mov	r7, r1
 80051e6:	4602      	mov	r2, r0
 80051e8:	460b      	mov	r3, r1
 80051ea:	4640      	mov	r0, r8
 80051ec:	4649      	mov	r1, r9
 80051ee:	f7fb f843 	bl	8000278 <__aeabi_dsub>
 80051f2:	4602      	mov	r2, r0
 80051f4:	460b      	mov	r3, r1
 80051f6:	4682      	mov	sl, r0
 80051f8:	468b      	mov	fp, r1
 80051fa:	4640      	mov	r0, r8
 80051fc:	4649      	mov	r1, r9
 80051fe:	f7fb f83b 	bl	8000278 <__aeabi_dsub>
 8005202:	4632      	mov	r2, r6
 8005204:	463b      	mov	r3, r7
 8005206:	f7fb f837 	bl	8000278 <__aeabi_dsub>
 800520a:	a31b      	add	r3, pc, #108	; (adr r3, 8005278 <__ieee754_rem_pio2+0x310>)
 800520c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005210:	4606      	mov	r6, r0
 8005212:	460f      	mov	r7, r1
 8005214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005218:	f7fb f9e6 	bl	80005e8 <__aeabi_dmul>
 800521c:	4632      	mov	r2, r6
 800521e:	463b      	mov	r3, r7
 8005220:	f7fb f82a 	bl	8000278 <__aeabi_dsub>
 8005224:	4606      	mov	r6, r0
 8005226:	460f      	mov	r7, r1
 8005228:	e764      	b.n	80050f4 <__ieee754_rem_pio2+0x18c>
 800522a:	4b1b      	ldr	r3, [pc, #108]	; (8005298 <__ieee754_rem_pio2+0x330>)
 800522c:	4598      	cmp	r8, r3
 800522e:	dd35      	ble.n	800529c <__ieee754_rem_pio2+0x334>
 8005230:	ee10 2a10 	vmov	r2, s0
 8005234:	463b      	mov	r3, r7
 8005236:	4630      	mov	r0, r6
 8005238:	4639      	mov	r1, r7
 800523a:	f7fb f81d 	bl	8000278 <__aeabi_dsub>
 800523e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005242:	e9c4 0100 	strd	r0, r1, [r4]
 8005246:	e6a1      	b.n	8004f8c <__ieee754_rem_pio2+0x24>
 8005248:	54400000 	.word	0x54400000
 800524c:	3ff921fb 	.word	0x3ff921fb
 8005250:	1a626331 	.word	0x1a626331
 8005254:	3dd0b461 	.word	0x3dd0b461
 8005258:	1a600000 	.word	0x1a600000
 800525c:	3dd0b461 	.word	0x3dd0b461
 8005260:	2e037073 	.word	0x2e037073
 8005264:	3ba3198a 	.word	0x3ba3198a
 8005268:	6dc9c883 	.word	0x6dc9c883
 800526c:	3fe45f30 	.word	0x3fe45f30
 8005270:	2e000000 	.word	0x2e000000
 8005274:	3ba3198a 	.word	0x3ba3198a
 8005278:	252049c1 	.word	0x252049c1
 800527c:	397b839a 	.word	0x397b839a
 8005280:	3fe921fb 	.word	0x3fe921fb
 8005284:	4002d97b 	.word	0x4002d97b
 8005288:	3ff921fb 	.word	0x3ff921fb
 800528c:	413921fb 	.word	0x413921fb
 8005290:	3fe00000 	.word	0x3fe00000
 8005294:	0800616c 	.word	0x0800616c
 8005298:	7fefffff 	.word	0x7fefffff
 800529c:	ea4f 5528 	mov.w	r5, r8, asr #20
 80052a0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80052a4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80052a8:	4630      	mov	r0, r6
 80052aa:	460f      	mov	r7, r1
 80052ac:	f7fb fc4c 	bl	8000b48 <__aeabi_d2iz>
 80052b0:	f7fb f930 	bl	8000514 <__aeabi_i2d>
 80052b4:	4602      	mov	r2, r0
 80052b6:	460b      	mov	r3, r1
 80052b8:	4630      	mov	r0, r6
 80052ba:	4639      	mov	r1, r7
 80052bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80052c0:	f7fa ffda 	bl	8000278 <__aeabi_dsub>
 80052c4:	2200      	movs	r2, #0
 80052c6:	4b1f      	ldr	r3, [pc, #124]	; (8005344 <__ieee754_rem_pio2+0x3dc>)
 80052c8:	f7fb f98e 	bl	80005e8 <__aeabi_dmul>
 80052cc:	460f      	mov	r7, r1
 80052ce:	4606      	mov	r6, r0
 80052d0:	f7fb fc3a 	bl	8000b48 <__aeabi_d2iz>
 80052d4:	f7fb f91e 	bl	8000514 <__aeabi_i2d>
 80052d8:	4602      	mov	r2, r0
 80052da:	460b      	mov	r3, r1
 80052dc:	4630      	mov	r0, r6
 80052de:	4639      	mov	r1, r7
 80052e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80052e4:	f7fa ffc8 	bl	8000278 <__aeabi_dsub>
 80052e8:	2200      	movs	r2, #0
 80052ea:	4b16      	ldr	r3, [pc, #88]	; (8005344 <__ieee754_rem_pio2+0x3dc>)
 80052ec:	f7fb f97c 	bl	80005e8 <__aeabi_dmul>
 80052f0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80052f4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80052f8:	f04f 0803 	mov.w	r8, #3
 80052fc:	2600      	movs	r6, #0
 80052fe:	2700      	movs	r7, #0
 8005300:	4632      	mov	r2, r6
 8005302:	463b      	mov	r3, r7
 8005304:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005308:	f108 3aff 	add.w	sl, r8, #4294967295
 800530c:	f7fb fbd4 	bl	8000ab8 <__aeabi_dcmpeq>
 8005310:	b9b0      	cbnz	r0, 8005340 <__ieee754_rem_pio2+0x3d8>
 8005312:	4b0d      	ldr	r3, [pc, #52]	; (8005348 <__ieee754_rem_pio2+0x3e0>)
 8005314:	9301      	str	r3, [sp, #4]
 8005316:	2302      	movs	r3, #2
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	462a      	mov	r2, r5
 800531c:	4643      	mov	r3, r8
 800531e:	4621      	mov	r1, r4
 8005320:	a806      	add	r0, sp, #24
 8005322:	f000 f98d 	bl	8005640 <__kernel_rem_pio2>
 8005326:	9b04      	ldr	r3, [sp, #16]
 8005328:	2b00      	cmp	r3, #0
 800532a:	4605      	mov	r5, r0
 800532c:	f6bf ae58 	bge.w	8004fe0 <__ieee754_rem_pio2+0x78>
 8005330:	6863      	ldr	r3, [r4, #4]
 8005332:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005336:	6063      	str	r3, [r4, #4]
 8005338:	68e3      	ldr	r3, [r4, #12]
 800533a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800533e:	e746      	b.n	80051ce <__ieee754_rem_pio2+0x266>
 8005340:	46d0      	mov	r8, sl
 8005342:	e7dd      	b.n	8005300 <__ieee754_rem_pio2+0x398>
 8005344:	41700000 	.word	0x41700000
 8005348:	080061ec 	.word	0x080061ec

0800534c <__ieee754_sqrt>:
 800534c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005350:	4955      	ldr	r1, [pc, #340]	; (80054a8 <__ieee754_sqrt+0x15c>)
 8005352:	ec55 4b10 	vmov	r4, r5, d0
 8005356:	43a9      	bics	r1, r5
 8005358:	462b      	mov	r3, r5
 800535a:	462a      	mov	r2, r5
 800535c:	d112      	bne.n	8005384 <__ieee754_sqrt+0x38>
 800535e:	ee10 2a10 	vmov	r2, s0
 8005362:	ee10 0a10 	vmov	r0, s0
 8005366:	4629      	mov	r1, r5
 8005368:	f7fb f93e 	bl	80005e8 <__aeabi_dmul>
 800536c:	4602      	mov	r2, r0
 800536e:	460b      	mov	r3, r1
 8005370:	4620      	mov	r0, r4
 8005372:	4629      	mov	r1, r5
 8005374:	f7fa ff82 	bl	800027c <__adddf3>
 8005378:	4604      	mov	r4, r0
 800537a:	460d      	mov	r5, r1
 800537c:	ec45 4b10 	vmov	d0, r4, r5
 8005380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005384:	2d00      	cmp	r5, #0
 8005386:	ee10 0a10 	vmov	r0, s0
 800538a:	4621      	mov	r1, r4
 800538c:	dc0f      	bgt.n	80053ae <__ieee754_sqrt+0x62>
 800538e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005392:	4330      	orrs	r0, r6
 8005394:	d0f2      	beq.n	800537c <__ieee754_sqrt+0x30>
 8005396:	b155      	cbz	r5, 80053ae <__ieee754_sqrt+0x62>
 8005398:	ee10 2a10 	vmov	r2, s0
 800539c:	4620      	mov	r0, r4
 800539e:	4629      	mov	r1, r5
 80053a0:	f7fa ff6a 	bl	8000278 <__aeabi_dsub>
 80053a4:	4602      	mov	r2, r0
 80053a6:	460b      	mov	r3, r1
 80053a8:	f7fb fa48 	bl	800083c <__aeabi_ddiv>
 80053ac:	e7e4      	b.n	8005378 <__ieee754_sqrt+0x2c>
 80053ae:	151b      	asrs	r3, r3, #20
 80053b0:	d073      	beq.n	800549a <__ieee754_sqrt+0x14e>
 80053b2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80053b6:	07dd      	lsls	r5, r3, #31
 80053b8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80053bc:	bf48      	it	mi
 80053be:	0fc8      	lsrmi	r0, r1, #31
 80053c0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80053c4:	bf44      	itt	mi
 80053c6:	0049      	lslmi	r1, r1, #1
 80053c8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80053cc:	2500      	movs	r5, #0
 80053ce:	1058      	asrs	r0, r3, #1
 80053d0:	0fcb      	lsrs	r3, r1, #31
 80053d2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80053d6:	0049      	lsls	r1, r1, #1
 80053d8:	2316      	movs	r3, #22
 80053da:	462c      	mov	r4, r5
 80053dc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80053e0:	19a7      	adds	r7, r4, r6
 80053e2:	4297      	cmp	r7, r2
 80053e4:	bfde      	ittt	le
 80053e6:	19bc      	addle	r4, r7, r6
 80053e8:	1bd2      	suble	r2, r2, r7
 80053ea:	19ad      	addle	r5, r5, r6
 80053ec:	0fcf      	lsrs	r7, r1, #31
 80053ee:	3b01      	subs	r3, #1
 80053f0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80053f4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80053f8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80053fc:	d1f0      	bne.n	80053e0 <__ieee754_sqrt+0x94>
 80053fe:	f04f 0c20 	mov.w	ip, #32
 8005402:	469e      	mov	lr, r3
 8005404:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005408:	42a2      	cmp	r2, r4
 800540a:	eb06 070e 	add.w	r7, r6, lr
 800540e:	dc02      	bgt.n	8005416 <__ieee754_sqrt+0xca>
 8005410:	d112      	bne.n	8005438 <__ieee754_sqrt+0xec>
 8005412:	428f      	cmp	r7, r1
 8005414:	d810      	bhi.n	8005438 <__ieee754_sqrt+0xec>
 8005416:	2f00      	cmp	r7, #0
 8005418:	eb07 0e06 	add.w	lr, r7, r6
 800541c:	da42      	bge.n	80054a4 <__ieee754_sqrt+0x158>
 800541e:	f1be 0f00 	cmp.w	lr, #0
 8005422:	db3f      	blt.n	80054a4 <__ieee754_sqrt+0x158>
 8005424:	f104 0801 	add.w	r8, r4, #1
 8005428:	1b12      	subs	r2, r2, r4
 800542a:	428f      	cmp	r7, r1
 800542c:	bf88      	it	hi
 800542e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8005432:	1bc9      	subs	r1, r1, r7
 8005434:	4433      	add	r3, r6
 8005436:	4644      	mov	r4, r8
 8005438:	0052      	lsls	r2, r2, #1
 800543a:	f1bc 0c01 	subs.w	ip, ip, #1
 800543e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8005442:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005446:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800544a:	d1dd      	bne.n	8005408 <__ieee754_sqrt+0xbc>
 800544c:	430a      	orrs	r2, r1
 800544e:	d006      	beq.n	800545e <__ieee754_sqrt+0x112>
 8005450:	1c5c      	adds	r4, r3, #1
 8005452:	bf13      	iteet	ne
 8005454:	3301      	addne	r3, #1
 8005456:	3501      	addeq	r5, #1
 8005458:	4663      	moveq	r3, ip
 800545a:	f023 0301 	bicne.w	r3, r3, #1
 800545e:	106a      	asrs	r2, r5, #1
 8005460:	085b      	lsrs	r3, r3, #1
 8005462:	07e9      	lsls	r1, r5, #31
 8005464:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8005468:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800546c:	bf48      	it	mi
 800546e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8005472:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8005476:	461c      	mov	r4, r3
 8005478:	e780      	b.n	800537c <__ieee754_sqrt+0x30>
 800547a:	0aca      	lsrs	r2, r1, #11
 800547c:	3815      	subs	r0, #21
 800547e:	0549      	lsls	r1, r1, #21
 8005480:	2a00      	cmp	r2, #0
 8005482:	d0fa      	beq.n	800547a <__ieee754_sqrt+0x12e>
 8005484:	02d6      	lsls	r6, r2, #11
 8005486:	d50a      	bpl.n	800549e <__ieee754_sqrt+0x152>
 8005488:	f1c3 0420 	rsb	r4, r3, #32
 800548c:	fa21 f404 	lsr.w	r4, r1, r4
 8005490:	1e5d      	subs	r5, r3, #1
 8005492:	4099      	lsls	r1, r3
 8005494:	4322      	orrs	r2, r4
 8005496:	1b43      	subs	r3, r0, r5
 8005498:	e78b      	b.n	80053b2 <__ieee754_sqrt+0x66>
 800549a:	4618      	mov	r0, r3
 800549c:	e7f0      	b.n	8005480 <__ieee754_sqrt+0x134>
 800549e:	0052      	lsls	r2, r2, #1
 80054a0:	3301      	adds	r3, #1
 80054a2:	e7ef      	b.n	8005484 <__ieee754_sqrt+0x138>
 80054a4:	46a0      	mov	r8, r4
 80054a6:	e7bf      	b.n	8005428 <__ieee754_sqrt+0xdc>
 80054a8:	7ff00000 	.word	0x7ff00000
 80054ac:	00000000 	.word	0x00000000

080054b0 <__kernel_cos>:
 80054b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054b4:	ec59 8b10 	vmov	r8, r9, d0
 80054b8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 80054bc:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80054c0:	ed2d 8b02 	vpush	{d8}
 80054c4:	eeb0 8a41 	vmov.f32	s16, s2
 80054c8:	eef0 8a61 	vmov.f32	s17, s3
 80054cc:	da07      	bge.n	80054de <__kernel_cos+0x2e>
 80054ce:	ee10 0a10 	vmov	r0, s0
 80054d2:	4649      	mov	r1, r9
 80054d4:	f7fb fb38 	bl	8000b48 <__aeabi_d2iz>
 80054d8:	2800      	cmp	r0, #0
 80054da:	f000 8089 	beq.w	80055f0 <__kernel_cos+0x140>
 80054de:	4642      	mov	r2, r8
 80054e0:	464b      	mov	r3, r9
 80054e2:	4640      	mov	r0, r8
 80054e4:	4649      	mov	r1, r9
 80054e6:	f7fb f87f 	bl	80005e8 <__aeabi_dmul>
 80054ea:	2200      	movs	r2, #0
 80054ec:	4b4e      	ldr	r3, [pc, #312]	; (8005628 <__kernel_cos+0x178>)
 80054ee:	4604      	mov	r4, r0
 80054f0:	460d      	mov	r5, r1
 80054f2:	f7fb f879 	bl	80005e8 <__aeabi_dmul>
 80054f6:	a340      	add	r3, pc, #256	; (adr r3, 80055f8 <__kernel_cos+0x148>)
 80054f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fc:	4682      	mov	sl, r0
 80054fe:	468b      	mov	fp, r1
 8005500:	4620      	mov	r0, r4
 8005502:	4629      	mov	r1, r5
 8005504:	f7fb f870 	bl	80005e8 <__aeabi_dmul>
 8005508:	a33d      	add	r3, pc, #244	; (adr r3, 8005600 <__kernel_cos+0x150>)
 800550a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800550e:	f7fa feb5 	bl	800027c <__adddf3>
 8005512:	4622      	mov	r2, r4
 8005514:	462b      	mov	r3, r5
 8005516:	f7fb f867 	bl	80005e8 <__aeabi_dmul>
 800551a:	a33b      	add	r3, pc, #236	; (adr r3, 8005608 <__kernel_cos+0x158>)
 800551c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005520:	f7fa feaa 	bl	8000278 <__aeabi_dsub>
 8005524:	4622      	mov	r2, r4
 8005526:	462b      	mov	r3, r5
 8005528:	f7fb f85e 	bl	80005e8 <__aeabi_dmul>
 800552c:	a338      	add	r3, pc, #224	; (adr r3, 8005610 <__kernel_cos+0x160>)
 800552e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005532:	f7fa fea3 	bl	800027c <__adddf3>
 8005536:	4622      	mov	r2, r4
 8005538:	462b      	mov	r3, r5
 800553a:	f7fb f855 	bl	80005e8 <__aeabi_dmul>
 800553e:	a336      	add	r3, pc, #216	; (adr r3, 8005618 <__kernel_cos+0x168>)
 8005540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005544:	f7fa fe98 	bl	8000278 <__aeabi_dsub>
 8005548:	4622      	mov	r2, r4
 800554a:	462b      	mov	r3, r5
 800554c:	f7fb f84c 	bl	80005e8 <__aeabi_dmul>
 8005550:	a333      	add	r3, pc, #204	; (adr r3, 8005620 <__kernel_cos+0x170>)
 8005552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005556:	f7fa fe91 	bl	800027c <__adddf3>
 800555a:	4622      	mov	r2, r4
 800555c:	462b      	mov	r3, r5
 800555e:	f7fb f843 	bl	80005e8 <__aeabi_dmul>
 8005562:	4622      	mov	r2, r4
 8005564:	462b      	mov	r3, r5
 8005566:	f7fb f83f 	bl	80005e8 <__aeabi_dmul>
 800556a:	ec53 2b18 	vmov	r2, r3, d8
 800556e:	4604      	mov	r4, r0
 8005570:	460d      	mov	r5, r1
 8005572:	4640      	mov	r0, r8
 8005574:	4649      	mov	r1, r9
 8005576:	f7fb f837 	bl	80005e8 <__aeabi_dmul>
 800557a:	460b      	mov	r3, r1
 800557c:	4602      	mov	r2, r0
 800557e:	4629      	mov	r1, r5
 8005580:	4620      	mov	r0, r4
 8005582:	f7fa fe79 	bl	8000278 <__aeabi_dsub>
 8005586:	4b29      	ldr	r3, [pc, #164]	; (800562c <__kernel_cos+0x17c>)
 8005588:	429e      	cmp	r6, r3
 800558a:	4680      	mov	r8, r0
 800558c:	4689      	mov	r9, r1
 800558e:	dc11      	bgt.n	80055b4 <__kernel_cos+0x104>
 8005590:	4602      	mov	r2, r0
 8005592:	460b      	mov	r3, r1
 8005594:	4650      	mov	r0, sl
 8005596:	4659      	mov	r1, fp
 8005598:	f7fa fe6e 	bl	8000278 <__aeabi_dsub>
 800559c:	460b      	mov	r3, r1
 800559e:	4924      	ldr	r1, [pc, #144]	; (8005630 <__kernel_cos+0x180>)
 80055a0:	4602      	mov	r2, r0
 80055a2:	2000      	movs	r0, #0
 80055a4:	f7fa fe68 	bl	8000278 <__aeabi_dsub>
 80055a8:	ecbd 8b02 	vpop	{d8}
 80055ac:	ec41 0b10 	vmov	d0, r0, r1
 80055b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055b4:	4b1f      	ldr	r3, [pc, #124]	; (8005634 <__kernel_cos+0x184>)
 80055b6:	491e      	ldr	r1, [pc, #120]	; (8005630 <__kernel_cos+0x180>)
 80055b8:	429e      	cmp	r6, r3
 80055ba:	bfcc      	ite	gt
 80055bc:	4d1e      	ldrgt	r5, [pc, #120]	; (8005638 <__kernel_cos+0x188>)
 80055be:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80055c2:	2400      	movs	r4, #0
 80055c4:	4622      	mov	r2, r4
 80055c6:	462b      	mov	r3, r5
 80055c8:	2000      	movs	r0, #0
 80055ca:	f7fa fe55 	bl	8000278 <__aeabi_dsub>
 80055ce:	4622      	mov	r2, r4
 80055d0:	4606      	mov	r6, r0
 80055d2:	460f      	mov	r7, r1
 80055d4:	462b      	mov	r3, r5
 80055d6:	4650      	mov	r0, sl
 80055d8:	4659      	mov	r1, fp
 80055da:	f7fa fe4d 	bl	8000278 <__aeabi_dsub>
 80055de:	4642      	mov	r2, r8
 80055e0:	464b      	mov	r3, r9
 80055e2:	f7fa fe49 	bl	8000278 <__aeabi_dsub>
 80055e6:	4602      	mov	r2, r0
 80055e8:	460b      	mov	r3, r1
 80055ea:	4630      	mov	r0, r6
 80055ec:	4639      	mov	r1, r7
 80055ee:	e7d9      	b.n	80055a4 <__kernel_cos+0xf4>
 80055f0:	2000      	movs	r0, #0
 80055f2:	490f      	ldr	r1, [pc, #60]	; (8005630 <__kernel_cos+0x180>)
 80055f4:	e7d8      	b.n	80055a8 <__kernel_cos+0xf8>
 80055f6:	bf00      	nop
 80055f8:	be8838d4 	.word	0xbe8838d4
 80055fc:	bda8fae9 	.word	0xbda8fae9
 8005600:	bdb4b1c4 	.word	0xbdb4b1c4
 8005604:	3e21ee9e 	.word	0x3e21ee9e
 8005608:	809c52ad 	.word	0x809c52ad
 800560c:	3e927e4f 	.word	0x3e927e4f
 8005610:	19cb1590 	.word	0x19cb1590
 8005614:	3efa01a0 	.word	0x3efa01a0
 8005618:	16c15177 	.word	0x16c15177
 800561c:	3f56c16c 	.word	0x3f56c16c
 8005620:	5555554c 	.word	0x5555554c
 8005624:	3fa55555 	.word	0x3fa55555
 8005628:	3fe00000 	.word	0x3fe00000
 800562c:	3fd33332 	.word	0x3fd33332
 8005630:	3ff00000 	.word	0x3ff00000
 8005634:	3fe90000 	.word	0x3fe90000
 8005638:	3fd20000 	.word	0x3fd20000
 800563c:	00000000 	.word	0x00000000

08005640 <__kernel_rem_pio2>:
 8005640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005644:	ed2d 8b02 	vpush	{d8}
 8005648:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800564c:	1ed4      	subs	r4, r2, #3
 800564e:	9308      	str	r3, [sp, #32]
 8005650:	9101      	str	r1, [sp, #4]
 8005652:	4bc5      	ldr	r3, [pc, #788]	; (8005968 <__kernel_rem_pio2+0x328>)
 8005654:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8005656:	9009      	str	r0, [sp, #36]	; 0x24
 8005658:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800565c:	9304      	str	r3, [sp, #16]
 800565e:	9b08      	ldr	r3, [sp, #32]
 8005660:	3b01      	subs	r3, #1
 8005662:	9307      	str	r3, [sp, #28]
 8005664:	2318      	movs	r3, #24
 8005666:	fb94 f4f3 	sdiv	r4, r4, r3
 800566a:	f06f 0317 	mvn.w	r3, #23
 800566e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8005672:	fb04 3303 	mla	r3, r4, r3, r3
 8005676:	eb03 0a02 	add.w	sl, r3, r2
 800567a:	9b04      	ldr	r3, [sp, #16]
 800567c:	9a07      	ldr	r2, [sp, #28]
 800567e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8005958 <__kernel_rem_pio2+0x318>
 8005682:	eb03 0802 	add.w	r8, r3, r2
 8005686:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005688:	1aa7      	subs	r7, r4, r2
 800568a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800568e:	ae22      	add	r6, sp, #136	; 0x88
 8005690:	2500      	movs	r5, #0
 8005692:	4545      	cmp	r5, r8
 8005694:	dd13      	ble.n	80056be <__kernel_rem_pio2+0x7e>
 8005696:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8005958 <__kernel_rem_pio2+0x318>
 800569a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800569e:	2600      	movs	r6, #0
 80056a0:	9b04      	ldr	r3, [sp, #16]
 80056a2:	429e      	cmp	r6, r3
 80056a4:	dc32      	bgt.n	800570c <__kernel_rem_pio2+0xcc>
 80056a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056a8:	9302      	str	r3, [sp, #8]
 80056aa:	9b08      	ldr	r3, [sp, #32]
 80056ac:	199d      	adds	r5, r3, r6
 80056ae:	ab22      	add	r3, sp, #136	; 0x88
 80056b0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80056b4:	9306      	str	r3, [sp, #24]
 80056b6:	ec59 8b18 	vmov	r8, r9, d8
 80056ba:	2700      	movs	r7, #0
 80056bc:	e01f      	b.n	80056fe <__kernel_rem_pio2+0xbe>
 80056be:	42ef      	cmn	r7, r5
 80056c0:	d407      	bmi.n	80056d2 <__kernel_rem_pio2+0x92>
 80056c2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80056c6:	f7fa ff25 	bl	8000514 <__aeabi_i2d>
 80056ca:	e8e6 0102 	strd	r0, r1, [r6], #8
 80056ce:	3501      	adds	r5, #1
 80056d0:	e7df      	b.n	8005692 <__kernel_rem_pio2+0x52>
 80056d2:	ec51 0b18 	vmov	r0, r1, d8
 80056d6:	e7f8      	b.n	80056ca <__kernel_rem_pio2+0x8a>
 80056d8:	9906      	ldr	r1, [sp, #24]
 80056da:	9d02      	ldr	r5, [sp, #8]
 80056dc:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80056e0:	9106      	str	r1, [sp, #24]
 80056e2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80056e6:	9502      	str	r5, [sp, #8]
 80056e8:	f7fa ff7e 	bl	80005e8 <__aeabi_dmul>
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	4640      	mov	r0, r8
 80056f2:	4649      	mov	r1, r9
 80056f4:	f7fa fdc2 	bl	800027c <__adddf3>
 80056f8:	3701      	adds	r7, #1
 80056fa:	4680      	mov	r8, r0
 80056fc:	4689      	mov	r9, r1
 80056fe:	9b07      	ldr	r3, [sp, #28]
 8005700:	429f      	cmp	r7, r3
 8005702:	dde9      	ble.n	80056d8 <__kernel_rem_pio2+0x98>
 8005704:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005708:	3601      	adds	r6, #1
 800570a:	e7c9      	b.n	80056a0 <__kernel_rem_pio2+0x60>
 800570c:	9b04      	ldr	r3, [sp, #16]
 800570e:	aa0e      	add	r2, sp, #56	; 0x38
 8005710:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005714:	930c      	str	r3, [sp, #48]	; 0x30
 8005716:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005718:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800571c:	9c04      	ldr	r4, [sp, #16]
 800571e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005720:	ab9a      	add	r3, sp, #616	; 0x268
 8005722:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8005726:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800572a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800572e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8005732:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8005736:	ab9a      	add	r3, sp, #616	; 0x268
 8005738:	445b      	add	r3, fp
 800573a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800573e:	2500      	movs	r5, #0
 8005740:	1b63      	subs	r3, r4, r5
 8005742:	2b00      	cmp	r3, #0
 8005744:	dc78      	bgt.n	8005838 <__kernel_rem_pio2+0x1f8>
 8005746:	4650      	mov	r0, sl
 8005748:	ec49 8b10 	vmov	d0, r8, r9
 800574c:	f000 fc04 	bl	8005f58 <scalbn>
 8005750:	ec57 6b10 	vmov	r6, r7, d0
 8005754:	2200      	movs	r2, #0
 8005756:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800575a:	ee10 0a10 	vmov	r0, s0
 800575e:	4639      	mov	r1, r7
 8005760:	f7fa ff42 	bl	80005e8 <__aeabi_dmul>
 8005764:	ec41 0b10 	vmov	d0, r0, r1
 8005768:	f000 fb6e 	bl	8005e48 <floor>
 800576c:	2200      	movs	r2, #0
 800576e:	ec51 0b10 	vmov	r0, r1, d0
 8005772:	4b7e      	ldr	r3, [pc, #504]	; (800596c <__kernel_rem_pio2+0x32c>)
 8005774:	f7fa ff38 	bl	80005e8 <__aeabi_dmul>
 8005778:	4602      	mov	r2, r0
 800577a:	460b      	mov	r3, r1
 800577c:	4630      	mov	r0, r6
 800577e:	4639      	mov	r1, r7
 8005780:	f7fa fd7a 	bl	8000278 <__aeabi_dsub>
 8005784:	460f      	mov	r7, r1
 8005786:	4606      	mov	r6, r0
 8005788:	f7fb f9de 	bl	8000b48 <__aeabi_d2iz>
 800578c:	9006      	str	r0, [sp, #24]
 800578e:	f7fa fec1 	bl	8000514 <__aeabi_i2d>
 8005792:	4602      	mov	r2, r0
 8005794:	460b      	mov	r3, r1
 8005796:	4630      	mov	r0, r6
 8005798:	4639      	mov	r1, r7
 800579a:	f7fa fd6d 	bl	8000278 <__aeabi_dsub>
 800579e:	f1ba 0f00 	cmp.w	sl, #0
 80057a2:	4606      	mov	r6, r0
 80057a4:	460f      	mov	r7, r1
 80057a6:	dd6c      	ble.n	8005882 <__kernel_rem_pio2+0x242>
 80057a8:	1e62      	subs	r2, r4, #1
 80057aa:	ab0e      	add	r3, sp, #56	; 0x38
 80057ac:	f1ca 0118 	rsb	r1, sl, #24
 80057b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80057b4:	9d06      	ldr	r5, [sp, #24]
 80057b6:	fa40 f301 	asr.w	r3, r0, r1
 80057ba:	441d      	add	r5, r3
 80057bc:	408b      	lsls	r3, r1
 80057be:	1ac0      	subs	r0, r0, r3
 80057c0:	ab0e      	add	r3, sp, #56	; 0x38
 80057c2:	9506      	str	r5, [sp, #24]
 80057c4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80057c8:	f1ca 0317 	rsb	r3, sl, #23
 80057cc:	fa40 f303 	asr.w	r3, r0, r3
 80057d0:	9302      	str	r3, [sp, #8]
 80057d2:	9b02      	ldr	r3, [sp, #8]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	dd62      	ble.n	800589e <__kernel_rem_pio2+0x25e>
 80057d8:	9b06      	ldr	r3, [sp, #24]
 80057da:	2200      	movs	r2, #0
 80057dc:	3301      	adds	r3, #1
 80057de:	9306      	str	r3, [sp, #24]
 80057e0:	4615      	mov	r5, r2
 80057e2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80057e6:	4294      	cmp	r4, r2
 80057e8:	f300 8095 	bgt.w	8005916 <__kernel_rem_pio2+0x2d6>
 80057ec:	f1ba 0f00 	cmp.w	sl, #0
 80057f0:	dd07      	ble.n	8005802 <__kernel_rem_pio2+0x1c2>
 80057f2:	f1ba 0f01 	cmp.w	sl, #1
 80057f6:	f000 80a2 	beq.w	800593e <__kernel_rem_pio2+0x2fe>
 80057fa:	f1ba 0f02 	cmp.w	sl, #2
 80057fe:	f000 80c1 	beq.w	8005984 <__kernel_rem_pio2+0x344>
 8005802:	9b02      	ldr	r3, [sp, #8]
 8005804:	2b02      	cmp	r3, #2
 8005806:	d14a      	bne.n	800589e <__kernel_rem_pio2+0x25e>
 8005808:	4632      	mov	r2, r6
 800580a:	463b      	mov	r3, r7
 800580c:	2000      	movs	r0, #0
 800580e:	4958      	ldr	r1, [pc, #352]	; (8005970 <__kernel_rem_pio2+0x330>)
 8005810:	f7fa fd32 	bl	8000278 <__aeabi_dsub>
 8005814:	4606      	mov	r6, r0
 8005816:	460f      	mov	r7, r1
 8005818:	2d00      	cmp	r5, #0
 800581a:	d040      	beq.n	800589e <__kernel_rem_pio2+0x25e>
 800581c:	4650      	mov	r0, sl
 800581e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8005960 <__kernel_rem_pio2+0x320>
 8005822:	f000 fb99 	bl	8005f58 <scalbn>
 8005826:	4630      	mov	r0, r6
 8005828:	4639      	mov	r1, r7
 800582a:	ec53 2b10 	vmov	r2, r3, d0
 800582e:	f7fa fd23 	bl	8000278 <__aeabi_dsub>
 8005832:	4606      	mov	r6, r0
 8005834:	460f      	mov	r7, r1
 8005836:	e032      	b.n	800589e <__kernel_rem_pio2+0x25e>
 8005838:	2200      	movs	r2, #0
 800583a:	4b4e      	ldr	r3, [pc, #312]	; (8005974 <__kernel_rem_pio2+0x334>)
 800583c:	4640      	mov	r0, r8
 800583e:	4649      	mov	r1, r9
 8005840:	f7fa fed2 	bl	80005e8 <__aeabi_dmul>
 8005844:	f7fb f980 	bl	8000b48 <__aeabi_d2iz>
 8005848:	f7fa fe64 	bl	8000514 <__aeabi_i2d>
 800584c:	2200      	movs	r2, #0
 800584e:	4b4a      	ldr	r3, [pc, #296]	; (8005978 <__kernel_rem_pio2+0x338>)
 8005850:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005854:	f7fa fec8 	bl	80005e8 <__aeabi_dmul>
 8005858:	4602      	mov	r2, r0
 800585a:	460b      	mov	r3, r1
 800585c:	4640      	mov	r0, r8
 800585e:	4649      	mov	r1, r9
 8005860:	f7fa fd0a 	bl	8000278 <__aeabi_dsub>
 8005864:	f7fb f970 	bl	8000b48 <__aeabi_d2iz>
 8005868:	ab0e      	add	r3, sp, #56	; 0x38
 800586a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800586e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8005872:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005876:	f7fa fd01 	bl	800027c <__adddf3>
 800587a:	3501      	adds	r5, #1
 800587c:	4680      	mov	r8, r0
 800587e:	4689      	mov	r9, r1
 8005880:	e75e      	b.n	8005740 <__kernel_rem_pio2+0x100>
 8005882:	d105      	bne.n	8005890 <__kernel_rem_pio2+0x250>
 8005884:	1e63      	subs	r3, r4, #1
 8005886:	aa0e      	add	r2, sp, #56	; 0x38
 8005888:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800588c:	15c3      	asrs	r3, r0, #23
 800588e:	e79f      	b.n	80057d0 <__kernel_rem_pio2+0x190>
 8005890:	2200      	movs	r2, #0
 8005892:	4b3a      	ldr	r3, [pc, #232]	; (800597c <__kernel_rem_pio2+0x33c>)
 8005894:	f7fb f92e 	bl	8000af4 <__aeabi_dcmpge>
 8005898:	2800      	cmp	r0, #0
 800589a:	d139      	bne.n	8005910 <__kernel_rem_pio2+0x2d0>
 800589c:	9002      	str	r0, [sp, #8]
 800589e:	2200      	movs	r2, #0
 80058a0:	2300      	movs	r3, #0
 80058a2:	4630      	mov	r0, r6
 80058a4:	4639      	mov	r1, r7
 80058a6:	f7fb f907 	bl	8000ab8 <__aeabi_dcmpeq>
 80058aa:	2800      	cmp	r0, #0
 80058ac:	f000 80c7 	beq.w	8005a3e <__kernel_rem_pio2+0x3fe>
 80058b0:	1e65      	subs	r5, r4, #1
 80058b2:	462b      	mov	r3, r5
 80058b4:	2200      	movs	r2, #0
 80058b6:	9904      	ldr	r1, [sp, #16]
 80058b8:	428b      	cmp	r3, r1
 80058ba:	da6a      	bge.n	8005992 <__kernel_rem_pio2+0x352>
 80058bc:	2a00      	cmp	r2, #0
 80058be:	f000 8088 	beq.w	80059d2 <__kernel_rem_pio2+0x392>
 80058c2:	ab0e      	add	r3, sp, #56	; 0x38
 80058c4:	f1aa 0a18 	sub.w	sl, sl, #24
 80058c8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f000 80b4 	beq.w	8005a3a <__kernel_rem_pio2+0x3fa>
 80058d2:	4650      	mov	r0, sl
 80058d4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005960 <__kernel_rem_pio2+0x320>
 80058d8:	f000 fb3e 	bl	8005f58 <scalbn>
 80058dc:	00ec      	lsls	r4, r5, #3
 80058de:	ab72      	add	r3, sp, #456	; 0x1c8
 80058e0:	191e      	adds	r6, r3, r4
 80058e2:	ec59 8b10 	vmov	r8, r9, d0
 80058e6:	f106 0a08 	add.w	sl, r6, #8
 80058ea:	462f      	mov	r7, r5
 80058ec:	2f00      	cmp	r7, #0
 80058ee:	f280 80df 	bge.w	8005ab0 <__kernel_rem_pio2+0x470>
 80058f2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8005958 <__kernel_rem_pio2+0x318>
 80058f6:	f04f 0a00 	mov.w	sl, #0
 80058fa:	eba5 030a 	sub.w	r3, r5, sl
 80058fe:	2b00      	cmp	r3, #0
 8005900:	f2c0 810a 	blt.w	8005b18 <__kernel_rem_pio2+0x4d8>
 8005904:	f8df b078 	ldr.w	fp, [pc, #120]	; 8005980 <__kernel_rem_pio2+0x340>
 8005908:	ec59 8b18 	vmov	r8, r9, d8
 800590c:	2700      	movs	r7, #0
 800590e:	e0f5      	b.n	8005afc <__kernel_rem_pio2+0x4bc>
 8005910:	2302      	movs	r3, #2
 8005912:	9302      	str	r3, [sp, #8]
 8005914:	e760      	b.n	80057d8 <__kernel_rem_pio2+0x198>
 8005916:	ab0e      	add	r3, sp, #56	; 0x38
 8005918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800591c:	b94d      	cbnz	r5, 8005932 <__kernel_rem_pio2+0x2f2>
 800591e:	b12b      	cbz	r3, 800592c <__kernel_rem_pio2+0x2ec>
 8005920:	a80e      	add	r0, sp, #56	; 0x38
 8005922:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005926:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800592a:	2301      	movs	r3, #1
 800592c:	3201      	adds	r2, #1
 800592e:	461d      	mov	r5, r3
 8005930:	e759      	b.n	80057e6 <__kernel_rem_pio2+0x1a6>
 8005932:	a80e      	add	r0, sp, #56	; 0x38
 8005934:	1acb      	subs	r3, r1, r3
 8005936:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800593a:	462b      	mov	r3, r5
 800593c:	e7f6      	b.n	800592c <__kernel_rem_pio2+0x2ec>
 800593e:	1e62      	subs	r2, r4, #1
 8005940:	ab0e      	add	r3, sp, #56	; 0x38
 8005942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005946:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800594a:	a90e      	add	r1, sp, #56	; 0x38
 800594c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005950:	e757      	b.n	8005802 <__kernel_rem_pio2+0x1c2>
 8005952:	bf00      	nop
 8005954:	f3af 8000 	nop.w
	...
 8005964:	3ff00000 	.word	0x3ff00000
 8005968:	08006338 	.word	0x08006338
 800596c:	40200000 	.word	0x40200000
 8005970:	3ff00000 	.word	0x3ff00000
 8005974:	3e700000 	.word	0x3e700000
 8005978:	41700000 	.word	0x41700000
 800597c:	3fe00000 	.word	0x3fe00000
 8005980:	080062f8 	.word	0x080062f8
 8005984:	1e62      	subs	r2, r4, #1
 8005986:	ab0e      	add	r3, sp, #56	; 0x38
 8005988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800598c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005990:	e7db      	b.n	800594a <__kernel_rem_pio2+0x30a>
 8005992:	a90e      	add	r1, sp, #56	; 0x38
 8005994:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005998:	3b01      	subs	r3, #1
 800599a:	430a      	orrs	r2, r1
 800599c:	e78b      	b.n	80058b6 <__kernel_rem_pio2+0x276>
 800599e:	3301      	adds	r3, #1
 80059a0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80059a4:	2900      	cmp	r1, #0
 80059a6:	d0fa      	beq.n	800599e <__kernel_rem_pio2+0x35e>
 80059a8:	9a08      	ldr	r2, [sp, #32]
 80059aa:	4422      	add	r2, r4
 80059ac:	00d2      	lsls	r2, r2, #3
 80059ae:	a922      	add	r1, sp, #136	; 0x88
 80059b0:	18e3      	adds	r3, r4, r3
 80059b2:	9206      	str	r2, [sp, #24]
 80059b4:	440a      	add	r2, r1
 80059b6:	9302      	str	r3, [sp, #8]
 80059b8:	f10b 0108 	add.w	r1, fp, #8
 80059bc:	f102 0308 	add.w	r3, r2, #8
 80059c0:	1c66      	adds	r6, r4, #1
 80059c2:	910a      	str	r1, [sp, #40]	; 0x28
 80059c4:	2500      	movs	r5, #0
 80059c6:	930d      	str	r3, [sp, #52]	; 0x34
 80059c8:	9b02      	ldr	r3, [sp, #8]
 80059ca:	42b3      	cmp	r3, r6
 80059cc:	da04      	bge.n	80059d8 <__kernel_rem_pio2+0x398>
 80059ce:	461c      	mov	r4, r3
 80059d0:	e6a6      	b.n	8005720 <__kernel_rem_pio2+0xe0>
 80059d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059d4:	2301      	movs	r3, #1
 80059d6:	e7e3      	b.n	80059a0 <__kernel_rem_pio2+0x360>
 80059d8:	9b06      	ldr	r3, [sp, #24]
 80059da:	18ef      	adds	r7, r5, r3
 80059dc:	ab22      	add	r3, sp, #136	; 0x88
 80059de:	441f      	add	r7, r3
 80059e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059e2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80059e6:	f7fa fd95 	bl	8000514 <__aeabi_i2d>
 80059ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059ec:	461c      	mov	r4, r3
 80059ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059f0:	e9c7 0100 	strd	r0, r1, [r7]
 80059f4:	eb03 0b05 	add.w	fp, r3, r5
 80059f8:	2700      	movs	r7, #0
 80059fa:	f04f 0800 	mov.w	r8, #0
 80059fe:	f04f 0900 	mov.w	r9, #0
 8005a02:	9b07      	ldr	r3, [sp, #28]
 8005a04:	429f      	cmp	r7, r3
 8005a06:	dd08      	ble.n	8005a1a <__kernel_rem_pio2+0x3da>
 8005a08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a0a:	aa72      	add	r2, sp, #456	; 0x1c8
 8005a0c:	18eb      	adds	r3, r5, r3
 8005a0e:	4413      	add	r3, r2
 8005a10:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8005a14:	3601      	adds	r6, #1
 8005a16:	3508      	adds	r5, #8
 8005a18:	e7d6      	b.n	80059c8 <__kernel_rem_pio2+0x388>
 8005a1a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005a1e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005a22:	f7fa fde1 	bl	80005e8 <__aeabi_dmul>
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	4640      	mov	r0, r8
 8005a2c:	4649      	mov	r1, r9
 8005a2e:	f7fa fc25 	bl	800027c <__adddf3>
 8005a32:	3701      	adds	r7, #1
 8005a34:	4680      	mov	r8, r0
 8005a36:	4689      	mov	r9, r1
 8005a38:	e7e3      	b.n	8005a02 <__kernel_rem_pio2+0x3c2>
 8005a3a:	3d01      	subs	r5, #1
 8005a3c:	e741      	b.n	80058c2 <__kernel_rem_pio2+0x282>
 8005a3e:	f1ca 0000 	rsb	r0, sl, #0
 8005a42:	ec47 6b10 	vmov	d0, r6, r7
 8005a46:	f000 fa87 	bl	8005f58 <scalbn>
 8005a4a:	ec57 6b10 	vmov	r6, r7, d0
 8005a4e:	2200      	movs	r2, #0
 8005a50:	4b99      	ldr	r3, [pc, #612]	; (8005cb8 <__kernel_rem_pio2+0x678>)
 8005a52:	ee10 0a10 	vmov	r0, s0
 8005a56:	4639      	mov	r1, r7
 8005a58:	f7fb f84c 	bl	8000af4 <__aeabi_dcmpge>
 8005a5c:	b1f8      	cbz	r0, 8005a9e <__kernel_rem_pio2+0x45e>
 8005a5e:	2200      	movs	r2, #0
 8005a60:	4b96      	ldr	r3, [pc, #600]	; (8005cbc <__kernel_rem_pio2+0x67c>)
 8005a62:	4630      	mov	r0, r6
 8005a64:	4639      	mov	r1, r7
 8005a66:	f7fa fdbf 	bl	80005e8 <__aeabi_dmul>
 8005a6a:	f7fb f86d 	bl	8000b48 <__aeabi_d2iz>
 8005a6e:	4680      	mov	r8, r0
 8005a70:	f7fa fd50 	bl	8000514 <__aeabi_i2d>
 8005a74:	2200      	movs	r2, #0
 8005a76:	4b90      	ldr	r3, [pc, #576]	; (8005cb8 <__kernel_rem_pio2+0x678>)
 8005a78:	f7fa fdb6 	bl	80005e8 <__aeabi_dmul>
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	4602      	mov	r2, r0
 8005a80:	4639      	mov	r1, r7
 8005a82:	4630      	mov	r0, r6
 8005a84:	f7fa fbf8 	bl	8000278 <__aeabi_dsub>
 8005a88:	f7fb f85e 	bl	8000b48 <__aeabi_d2iz>
 8005a8c:	1c65      	adds	r5, r4, #1
 8005a8e:	ab0e      	add	r3, sp, #56	; 0x38
 8005a90:	f10a 0a18 	add.w	sl, sl, #24
 8005a94:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005a98:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005a9c:	e719      	b.n	80058d2 <__kernel_rem_pio2+0x292>
 8005a9e:	4630      	mov	r0, r6
 8005aa0:	4639      	mov	r1, r7
 8005aa2:	f7fb f851 	bl	8000b48 <__aeabi_d2iz>
 8005aa6:	ab0e      	add	r3, sp, #56	; 0x38
 8005aa8:	4625      	mov	r5, r4
 8005aaa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005aae:	e710      	b.n	80058d2 <__kernel_rem_pio2+0x292>
 8005ab0:	ab0e      	add	r3, sp, #56	; 0x38
 8005ab2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005ab6:	f7fa fd2d 	bl	8000514 <__aeabi_i2d>
 8005aba:	4642      	mov	r2, r8
 8005abc:	464b      	mov	r3, r9
 8005abe:	f7fa fd93 	bl	80005e8 <__aeabi_dmul>
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8005ac8:	4b7c      	ldr	r3, [pc, #496]	; (8005cbc <__kernel_rem_pio2+0x67c>)
 8005aca:	4640      	mov	r0, r8
 8005acc:	4649      	mov	r1, r9
 8005ace:	f7fa fd8b 	bl	80005e8 <__aeabi_dmul>
 8005ad2:	3f01      	subs	r7, #1
 8005ad4:	4680      	mov	r8, r0
 8005ad6:	4689      	mov	r9, r1
 8005ad8:	e708      	b.n	80058ec <__kernel_rem_pio2+0x2ac>
 8005ada:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8005ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8005ae6:	f7fa fd7f 	bl	80005e8 <__aeabi_dmul>
 8005aea:	4602      	mov	r2, r0
 8005aec:	460b      	mov	r3, r1
 8005aee:	4640      	mov	r0, r8
 8005af0:	4649      	mov	r1, r9
 8005af2:	f7fa fbc3 	bl	800027c <__adddf3>
 8005af6:	3701      	adds	r7, #1
 8005af8:	4680      	mov	r8, r0
 8005afa:	4689      	mov	r9, r1
 8005afc:	9b04      	ldr	r3, [sp, #16]
 8005afe:	429f      	cmp	r7, r3
 8005b00:	dc01      	bgt.n	8005b06 <__kernel_rem_pio2+0x4c6>
 8005b02:	45ba      	cmp	sl, r7
 8005b04:	dae9      	bge.n	8005ada <__kernel_rem_pio2+0x49a>
 8005b06:	ab4a      	add	r3, sp, #296	; 0x128
 8005b08:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005b0c:	e9c3 8900 	strd	r8, r9, [r3]
 8005b10:	f10a 0a01 	add.w	sl, sl, #1
 8005b14:	3e08      	subs	r6, #8
 8005b16:	e6f0      	b.n	80058fa <__kernel_rem_pio2+0x2ba>
 8005b18:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005b1a:	2b03      	cmp	r3, #3
 8005b1c:	d85b      	bhi.n	8005bd6 <__kernel_rem_pio2+0x596>
 8005b1e:	e8df f003 	tbb	[pc, r3]
 8005b22:	264a      	.short	0x264a
 8005b24:	0226      	.short	0x0226
 8005b26:	ab9a      	add	r3, sp, #616	; 0x268
 8005b28:	441c      	add	r4, r3
 8005b2a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005b2e:	46a2      	mov	sl, r4
 8005b30:	46ab      	mov	fp, r5
 8005b32:	f1bb 0f00 	cmp.w	fp, #0
 8005b36:	dc6c      	bgt.n	8005c12 <__kernel_rem_pio2+0x5d2>
 8005b38:	46a2      	mov	sl, r4
 8005b3a:	46ab      	mov	fp, r5
 8005b3c:	f1bb 0f01 	cmp.w	fp, #1
 8005b40:	f300 8086 	bgt.w	8005c50 <__kernel_rem_pio2+0x610>
 8005b44:	2000      	movs	r0, #0
 8005b46:	2100      	movs	r1, #0
 8005b48:	2d01      	cmp	r5, #1
 8005b4a:	f300 80a0 	bgt.w	8005c8e <__kernel_rem_pio2+0x64e>
 8005b4e:	9b02      	ldr	r3, [sp, #8]
 8005b50:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8005b54:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f040 809e 	bne.w	8005c9a <__kernel_rem_pio2+0x65a>
 8005b5e:	9b01      	ldr	r3, [sp, #4]
 8005b60:	e9c3 7800 	strd	r7, r8, [r3]
 8005b64:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005b68:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005b6c:	e033      	b.n	8005bd6 <__kernel_rem_pio2+0x596>
 8005b6e:	3408      	adds	r4, #8
 8005b70:	ab4a      	add	r3, sp, #296	; 0x128
 8005b72:	441c      	add	r4, r3
 8005b74:	462e      	mov	r6, r5
 8005b76:	2000      	movs	r0, #0
 8005b78:	2100      	movs	r1, #0
 8005b7a:	2e00      	cmp	r6, #0
 8005b7c:	da3a      	bge.n	8005bf4 <__kernel_rem_pio2+0x5b4>
 8005b7e:	9b02      	ldr	r3, [sp, #8]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d03d      	beq.n	8005c00 <__kernel_rem_pio2+0x5c0>
 8005b84:	4602      	mov	r2, r0
 8005b86:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005b8a:	9c01      	ldr	r4, [sp, #4]
 8005b8c:	e9c4 2300 	strd	r2, r3, [r4]
 8005b90:	4602      	mov	r2, r0
 8005b92:	460b      	mov	r3, r1
 8005b94:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005b98:	f7fa fb6e 	bl	8000278 <__aeabi_dsub>
 8005b9c:	ae4c      	add	r6, sp, #304	; 0x130
 8005b9e:	2401      	movs	r4, #1
 8005ba0:	42a5      	cmp	r5, r4
 8005ba2:	da30      	bge.n	8005c06 <__kernel_rem_pio2+0x5c6>
 8005ba4:	9b02      	ldr	r3, [sp, #8]
 8005ba6:	b113      	cbz	r3, 8005bae <__kernel_rem_pio2+0x56e>
 8005ba8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005bac:	4619      	mov	r1, r3
 8005bae:	9b01      	ldr	r3, [sp, #4]
 8005bb0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005bb4:	e00f      	b.n	8005bd6 <__kernel_rem_pio2+0x596>
 8005bb6:	ab9a      	add	r3, sp, #616	; 0x268
 8005bb8:	441c      	add	r4, r3
 8005bba:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005bbe:	2000      	movs	r0, #0
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	2d00      	cmp	r5, #0
 8005bc4:	da10      	bge.n	8005be8 <__kernel_rem_pio2+0x5a8>
 8005bc6:	9b02      	ldr	r3, [sp, #8]
 8005bc8:	b113      	cbz	r3, 8005bd0 <__kernel_rem_pio2+0x590>
 8005bca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005bce:	4619      	mov	r1, r3
 8005bd0:	9b01      	ldr	r3, [sp, #4]
 8005bd2:	e9c3 0100 	strd	r0, r1, [r3]
 8005bd6:	9b06      	ldr	r3, [sp, #24]
 8005bd8:	f003 0007 	and.w	r0, r3, #7
 8005bdc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005be0:	ecbd 8b02 	vpop	{d8}
 8005be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005bec:	f7fa fb46 	bl	800027c <__adddf3>
 8005bf0:	3d01      	subs	r5, #1
 8005bf2:	e7e6      	b.n	8005bc2 <__kernel_rem_pio2+0x582>
 8005bf4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005bf8:	f7fa fb40 	bl	800027c <__adddf3>
 8005bfc:	3e01      	subs	r6, #1
 8005bfe:	e7bc      	b.n	8005b7a <__kernel_rem_pio2+0x53a>
 8005c00:	4602      	mov	r2, r0
 8005c02:	460b      	mov	r3, r1
 8005c04:	e7c1      	b.n	8005b8a <__kernel_rem_pio2+0x54a>
 8005c06:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005c0a:	f7fa fb37 	bl	800027c <__adddf3>
 8005c0e:	3401      	adds	r4, #1
 8005c10:	e7c6      	b.n	8005ba0 <__kernel_rem_pio2+0x560>
 8005c12:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8005c16:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005c1a:	4640      	mov	r0, r8
 8005c1c:	ec53 2b17 	vmov	r2, r3, d7
 8005c20:	4649      	mov	r1, r9
 8005c22:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005c26:	f7fa fb29 	bl	800027c <__adddf3>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	4606      	mov	r6, r0
 8005c30:	460f      	mov	r7, r1
 8005c32:	4640      	mov	r0, r8
 8005c34:	4649      	mov	r1, r9
 8005c36:	f7fa fb1f 	bl	8000278 <__aeabi_dsub>
 8005c3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c3e:	f7fa fb1d 	bl	800027c <__adddf3>
 8005c42:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005c46:	e9ca 0100 	strd	r0, r1, [sl]
 8005c4a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8005c4e:	e770      	b.n	8005b32 <__kernel_rem_pio2+0x4f2>
 8005c50:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8005c54:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005c58:	4630      	mov	r0, r6
 8005c5a:	ec53 2b17 	vmov	r2, r3, d7
 8005c5e:	4639      	mov	r1, r7
 8005c60:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005c64:	f7fa fb0a 	bl	800027c <__adddf3>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	460b      	mov	r3, r1
 8005c6c:	4680      	mov	r8, r0
 8005c6e:	4689      	mov	r9, r1
 8005c70:	4630      	mov	r0, r6
 8005c72:	4639      	mov	r1, r7
 8005c74:	f7fa fb00 	bl	8000278 <__aeabi_dsub>
 8005c78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c7c:	f7fa fafe 	bl	800027c <__adddf3>
 8005c80:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005c84:	e9ca 0100 	strd	r0, r1, [sl]
 8005c88:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8005c8c:	e756      	b.n	8005b3c <__kernel_rem_pio2+0x4fc>
 8005c8e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005c92:	f7fa faf3 	bl	800027c <__adddf3>
 8005c96:	3d01      	subs	r5, #1
 8005c98:	e756      	b.n	8005b48 <__kernel_rem_pio2+0x508>
 8005c9a:	9b01      	ldr	r3, [sp, #4]
 8005c9c:	9a01      	ldr	r2, [sp, #4]
 8005c9e:	601f      	str	r7, [r3, #0]
 8005ca0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8005ca4:	605c      	str	r4, [r3, #4]
 8005ca6:	609d      	str	r5, [r3, #8]
 8005ca8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005cac:	60d3      	str	r3, [r2, #12]
 8005cae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005cb2:	6110      	str	r0, [r2, #16]
 8005cb4:	6153      	str	r3, [r2, #20]
 8005cb6:	e78e      	b.n	8005bd6 <__kernel_rem_pio2+0x596>
 8005cb8:	41700000 	.word	0x41700000
 8005cbc:	3e700000 	.word	0x3e700000

08005cc0 <__kernel_sin>:
 8005cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cc4:	ec55 4b10 	vmov	r4, r5, d0
 8005cc8:	b085      	sub	sp, #20
 8005cca:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005cce:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005cd2:	ed8d 1b00 	vstr	d1, [sp]
 8005cd6:	9002      	str	r0, [sp, #8]
 8005cd8:	da06      	bge.n	8005ce8 <__kernel_sin+0x28>
 8005cda:	ee10 0a10 	vmov	r0, s0
 8005cde:	4629      	mov	r1, r5
 8005ce0:	f7fa ff32 	bl	8000b48 <__aeabi_d2iz>
 8005ce4:	2800      	cmp	r0, #0
 8005ce6:	d051      	beq.n	8005d8c <__kernel_sin+0xcc>
 8005ce8:	4622      	mov	r2, r4
 8005cea:	462b      	mov	r3, r5
 8005cec:	4620      	mov	r0, r4
 8005cee:	4629      	mov	r1, r5
 8005cf0:	f7fa fc7a 	bl	80005e8 <__aeabi_dmul>
 8005cf4:	4682      	mov	sl, r0
 8005cf6:	468b      	mov	fp, r1
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	4629      	mov	r1, r5
 8005d00:	f7fa fc72 	bl	80005e8 <__aeabi_dmul>
 8005d04:	a341      	add	r3, pc, #260	; (adr r3, 8005e0c <__kernel_sin+0x14c>)
 8005d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d0a:	4680      	mov	r8, r0
 8005d0c:	4689      	mov	r9, r1
 8005d0e:	4650      	mov	r0, sl
 8005d10:	4659      	mov	r1, fp
 8005d12:	f7fa fc69 	bl	80005e8 <__aeabi_dmul>
 8005d16:	a33f      	add	r3, pc, #252	; (adr r3, 8005e14 <__kernel_sin+0x154>)
 8005d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1c:	f7fa faac 	bl	8000278 <__aeabi_dsub>
 8005d20:	4652      	mov	r2, sl
 8005d22:	465b      	mov	r3, fp
 8005d24:	f7fa fc60 	bl	80005e8 <__aeabi_dmul>
 8005d28:	a33c      	add	r3, pc, #240	; (adr r3, 8005e1c <__kernel_sin+0x15c>)
 8005d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d2e:	f7fa faa5 	bl	800027c <__adddf3>
 8005d32:	4652      	mov	r2, sl
 8005d34:	465b      	mov	r3, fp
 8005d36:	f7fa fc57 	bl	80005e8 <__aeabi_dmul>
 8005d3a:	a33a      	add	r3, pc, #232	; (adr r3, 8005e24 <__kernel_sin+0x164>)
 8005d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d40:	f7fa fa9a 	bl	8000278 <__aeabi_dsub>
 8005d44:	4652      	mov	r2, sl
 8005d46:	465b      	mov	r3, fp
 8005d48:	f7fa fc4e 	bl	80005e8 <__aeabi_dmul>
 8005d4c:	a337      	add	r3, pc, #220	; (adr r3, 8005e2c <__kernel_sin+0x16c>)
 8005d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d52:	f7fa fa93 	bl	800027c <__adddf3>
 8005d56:	9b02      	ldr	r3, [sp, #8]
 8005d58:	4606      	mov	r6, r0
 8005d5a:	460f      	mov	r7, r1
 8005d5c:	b9db      	cbnz	r3, 8005d96 <__kernel_sin+0xd6>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	460b      	mov	r3, r1
 8005d62:	4650      	mov	r0, sl
 8005d64:	4659      	mov	r1, fp
 8005d66:	f7fa fc3f 	bl	80005e8 <__aeabi_dmul>
 8005d6a:	a325      	add	r3, pc, #148	; (adr r3, 8005e00 <__kernel_sin+0x140>)
 8005d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d70:	f7fa fa82 	bl	8000278 <__aeabi_dsub>
 8005d74:	4642      	mov	r2, r8
 8005d76:	464b      	mov	r3, r9
 8005d78:	f7fa fc36 	bl	80005e8 <__aeabi_dmul>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	4620      	mov	r0, r4
 8005d82:	4629      	mov	r1, r5
 8005d84:	f7fa fa7a 	bl	800027c <__adddf3>
 8005d88:	4604      	mov	r4, r0
 8005d8a:	460d      	mov	r5, r1
 8005d8c:	ec45 4b10 	vmov	d0, r4, r5
 8005d90:	b005      	add	sp, #20
 8005d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d96:	2200      	movs	r2, #0
 8005d98:	4b1b      	ldr	r3, [pc, #108]	; (8005e08 <__kernel_sin+0x148>)
 8005d9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d9e:	f7fa fc23 	bl	80005e8 <__aeabi_dmul>
 8005da2:	4632      	mov	r2, r6
 8005da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005da8:	463b      	mov	r3, r7
 8005daa:	4640      	mov	r0, r8
 8005dac:	4649      	mov	r1, r9
 8005dae:	f7fa fc1b 	bl	80005e8 <__aeabi_dmul>
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005dba:	f7fa fa5d 	bl	8000278 <__aeabi_dsub>
 8005dbe:	4652      	mov	r2, sl
 8005dc0:	465b      	mov	r3, fp
 8005dc2:	f7fa fc11 	bl	80005e8 <__aeabi_dmul>
 8005dc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005dca:	f7fa fa55 	bl	8000278 <__aeabi_dsub>
 8005dce:	a30c      	add	r3, pc, #48	; (adr r3, 8005e00 <__kernel_sin+0x140>)
 8005dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd4:	4606      	mov	r6, r0
 8005dd6:	460f      	mov	r7, r1
 8005dd8:	4640      	mov	r0, r8
 8005dda:	4649      	mov	r1, r9
 8005ddc:	f7fa fc04 	bl	80005e8 <__aeabi_dmul>
 8005de0:	4602      	mov	r2, r0
 8005de2:	460b      	mov	r3, r1
 8005de4:	4630      	mov	r0, r6
 8005de6:	4639      	mov	r1, r7
 8005de8:	f7fa fa48 	bl	800027c <__adddf3>
 8005dec:	4602      	mov	r2, r0
 8005dee:	460b      	mov	r3, r1
 8005df0:	4620      	mov	r0, r4
 8005df2:	4629      	mov	r1, r5
 8005df4:	f7fa fa40 	bl	8000278 <__aeabi_dsub>
 8005df8:	e7c6      	b.n	8005d88 <__kernel_sin+0xc8>
 8005dfa:	bf00      	nop
 8005dfc:	f3af 8000 	nop.w
 8005e00:	55555549 	.word	0x55555549
 8005e04:	3fc55555 	.word	0x3fc55555
 8005e08:	3fe00000 	.word	0x3fe00000
 8005e0c:	5acfd57c 	.word	0x5acfd57c
 8005e10:	3de5d93a 	.word	0x3de5d93a
 8005e14:	8a2b9ceb 	.word	0x8a2b9ceb
 8005e18:	3e5ae5e6 	.word	0x3e5ae5e6
 8005e1c:	57b1fe7d 	.word	0x57b1fe7d
 8005e20:	3ec71de3 	.word	0x3ec71de3
 8005e24:	19c161d5 	.word	0x19c161d5
 8005e28:	3f2a01a0 	.word	0x3f2a01a0
 8005e2c:	1110f8a6 	.word	0x1110f8a6
 8005e30:	3f811111 	.word	0x3f811111

08005e34 <fabs>:
 8005e34:	ec51 0b10 	vmov	r0, r1, d0
 8005e38:	ee10 2a10 	vmov	r2, s0
 8005e3c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005e40:	ec43 2b10 	vmov	d0, r2, r3
 8005e44:	4770      	bx	lr
	...

08005e48 <floor>:
 8005e48:	ec51 0b10 	vmov	r0, r1, d0
 8005e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e50:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005e54:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005e58:	2e13      	cmp	r6, #19
 8005e5a:	460c      	mov	r4, r1
 8005e5c:	ee10 5a10 	vmov	r5, s0
 8005e60:	4680      	mov	r8, r0
 8005e62:	dc34      	bgt.n	8005ece <floor+0x86>
 8005e64:	2e00      	cmp	r6, #0
 8005e66:	da16      	bge.n	8005e96 <floor+0x4e>
 8005e68:	a335      	add	r3, pc, #212	; (adr r3, 8005f40 <floor+0xf8>)
 8005e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6e:	f7fa fa05 	bl	800027c <__adddf3>
 8005e72:	2200      	movs	r2, #0
 8005e74:	2300      	movs	r3, #0
 8005e76:	f7fa fe47 	bl	8000b08 <__aeabi_dcmpgt>
 8005e7a:	b148      	cbz	r0, 8005e90 <floor+0x48>
 8005e7c:	2c00      	cmp	r4, #0
 8005e7e:	da59      	bge.n	8005f34 <floor+0xec>
 8005e80:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005e84:	4a30      	ldr	r2, [pc, #192]	; (8005f48 <floor+0x100>)
 8005e86:	432b      	orrs	r3, r5
 8005e88:	2500      	movs	r5, #0
 8005e8a:	42ab      	cmp	r3, r5
 8005e8c:	bf18      	it	ne
 8005e8e:	4614      	movne	r4, r2
 8005e90:	4621      	mov	r1, r4
 8005e92:	4628      	mov	r0, r5
 8005e94:	e025      	b.n	8005ee2 <floor+0x9a>
 8005e96:	4f2d      	ldr	r7, [pc, #180]	; (8005f4c <floor+0x104>)
 8005e98:	4137      	asrs	r7, r6
 8005e9a:	ea01 0307 	and.w	r3, r1, r7
 8005e9e:	4303      	orrs	r3, r0
 8005ea0:	d01f      	beq.n	8005ee2 <floor+0x9a>
 8005ea2:	a327      	add	r3, pc, #156	; (adr r3, 8005f40 <floor+0xf8>)
 8005ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea8:	f7fa f9e8 	bl	800027c <__adddf3>
 8005eac:	2200      	movs	r2, #0
 8005eae:	2300      	movs	r3, #0
 8005eb0:	f7fa fe2a 	bl	8000b08 <__aeabi_dcmpgt>
 8005eb4:	2800      	cmp	r0, #0
 8005eb6:	d0eb      	beq.n	8005e90 <floor+0x48>
 8005eb8:	2c00      	cmp	r4, #0
 8005eba:	bfbe      	ittt	lt
 8005ebc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005ec0:	fa43 f606 	asrlt.w	r6, r3, r6
 8005ec4:	19a4      	addlt	r4, r4, r6
 8005ec6:	ea24 0407 	bic.w	r4, r4, r7
 8005eca:	2500      	movs	r5, #0
 8005ecc:	e7e0      	b.n	8005e90 <floor+0x48>
 8005ece:	2e33      	cmp	r6, #51	; 0x33
 8005ed0:	dd0b      	ble.n	8005eea <floor+0xa2>
 8005ed2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005ed6:	d104      	bne.n	8005ee2 <floor+0x9a>
 8005ed8:	ee10 2a10 	vmov	r2, s0
 8005edc:	460b      	mov	r3, r1
 8005ede:	f7fa f9cd 	bl	800027c <__adddf3>
 8005ee2:	ec41 0b10 	vmov	d0, r0, r1
 8005ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005eea:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005eee:	f04f 33ff 	mov.w	r3, #4294967295
 8005ef2:	fa23 f707 	lsr.w	r7, r3, r7
 8005ef6:	4207      	tst	r7, r0
 8005ef8:	d0f3      	beq.n	8005ee2 <floor+0x9a>
 8005efa:	a311      	add	r3, pc, #68	; (adr r3, 8005f40 <floor+0xf8>)
 8005efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f00:	f7fa f9bc 	bl	800027c <__adddf3>
 8005f04:	2200      	movs	r2, #0
 8005f06:	2300      	movs	r3, #0
 8005f08:	f7fa fdfe 	bl	8000b08 <__aeabi_dcmpgt>
 8005f0c:	2800      	cmp	r0, #0
 8005f0e:	d0bf      	beq.n	8005e90 <floor+0x48>
 8005f10:	2c00      	cmp	r4, #0
 8005f12:	da02      	bge.n	8005f1a <floor+0xd2>
 8005f14:	2e14      	cmp	r6, #20
 8005f16:	d103      	bne.n	8005f20 <floor+0xd8>
 8005f18:	3401      	adds	r4, #1
 8005f1a:	ea25 0507 	bic.w	r5, r5, r7
 8005f1e:	e7b7      	b.n	8005e90 <floor+0x48>
 8005f20:	2301      	movs	r3, #1
 8005f22:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005f26:	fa03 f606 	lsl.w	r6, r3, r6
 8005f2a:	4435      	add	r5, r6
 8005f2c:	4545      	cmp	r5, r8
 8005f2e:	bf38      	it	cc
 8005f30:	18e4      	addcc	r4, r4, r3
 8005f32:	e7f2      	b.n	8005f1a <floor+0xd2>
 8005f34:	2500      	movs	r5, #0
 8005f36:	462c      	mov	r4, r5
 8005f38:	e7aa      	b.n	8005e90 <floor+0x48>
 8005f3a:	bf00      	nop
 8005f3c:	f3af 8000 	nop.w
 8005f40:	8800759c 	.word	0x8800759c
 8005f44:	7e37e43c 	.word	0x7e37e43c
 8005f48:	bff00000 	.word	0xbff00000
 8005f4c:	000fffff 	.word	0x000fffff

08005f50 <matherr>:
 8005f50:	2000      	movs	r0, #0
 8005f52:	4770      	bx	lr
 8005f54:	0000      	movs	r0, r0
	...

08005f58 <scalbn>:
 8005f58:	b570      	push	{r4, r5, r6, lr}
 8005f5a:	ec55 4b10 	vmov	r4, r5, d0
 8005f5e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005f62:	4606      	mov	r6, r0
 8005f64:	462b      	mov	r3, r5
 8005f66:	b9aa      	cbnz	r2, 8005f94 <scalbn+0x3c>
 8005f68:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005f6c:	4323      	orrs	r3, r4
 8005f6e:	d03b      	beq.n	8005fe8 <scalbn+0x90>
 8005f70:	4b31      	ldr	r3, [pc, #196]	; (8006038 <scalbn+0xe0>)
 8005f72:	4629      	mov	r1, r5
 8005f74:	2200      	movs	r2, #0
 8005f76:	ee10 0a10 	vmov	r0, s0
 8005f7a:	f7fa fb35 	bl	80005e8 <__aeabi_dmul>
 8005f7e:	4b2f      	ldr	r3, [pc, #188]	; (800603c <scalbn+0xe4>)
 8005f80:	429e      	cmp	r6, r3
 8005f82:	4604      	mov	r4, r0
 8005f84:	460d      	mov	r5, r1
 8005f86:	da12      	bge.n	8005fae <scalbn+0x56>
 8005f88:	a327      	add	r3, pc, #156	; (adr r3, 8006028 <scalbn+0xd0>)
 8005f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f8e:	f7fa fb2b 	bl	80005e8 <__aeabi_dmul>
 8005f92:	e009      	b.n	8005fa8 <scalbn+0x50>
 8005f94:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005f98:	428a      	cmp	r2, r1
 8005f9a:	d10c      	bne.n	8005fb6 <scalbn+0x5e>
 8005f9c:	ee10 2a10 	vmov	r2, s0
 8005fa0:	4620      	mov	r0, r4
 8005fa2:	4629      	mov	r1, r5
 8005fa4:	f7fa f96a 	bl	800027c <__adddf3>
 8005fa8:	4604      	mov	r4, r0
 8005faa:	460d      	mov	r5, r1
 8005fac:	e01c      	b.n	8005fe8 <scalbn+0x90>
 8005fae:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	3a36      	subs	r2, #54	; 0x36
 8005fb6:	4432      	add	r2, r6
 8005fb8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005fbc:	428a      	cmp	r2, r1
 8005fbe:	dd0b      	ble.n	8005fd8 <scalbn+0x80>
 8005fc0:	ec45 4b11 	vmov	d1, r4, r5
 8005fc4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8006030 <scalbn+0xd8>
 8005fc8:	f000 f83c 	bl	8006044 <copysign>
 8005fcc:	a318      	add	r3, pc, #96	; (adr r3, 8006030 <scalbn+0xd8>)
 8005fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd2:	ec51 0b10 	vmov	r0, r1, d0
 8005fd6:	e7da      	b.n	8005f8e <scalbn+0x36>
 8005fd8:	2a00      	cmp	r2, #0
 8005fda:	dd08      	ble.n	8005fee <scalbn+0x96>
 8005fdc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005fe0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005fe4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005fe8:	ec45 4b10 	vmov	d0, r4, r5
 8005fec:	bd70      	pop	{r4, r5, r6, pc}
 8005fee:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005ff2:	da0d      	bge.n	8006010 <scalbn+0xb8>
 8005ff4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005ff8:	429e      	cmp	r6, r3
 8005ffa:	ec45 4b11 	vmov	d1, r4, r5
 8005ffe:	dce1      	bgt.n	8005fc4 <scalbn+0x6c>
 8006000:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8006028 <scalbn+0xd0>
 8006004:	f000 f81e 	bl	8006044 <copysign>
 8006008:	a307      	add	r3, pc, #28	; (adr r3, 8006028 <scalbn+0xd0>)
 800600a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600e:	e7e0      	b.n	8005fd2 <scalbn+0x7a>
 8006010:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006014:	3236      	adds	r2, #54	; 0x36
 8006016:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800601a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800601e:	4620      	mov	r0, r4
 8006020:	4629      	mov	r1, r5
 8006022:	2200      	movs	r2, #0
 8006024:	4b06      	ldr	r3, [pc, #24]	; (8006040 <scalbn+0xe8>)
 8006026:	e7b2      	b.n	8005f8e <scalbn+0x36>
 8006028:	c2f8f359 	.word	0xc2f8f359
 800602c:	01a56e1f 	.word	0x01a56e1f
 8006030:	8800759c 	.word	0x8800759c
 8006034:	7e37e43c 	.word	0x7e37e43c
 8006038:	43500000 	.word	0x43500000
 800603c:	ffff3cb0 	.word	0xffff3cb0
 8006040:	3c900000 	.word	0x3c900000

08006044 <copysign>:
 8006044:	ec51 0b10 	vmov	r0, r1, d0
 8006048:	ee11 0a90 	vmov	r0, s3
 800604c:	ee10 2a10 	vmov	r2, s0
 8006050:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006054:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006058:	ea41 0300 	orr.w	r3, r1, r0
 800605c:	ec43 2b10 	vmov	d0, r2, r3
 8006060:	4770      	bx	lr
	...

08006064 <_init>:
 8006064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006066:	bf00      	nop
 8006068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800606a:	bc08      	pop	{r3}
 800606c:	469e      	mov	lr, r3
 800606e:	4770      	bx	lr

08006070 <_fini>:
 8006070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006072:	bf00      	nop
 8006074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006076:	bc08      	pop	{r3}
 8006078:	469e      	mov	lr, r3
 800607a:	4770      	bx	lr
