{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591886037785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591886037790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 17:33:57 2020 " "Processing started: Thu Jun 11 17:33:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591886037790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591886037790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monochr -c monochr " "Command: quartus_map --read_settings_files=on --write_settings_files=off monochr -c monochr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591886037790 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591886038098 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" usb.vhd(58) " "VHDL syntax error at usb.vhd(58) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1591886049468 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" usb.vhd(60) " "VHDL syntax error at usb.vhd(60) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "source/usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/usb.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1591886049469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file source/usb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll_usb/synthesis/pll_usb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/pll_usb/synthesis/pll_usb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_usb-rtl " "Found design unit 1: pll_usb-rtl" {  } { { "source/pll_usb/synthesis/pll_usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pll_usb/synthesis/pll_usb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049472 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_usb " "Found entity 1: pll_usb" {  } { { "source/pll_usb/synthesis/pll_usb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pll_usb/synthesis/pll_usb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_usb_altpll_0_dffpipe_l2c " "Found entity 1: pll_usb_altpll_0_dffpipe_l2c" {  } { { "source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v" "" { Text "C:/TIM/Project/monochr/altera/source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049475 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_usb_altpll_0_stdsync_sv6 " "Found entity 2: pll_usb_altpll_0_stdsync_sv6" {  } { { "source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v" "" { Text "C:/TIM/Project/monochr/altera/source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049475 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_usb_altpll_0_altpll_jkh2 " "Found entity 3: pll_usb_altpll_0_altpll_jkh2" {  } { { "source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v" "" { Text "C:/TIM/Project/monochr/altera/source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049475 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_usb_altpll_0 " "Found entity 4: pll_usb_altpll_0" {  } { { "source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v" "" { Text "C:/TIM/Project/monochr/altera/source/pll_usb/synthesis/submodules/pll_usb_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-logic " "Found design unit 1: ram-logic" {  } { { "source/ram.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/ram.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049478 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "source/ram.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/ram.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "source/vga_test.v" "" { Text "C:/TIM/Project/monochr/altera/source/vga_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pzs_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/pzs_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pzs_test-pzs_test " "Found design unit 1: pzs_test-pzs_test" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049482 ""} { "Info" "ISGN_ENTITY_NAME" "1 pzs_test " "Found entity 1: pzs_test" {  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "source/pll.v" "" { Text "C:/TIM/Project/monochr/altera/source/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/monochr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/monochr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monochr-monochr " "Found design unit 1: monochr-monochr" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049486 ""} { "Info" "ISGN_ENTITY_NAME" "1 monochr " "Found entity 1: monochr" {  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory " "Found design unit 1: memory-memory" {  } { { "source/memory.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049488 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "source/memory.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049488 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "source/logic_memory.vhd " "Can't analyze file -- file source/logic_memory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1591886049491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/monochr_sch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file source/monochr_sch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 monochr_sch " "Found entity 1: monochr_sch" {  } { { "source/monochr_sch.bdf" "" { Schematic "C:/TIM/Project/monochr/altera/source/monochr_sch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_monochr.v 1 1 " "Found 1 design units, including 1 entities, in source file source/testbench_monochr.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_monochr " "Found entity 1: testbench_monochr" {  } { { "source/testbench_monochr.v" "" { Text "C:/TIM/Project/monochr/altera/source/testbench_monochr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_tb-vhdl_tb " "Found design unit 1: vhdl_tb-vhdl_tb" {  } { { "source/vhdl_tb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/vhdl_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049496 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_tb " "Found entity 1: vhdl_tb" {  } { { "source/vhdl_tb.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/vhdl_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591886049496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591886049496 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591886049645 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 11 17:34:09 2020 " "Processing ended: Thu Jun 11 17:34:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591886049645 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591886049645 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591886049645 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591886049645 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591886050226 ""}
