INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/MUX_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/Mux_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/Mux_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Judy/Desktop/单周期CPU/单周期CPU.srcs/sim_1/new/sim_CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU_top
