// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_dout,
        img_num_data_valid,
        img_fifo_cap,
        img_empty_n,
        img_read,
        bytePlanes_plane01_din,
        bytePlanes_plane01_num_data_valid,
        bytePlanes_plane01_fifo_cap,
        bytePlanes_plane01_full_n,
        bytePlanes_plane01_write,
        pix_val_V_17,
        pix_val_V_16,
        pix_val_V_15,
        trunc_ln4,
        cmp550_2,
        cmp550_1,
        cmp550,
        icmp_ln872,
        cmp497_6,
        cmp497_5,
        cmp497_4,
        cmp497_3,
        cmp497_2,
        cmp497_1,
        sub494,
        cmp497,
        pix_val_V_27_out,
        pix_val_V_27_out_ap_vld,
        pix_val_V_26_out,
        pix_val_V_26_out_ap_vld,
        pix_val_V_23_out,
        pix_val_V_23_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] img_dout;
input  [1:0] img_num_data_valid;
input  [1:0] img_fifo_cap;
input   img_empty_n;
output   img_read;
output  [63:0] bytePlanes_plane01_din;
input  [10:0] bytePlanes_plane01_num_data_valid;
input  [10:0] bytePlanes_plane01_fifo_cap;
input   bytePlanes_plane01_full_n;
output   bytePlanes_plane01_write;
input  [7:0] pix_val_V_17;
input  [7:0] pix_val_V_16;
input  [7:0] pix_val_V_15;
input  [10:0] trunc_ln4;
input  [0:0] cmp550_2;
input  [0:0] cmp550_1;
input  [0:0] cmp550;
input  [0:0] icmp_ln872;
input  [0:0] cmp497_6;
input  [0:0] cmp497_5;
input  [0:0] cmp497_4;
input  [0:0] cmp497_3;
input  [0:0] cmp497_2;
input  [0:0] cmp497_1;
input  [11:0] sub494;
input  [0:0] cmp497;
output  [7:0] pix_val_V_27_out;
output   pix_val_V_27_out_ap_vld;
output  [7:0] pix_val_V_26_out;
output   pix_val_V_26_out_ap_vld;
output  [7:0] pix_val_V_23_out;
output   pix_val_V_23_out_ap_vld;

reg ap_idle;
reg img_read;
reg[63:0] bytePlanes_plane01_din;
reg bytePlanes_plane01_write;
reg pix_val_V_27_out_ap_vld;
reg pix_val_V_26_out_ap_vld;
reg pix_val_V_23_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln887_reg_837;
reg   [0:0] or_ln892_reg_852;
reg    ap_predicate_op61_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] or_ln892_6_reg_918;
reg    ap_predicate_op125_read_state8;
reg   [0:0] or_ln905_1_reg_860;
reg    ap_predicate_op131_write_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
reg    img_blk_n;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_ln892_1_reg_888;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_ln892_2_reg_897;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_ln892_3_reg_906;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_ln892_4_reg_910;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] or_ln892_5_reg_914;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln892_7_reg_922;
reg    bytePlanes_plane01_blk_n;
reg   [0:0] or_ln905_reg_856;
reg   [0:0] or_ln905_2_reg_864;
reg   [7:0] pix_val_V_11_reg_227;
reg   [7:0] pix_val_V_10_reg_237;
reg   [7:0] pix_val_V_9_reg_247;
reg   [7:0] pix_val_V_20_reg_257;
reg   [7:0] pix_val_V_19_reg_268;
reg   [7:0] pix_val_V_18_reg_279;
reg   [7:0] pix_val_V_24_reg_312;
reg   [7:0] pix_val_V_32_reg_323;
reg   [7:0] pix_val_V_31_reg_334;
reg   [7:0] pix_val_V_30_reg_345;
reg   [7:0] pix_val_V_38_reg_356;
reg   [7:0] pix_val_V_37_reg_367;
reg   [7:0] pix_val_V_36_reg_378;
reg   [7:0] pix_val_V_43_reg_400;
reg   [7:0] pix_val_V_42_reg_411;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op81_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op107_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_op71_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op95_read_state5;
reg    ap_predicate_op101_write_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op116_read_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op137_read_state9;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln887_fu_557_p2;
wire   [0:0] cmp495_fu_573_p2;
reg   [0:0] cmp495_reg_841;
wire   [0:0] or_ln892_fu_579_p2;
wire   [0:0] or_ln905_fu_585_p2;
wire   [0:0] or_ln905_1_fu_591_p2;
wire   [0:0] or_ln905_2_fu_597_p2;
wire   [7:0] pix_val_V_7_fu_617_p1;
wire   [0:0] or_ln892_1_fu_621_p2;
wire   [7:0] pix_val_V_13_fu_625_p1;
wire   [0:0] or_ln892_2_fu_629_p2;
wire   [7:0] pix_val_V_22_fu_633_p1;
wire   [0:0] or_ln892_3_fu_637_p2;
wire   [0:0] or_ln892_4_fu_641_p2;
wire   [0:0] or_ln892_5_fu_645_p2;
wire   [0:0] or_ln892_6_fu_649_p2;
wire   [0:0] or_ln892_7_fu_653_p2;
wire   [7:0] pix_val_V_28_fu_657_p1;
wire   [7:0] pix_val_V_34_fu_682_p1;
wire   [7:0] pix_val_V_40_fu_686_p1;
wire   [7:0] pix_val_V_46_fu_690_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_11_reg_227;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_10_reg_237;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_9_reg_247;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_20_reg_257;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_19_reg_268;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_18_reg_279;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_26_reg_290;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_25_reg_301;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_24_reg_312;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_32_reg_323;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_31_reg_334;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_30_reg_345;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_38_reg_356;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_37_reg_367;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_36_reg_378;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_44_reg_389;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_43_reg_400;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_42_reg_411;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_50_reg_422;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_50_reg_422;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_49_reg_432;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_49_reg_432;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_48_reg_442;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_48_reg_442;
reg   [7:0] ap_phi_mux_pix_val_V_56_phi_fu_455_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_56_reg_452;
reg   [7:0] ap_phi_mux_pix_val_V_55_phi_fu_465_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_55_reg_462;
reg   [7:0] ap_phi_mux_pix_val_V_54_phi_fu_475_p4;
wire   [7:0] pix_val_V_52_fu_715_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_54_reg_472;
reg   [10:0] x_fu_102;
wire   [10:0] x_2_fu_563_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_x_1;
reg   [7:0] pix_val_V_fu_106;
reg   [7:0] pix_val_V_1_fu_110;
reg   [7:0] pix_val_V_2_fu_114;
wire   [63:0] p_s_fu_661_p9;
reg    ap_block_pp0_stage4_01001;
wire   [63:0] p_1_fu_694_p9;
reg    ap_block_pp0_stage7_01001;
wire   [63:0] p_0_fu_720_p9;
reg    ap_block_pp0_stage0_01001;
wire   [11:0] zext_ln887_fu_569_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_799;
reg    ap_condition_804;
reg    ap_condition_808;
reg    ap_condition_812;
reg    ap_condition_816;
reg    ap_condition_820;
reg    ap_condition_317;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

design_1_v_frmbuf_wr_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((or_ln892_reg_852 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_10_reg_237 <= pix_val_V_1_fu_110;
        end else if ((or_ln892_reg_852 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_10_reg_237 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((or_ln892_reg_852 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_11_reg_227 <= pix_val_V_2_fu_114;
        end else if ((or_ln892_reg_852 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_11_reg_227 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_804)) begin
        if ((or_ln892_1_reg_888 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_18_reg_279 <= ap_phi_reg_pp0_iter0_pix_val_V_9_reg_247;
        end else if ((or_ln892_1_reg_888 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_18_reg_279 <= pix_val_V_13_fu_625_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_804)) begin
        if ((or_ln892_1_reg_888 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_19_reg_268 <= ap_phi_reg_pp0_iter0_pix_val_V_10_reg_237;
        end else if ((or_ln892_1_reg_888 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_19_reg_268 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_804)) begin
        if ((or_ln892_1_reg_888 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_20_reg_257 <= ap_phi_reg_pp0_iter0_pix_val_V_11_reg_227;
        end else if ((or_ln892_1_reg_888 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_20_reg_257 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_808)) begin
        if ((or_ln892_2_reg_897 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_24_reg_312 <= ap_phi_reg_pp0_iter0_pix_val_V_18_reg_279;
        end else if ((or_ln892_2_reg_897 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_24_reg_312 <= pix_val_V_22_fu_633_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_808)) begin
        if ((or_ln892_2_reg_897 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_25_reg_301 <= ap_phi_reg_pp0_iter0_pix_val_V_19_reg_268;
        end else if ((or_ln892_2_reg_897 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_25_reg_301 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_808)) begin
        if ((or_ln892_2_reg_897 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_26_reg_290 <= ap_phi_reg_pp0_iter0_pix_val_V_20_reg_257;
        end else if ((or_ln892_2_reg_897 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_26_reg_290 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_812)) begin
        if ((or_ln892_3_reg_906 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_30_reg_345 <= ap_phi_reg_pp0_iter0_pix_val_V_24_reg_312;
        end else if ((or_ln892_3_reg_906 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_30_reg_345 <= pix_val_V_28_fu_657_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_812)) begin
        if ((or_ln892_3_reg_906 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_31_reg_334 <= ap_phi_reg_pp0_iter0_pix_val_V_25_reg_301;
        end else if ((or_ln892_3_reg_906 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_31_reg_334 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_812)) begin
        if ((or_ln892_3_reg_906 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_32_reg_323 <= ap_phi_reg_pp0_iter0_pix_val_V_26_reg_290;
        end else if ((or_ln892_3_reg_906 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_32_reg_323 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_816)) begin
        if ((or_ln892_4_reg_910 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_36_reg_378 <= ap_phi_reg_pp0_iter0_pix_val_V_30_reg_345;
        end else if ((or_ln892_4_reg_910 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_36_reg_378 <= pix_val_V_34_fu_682_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_816)) begin
        if ((or_ln892_4_reg_910 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_37_reg_367 <= ap_phi_reg_pp0_iter0_pix_val_V_31_reg_334;
        end else if ((or_ln892_4_reg_910 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_37_reg_367 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_816)) begin
        if ((or_ln892_4_reg_910 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_38_reg_356 <= ap_phi_reg_pp0_iter0_pix_val_V_32_reg_323;
        end else if ((or_ln892_4_reg_910 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_38_reg_356 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_820)) begin
        if ((or_ln892_5_reg_914 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_42_reg_411 <= ap_phi_reg_pp0_iter0_pix_val_V_36_reg_378;
        end else if ((or_ln892_5_reg_914 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_42_reg_411 <= pix_val_V_40_fu_686_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_820)) begin
        if ((or_ln892_5_reg_914 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_43_reg_400 <= ap_phi_reg_pp0_iter0_pix_val_V_37_reg_367;
        end else if ((or_ln892_5_reg_914 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_43_reg_400 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_820)) begin
        if ((or_ln892_5_reg_914 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_44_reg_389 <= ap_phi_reg_pp0_iter0_pix_val_V_38_reg_356;
        end else if ((or_ln892_5_reg_914 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_44_reg_389 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((or_ln892_reg_852 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_9_reg_247 <= pix_val_V_fu_106;
        end else if ((or_ln892_reg_852 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_9_reg_247 <= pix_val_V_7_fu_617_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_317)) begin
        if (((or_ln892_6_reg_918 == 1'd0) & (icmp_ln887_reg_837 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_48_reg_442 <= ap_phi_reg_pp0_iter0_pix_val_V_42_reg_411;
        end else if (((or_ln892_6_reg_918 == 1'd1) & (icmp_ln887_reg_837 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_48_reg_442 <= pix_val_V_46_fu_690_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_48_reg_442 <= ap_phi_reg_pp0_iter0_pix_val_V_48_reg_442;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_317)) begin
        if (((or_ln892_6_reg_918 == 1'd0) & (icmp_ln887_reg_837 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_49_reg_432 <= ap_phi_reg_pp0_iter0_pix_val_V_43_reg_400;
        end else if (((or_ln892_6_reg_918 == 1'd1) & (icmp_ln887_reg_837 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_49_reg_432 <= {{img_dout[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_49_reg_432 <= ap_phi_reg_pp0_iter0_pix_val_V_49_reg_432;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_317)) begin
        if (((or_ln892_6_reg_918 == 1'd0) & (icmp_ln887_reg_837 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_50_reg_422 <= ap_phi_reg_pp0_iter0_pix_val_V_44_reg_389;
        end else if (((or_ln892_6_reg_918 == 1'd1) & (icmp_ln887_reg_837 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_50_reg_422 <= {{img_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_50_reg_422 <= ap_phi_reg_pp0_iter0_pix_val_V_50_reg_422;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_val_V_1_fu_110 <= pix_val_V_16;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_val_V_1_fu_110 <= ap_phi_mux_pix_val_V_55_phi_fu_465_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_val_V_2_fu_114 <= pix_val_V_17;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_val_V_2_fu_114 <= ap_phi_mux_pix_val_V_56_phi_fu_455_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_val_V_fu_106 <= pix_val_V_15;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_val_V_fu_106 <= ap_phi_mux_pix_val_V_54_phi_fu_475_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln887_fu_557_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_102 <= x_2_fu_563_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_102 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp495_reg_841 <= cmp495_fu_573_p2;
        or_ln892_reg_852 <= or_ln892_fu_579_p2;
        or_ln905_1_reg_860 <= or_ln905_1_fu_591_p2;
        or_ln905_2_reg_864 <= or_ln905_2_fu_597_p2;
        or_ln905_reg_856 <= or_ln905_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln887_reg_837 <= icmp_ln887_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln887_reg_837 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln892_1_reg_888 <= or_ln892_1_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln887_reg_837 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln892_2_reg_897 <= or_ln892_2_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln887_reg_837 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        or_ln892_3_reg_906 <= or_ln892_3_fu_637_p2;
        or_ln892_4_reg_910 <= or_ln892_4_fu_641_p2;
        or_ln892_5_reg_914 <= or_ln892_5_fu_645_p2;
        or_ln892_6_reg_918 <= or_ln892_6_fu_649_p2;
        or_ln892_7_reg_922 <= or_ln892_7_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pix_val_V_10_reg_237 <= ap_phi_reg_pp0_iter0_pix_val_V_10_reg_237;
        pix_val_V_11_reg_227 <= ap_phi_reg_pp0_iter0_pix_val_V_11_reg_227;
        pix_val_V_9_reg_247 <= ap_phi_reg_pp0_iter0_pix_val_V_9_reg_247;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pix_val_V_18_reg_279 <= ap_phi_reg_pp0_iter0_pix_val_V_18_reg_279;
        pix_val_V_19_reg_268 <= ap_phi_reg_pp0_iter0_pix_val_V_19_reg_268;
        pix_val_V_20_reg_257 <= ap_phi_reg_pp0_iter0_pix_val_V_20_reg_257;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pix_val_V_24_reg_312 <= ap_phi_reg_pp0_iter0_pix_val_V_24_reg_312;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pix_val_V_30_reg_345 <= ap_phi_reg_pp0_iter0_pix_val_V_30_reg_345;
        pix_val_V_31_reg_334 <= ap_phi_reg_pp0_iter0_pix_val_V_31_reg_334;
        pix_val_V_32_reg_323 <= ap_phi_reg_pp0_iter0_pix_val_V_32_reg_323;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pix_val_V_36_reg_378 <= ap_phi_reg_pp0_iter0_pix_val_V_36_reg_378;
        pix_val_V_37_reg_367 <= ap_phi_reg_pp0_iter0_pix_val_V_37_reg_367;
        pix_val_V_38_reg_356 <= ap_phi_reg_pp0_iter0_pix_val_V_38_reg_356;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pix_val_V_42_reg_411 <= ap_phi_reg_pp0_iter0_pix_val_V_42_reg_411;
        pix_val_V_43_reg_400 <= ap_phi_reg_pp0_iter0_pix_val_V_43_reg_400;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln887_reg_837 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln887_reg_837 == 1'd0)) begin
        if ((or_ln892_7_reg_922 == 1'd0)) begin
            ap_phi_mux_pix_val_V_54_phi_fu_475_p4 = ap_phi_reg_pp0_iter1_pix_val_V_48_reg_442;
        end else if ((or_ln892_7_reg_922 == 1'd1)) begin
            ap_phi_mux_pix_val_V_54_phi_fu_475_p4 = pix_val_V_52_fu_715_p1;
        end else begin
            ap_phi_mux_pix_val_V_54_phi_fu_475_p4 = ap_phi_reg_pp0_iter1_pix_val_V_54_reg_472;
        end
    end else begin
        ap_phi_mux_pix_val_V_54_phi_fu_475_p4 = ap_phi_reg_pp0_iter1_pix_val_V_54_reg_472;
    end
end

always @ (*) begin
    if ((icmp_ln887_reg_837 == 1'd0)) begin
        if ((or_ln892_7_reg_922 == 1'd0)) begin
            ap_phi_mux_pix_val_V_55_phi_fu_465_p4 = ap_phi_reg_pp0_iter1_pix_val_V_49_reg_432;
        end else if ((or_ln892_7_reg_922 == 1'd1)) begin
            ap_phi_mux_pix_val_V_55_phi_fu_465_p4 = {{img_dout[15:8]}};
        end else begin
            ap_phi_mux_pix_val_V_55_phi_fu_465_p4 = ap_phi_reg_pp0_iter1_pix_val_V_55_reg_462;
        end
    end else begin
        ap_phi_mux_pix_val_V_55_phi_fu_465_p4 = ap_phi_reg_pp0_iter1_pix_val_V_55_reg_462;
    end
end

always @ (*) begin
    if ((icmp_ln887_reg_837 == 1'd0)) begin
        if ((or_ln892_7_reg_922 == 1'd0)) begin
            ap_phi_mux_pix_val_V_56_phi_fu_455_p4 = ap_phi_reg_pp0_iter1_pix_val_V_50_reg_422;
        end else if ((or_ln892_7_reg_922 == 1'd1)) begin
            ap_phi_mux_pix_val_V_56_phi_fu_455_p4 = {{img_dout[23:16]}};
        end else begin
            ap_phi_mux_pix_val_V_56_phi_fu_455_p4 = ap_phi_reg_pp0_iter1_pix_val_V_56_reg_452;
        end
    end else begin
        ap_phi_mux_pix_val_V_56_phi_fu_455_p4 = ap_phi_reg_pp0_iter1_pix_val_V_56_reg_452;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_x_1 = x_fu_102;
    end
end

always @ (*) begin
    if ((((ap_predicate_op131_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln905_2_reg_864 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln905_reg_856 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        bytePlanes_plane01_blk_n = bytePlanes_plane01_full_n;
    end else begin
        bytePlanes_plane01_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln905_2_reg_864 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bytePlanes_plane01_din = p_0_fu_720_p9;
    end else if (((ap_predicate_op131_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        bytePlanes_plane01_din = p_1_fu_694_p9;
    end else if (((1'b0 == ap_block_pp0_stage4_01001) & (ap_predicate_op101_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        bytePlanes_plane01_din = p_s_fu_661_p9;
    end else begin
        bytePlanes_plane01_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op131_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln905_2_reg_864 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op101_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        bytePlanes_plane01_write = 1'b1;
    end else begin
        bytePlanes_plane01_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op125_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln892_7_reg_922 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln892_5_reg_914 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_ln892_4_reg_910 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln892_3_reg_906 == 1'd1)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln892_2_reg_897 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln892_1_reg_888 == 1'd1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op61_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        img_blk_n = img_empty_n;
    end else begin
        img_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op125_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op137_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op116_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op95_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op71_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op107_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op81_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op61_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        img_read = 1'b1;
    end else begin
        img_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln887_reg_837 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_23_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln887_reg_837 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_26_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln887_reg_837 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_27_out_ap_vld = 1'b1;
    end else begin
        pix_val_V_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((bytePlanes_plane01_full_n == 1'b0) & (or_ln905_2_reg_864 == 1'd1)) | ((img_empty_n == 1'b0) & (ap_predicate_op137_read_state9 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((bytePlanes_plane01_full_n == 1'b0) & (or_ln905_2_reg_864 == 1'd1)) | ((img_empty_n == 1'b0) & (ap_predicate_op137_read_state9 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((bytePlanes_plane01_full_n == 1'b0) & (or_ln905_2_reg_864 == 1'd1)) | ((img_empty_n == 1'b0) & (ap_predicate_op137_read_state9 == 1'b1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_predicate_op61_read_state2 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_predicate_op61_read_state2 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op71_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op71_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op81_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op81_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((bytePlanes_plane01_full_n == 1'b0) & (ap_predicate_op101_write_state5 == 1'b1)) | ((img_empty_n == 1'b0) & (ap_predicate_op95_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((bytePlanes_plane01_full_n == 1'b0) & (ap_predicate_op101_write_state5 == 1'b1)) | ((img_empty_n == 1'b0) & (ap_predicate_op95_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((bytePlanes_plane01_full_n == 1'b0) & (ap_predicate_op101_write_state5 == 1'b1)) | ((img_empty_n == 1'b0) & (ap_predicate_op95_read_state5 == 1'b1))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op107_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op107_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((img_empty_n == 1'b0) & (ap_predicate_op116_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((img_empty_n == 1'b0) & (ap_predicate_op116_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op131_write_state8 == 1'b1) & (bytePlanes_plane01_full_n == 1'b0)) | ((ap_predicate_op125_read_state8 == 1'b1) & (img_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op131_write_state8 == 1'b1) & (bytePlanes_plane01_full_n == 1'b0)) | ((ap_predicate_op125_read_state8 == 1'b1) & (img_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op131_write_state8 == 1'b1) & (bytePlanes_plane01_full_n == 1'b0)) | ((ap_predicate_op125_read_state8 == 1'b1) & (img_empty_n == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((ap_predicate_op61_read_state2 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op71_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op81_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((bytePlanes_plane01_full_n == 1'b0) & (ap_predicate_op101_write_state5 == 1'b1)) | ((img_empty_n == 1'b0) & (ap_predicate_op95_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op107_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op116_read_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (((ap_predicate_op131_write_state8 == 1'b1) & (bytePlanes_plane01_full_n == 1'b0)) | ((ap_predicate_op125_read_state8 == 1'b1) & (img_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (((bytePlanes_plane01_full_n == 1'b0) & (or_ln905_2_reg_864 == 1'd1)) | ((img_empty_n == 1'b0) & (ap_predicate_op137_read_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_317 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_799 = ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_804 = ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_808 = ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_812 = ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_816 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_820 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln887_reg_837 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_pix_val_V_48_reg_442 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_49_reg_432 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_50_reg_422 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_val_V_54_reg_472 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_val_V_55_reg_462 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_val_V_56_reg_452 = 'bx;

always @ (*) begin
    ap_predicate_op101_write_state5 = ((icmp_ln887_reg_837 == 1'd0) & (or_ln905_reg_856 == 1'd1));
end

always @ (*) begin
    ap_predicate_op107_read_state6 = ((icmp_ln887_reg_837 == 1'd0) & (or_ln892_4_reg_910 == 1'd1));
end

always @ (*) begin
    ap_predicate_op116_read_state7 = ((icmp_ln887_reg_837 == 1'd0) & (or_ln892_5_reg_914 == 1'd1));
end

always @ (*) begin
    ap_predicate_op125_read_state8 = ((or_ln892_6_reg_918 == 1'd1) & (icmp_ln887_reg_837 == 1'd0));
end

always @ (*) begin
    ap_predicate_op131_write_state8 = ((or_ln905_1_reg_860 == 1'd1) & (icmp_ln887_reg_837 == 1'd0));
end

always @ (*) begin
    ap_predicate_op137_read_state9 = ((icmp_ln887_reg_837 == 1'd0) & (or_ln892_7_reg_922 == 1'd1));
end

always @ (*) begin
    ap_predicate_op61_read_state2 = ((or_ln892_reg_852 == 1'd1) & (icmp_ln887_reg_837 == 1'd0));
end

always @ (*) begin
    ap_predicate_op71_read_state3 = ((icmp_ln887_reg_837 == 1'd0) & (or_ln892_1_reg_888 == 1'd1));
end

always @ (*) begin
    ap_predicate_op81_read_state4 = ((icmp_ln887_reg_837 == 1'd0) & (or_ln892_2_reg_897 == 1'd1));
end

always @ (*) begin
    ap_predicate_op95_read_state5 = ((icmp_ln887_reg_837 == 1'd0) & (or_ln892_3_reg_906 == 1'd1));
end

assign cmp495_fu_573_p2 = (($signed(zext_ln887_fu_569_p1) < $signed(sub494)) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_557_p2 = ((ap_sig_allocacmp_x_1 == trunc_ln4) ? 1'b1 : 1'b0);

assign or_ln892_1_fu_621_p2 = (cmp497_1 | cmp495_reg_841);

assign or_ln892_2_fu_629_p2 = (cmp497_2 | cmp495_reg_841);

assign or_ln892_3_fu_637_p2 = (cmp497_3 | cmp495_reg_841);

assign or_ln892_4_fu_641_p2 = (cmp497_4 | cmp495_reg_841);

assign or_ln892_5_fu_645_p2 = (cmp497_5 | cmp495_reg_841);

assign or_ln892_6_fu_649_p2 = (cmp497_6 | cmp495_reg_841);

assign or_ln892_7_fu_653_p2 = (icmp_ln872 | cmp495_reg_841);

assign or_ln892_fu_579_p2 = (cmp497 | cmp495_fu_573_p2);

assign or_ln905_1_fu_591_p2 = (cmp550_1 | cmp495_fu_573_p2);

assign or_ln905_2_fu_597_p2 = (cmp550_2 | cmp495_fu_573_p2);

assign or_ln905_fu_585_p2 = (cmp550 | cmp495_fu_573_p2);

assign p_0_fu_720_p9 = {{{{{{{{ap_phi_mux_pix_val_V_54_phi_fu_475_p4}, {ap_phi_mux_pix_val_V_55_phi_fu_465_p4}}, {ap_phi_mux_pix_val_V_56_phi_fu_455_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_48_reg_442}}, {ap_phi_reg_pp0_iter1_pix_val_V_49_reg_432}}, {ap_phi_reg_pp0_iter1_pix_val_V_50_reg_422}}, {pix_val_V_42_reg_411}}, {pix_val_V_43_reg_400}};

assign p_1_fu_694_p9 = {{{{{{{{ap_phi_reg_pp0_iter0_pix_val_V_44_reg_389}, {pix_val_V_36_reg_378}}, {pix_val_V_37_reg_367}}, {pix_val_V_38_reg_356}}, {pix_val_V_30_reg_345}}, {pix_val_V_31_reg_334}}, {pix_val_V_32_reg_323}}, {pix_val_V_24_reg_312}};

assign p_s_fu_661_p9 = {{{{{{{{ap_phi_reg_pp0_iter0_pix_val_V_25_reg_301}, {ap_phi_reg_pp0_iter0_pix_val_V_26_reg_290}}, {pix_val_V_18_reg_279}}, {pix_val_V_19_reg_268}}, {pix_val_V_20_reg_257}}, {pix_val_V_9_reg_247}}, {pix_val_V_10_reg_237}}, {pix_val_V_11_reg_227}};

assign pix_val_V_13_fu_625_p1 = img_dout[7:0];

assign pix_val_V_22_fu_633_p1 = img_dout[7:0];

assign pix_val_V_23_out = pix_val_V_fu_106;

assign pix_val_V_26_out = pix_val_V_1_fu_110;

assign pix_val_V_27_out = pix_val_V_2_fu_114;

assign pix_val_V_28_fu_657_p1 = img_dout[7:0];

assign pix_val_V_34_fu_682_p1 = img_dout[7:0];

assign pix_val_V_40_fu_686_p1 = img_dout[7:0];

assign pix_val_V_46_fu_690_p1 = img_dout[7:0];

assign pix_val_V_52_fu_715_p1 = img_dout[7:0];

assign pix_val_V_7_fu_617_p1 = img_dout[7:0];

assign x_2_fu_563_p2 = (ap_sig_allocacmp_x_1 + 11'd1);

assign zext_ln887_fu_569_p1 = ap_sig_allocacmp_x_1;

endmodule //design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16
