# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Oct 20 22:36:51 2018
# 
# Allegro PCB Router v17-2-50 made 2017/01/16 at 14:16:53
# Running on: lee-pc, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Batch File Name: pasde.do
# Did File Name: E:/Project/FPMemory/ElectronicDesign/PCB/output/specctra.did
# Current time = Sat Oct 20 22:36:51 2018
# PCB E:/Project/FPMemory/ElectronicDesign/PCB/output
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-671.2600 ylo=-562.9900 xhi=671.2600 yhi=562.9900
# Total 32 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# Via VIA16D8 z=1, 2 xlo= -8.0000 ylo= -8.0000 xhi=  8.0000 yhi=  8.0000
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# Wires Processed 180, Vias Processed 57
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 38, Images Processed 46, Padstacks Processed 14
# Nets Processed 25, Net Terminals 179
# PCB Area=1249307.738  EIC=10  Area/EIC=124930.774  SMDs=28
# Total Pin Count: 144
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 46, at vias 20 Total Vias 57
# Percent Connected   82.47
# Manhattan Length 37840.1600 Horizontal 22017.1030 Vertical 15823.0570
# Routed Length 40052.8043 Horizontal 25008.6700 Vertical 18262.6500
# Ratio Actual / Manhattan   1.0585
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Total Conflicts: 35 (Cross: 0, Clear: 35, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaaen14788.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Oct 20 22:36:55 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 46, at vias 20 Total Vias 57
# Percent Connected   82.47
# Manhattan Length 37840.1600 Horizontal 22017.1030 Vertical 15823.0570
# Routed Length 40052.8043 Horizontal 25008.6700 Vertical 18262.6500
# Ratio Actual / Manhattan   1.0585
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 25
# Routing 180 wires.
# 11 bend points have been removed.
# 0 bend points have been removed.
# 15 bend points have been removed.
# Total Conflicts: 16 (Cross: 11, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 132 Successes 128 Failures 4 Vias 54
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 177 wires.
# Total Conflicts: 13 (Cross: 13, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 138 Successes 138 Failures 0 Vias 50
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.1876
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 195 wires.
# Total Conflicts: 15 (Cross: 15, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 140 Successes 140 Failures 0 Vias 47
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction -0.1538
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 187 wires.
# Total Conflicts: 10 (Cross: 10, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 142 Successes 142 Failures 0 Vias 49
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.3334
# End Pass 4 of 25
# 6 bend points have been removed.
# 0 bend points have been removed.
# 18 bend points have been removed.
# Start Route Pass 5 of 25
# Routing 29 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 27 Successes 26 Failures 1 Vias 53
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 25
# Start Route Pass 6 of 25
# Routing 19 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 16 Successes 16 Failures 0 Vias 52
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 11 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 52
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 12 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 11 Failures 0 Vias 53
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 9 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 53
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 13 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 53
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 53
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 13 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 53
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 10 wires.
# Total Conflicts: 7 (Cross: 1, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 55
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 23 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 19 Successes 19 Failures 0 Vias 53
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 8 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 53
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 6 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 53
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Cpu Time = 0:00:06  Elapsed Time = 0:00:06
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    11|     5|   4|    0|   54|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    13|     0|   0|    0|   50|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  3|    15|     0|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    10|     0|   0|    0|   49|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  5|     3|     0|   1|    0|   53|    0|   0| 70|  0:00:00|  0:00:00|
# Route    |  6|     3|     0|   0|    0|   52|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     2|     0|   0|    0|   52|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  8|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 12|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|     6|   0|    0|   55|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     2|     0|   0|    0|   53|    0|   0| 71|  0:00:01|  0:00:02|
# Route    | 15|     1|     0|   0|    0|   53|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 16|     0|     0|   0|    0|   53|    0|   0|100|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 46, at vias 18 Total Vias 53
# Percent Connected  100.00
# Manhattan Length 37333.9500 Horizontal 21560.7390 Vertical 15773.2110
# Routed Length 41975.6600 Horizontal 23762.6300 Vertical 18213.0300
# Ratio Actual / Manhattan   1.1243
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Sat Oct 20 22:37:01 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 46, at vias 18 Total Vias 53
# Percent Connected  100.00
# Manhattan Length 37333.9500 Horizontal 21560.7390 Vertical 15773.2110
# Routed Length 41975.6600 Horizontal 23762.6300 Vertical 18213.0300
# Ratio Actual / Manhattan   1.1243
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 178 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 140 Successes 138 Failures 2 Vias 51
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 189 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 144 Successes 144 Failures 0 Vias 51
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    11|     5|   4|    0|   54|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    13|     0|   0|    0|   50|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  3|    15|     0|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    10|     0|   0|    0|   49|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  5|     3|     0|   1|    0|   53|    0|   0| 70|  0:00:00|  0:00:00|
# Route    |  6|     3|     0|   0|    0|   52|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     2|     0|   0|    0|   52|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  8|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 12|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|     6|   0|    0|   55|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     2|     0|   0|    0|   53|    0|   0| 71|  0:00:01|  0:00:02|
# Route    | 15|     1|     0|   0|    0|   53|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 16|     0|     0|   0|    0|   53|    0|   0|100|  0:00:00|  0:00:02|
# Clean    | 17|     0|     0|   2|    0|   51|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 18|     0|     0|   0|    0|   51|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 48, at vias 18 Total Vias 51
# Percent Connected  100.00
# Manhattan Length 37271.3800 Horizontal 21535.9290 Vertical 15735.4510
# Routed Length 41714.3000 Horizontal 23378.1200 Vertical 18336.1800
# Ratio Actual / Manhattan   1.1192
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Sat Oct 20 22:37:03 2018
# 9 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 155
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 45, at vias 19 Total Vias 51
# Percent Connected  100.00
# Manhattan Length 37271.3800 Horizontal 21531.4110 Vertical 15739.9690
# Routed Length 38911.0882 Horizontal 23516.7600 Vertical 18350.2300
# Ratio Actual / Manhattan   1.0440
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Lee/AppData/Local/Temp/#Taaaaeo14788.tmp
# Routing Written to File C:/Users/Lee/AppData/Local/Temp/#Taaaaeo14788.tmp
# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaaeq14788.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net TXD Selected.
# Net SDA Selected.
# Net SCL Selected.
# Net N05919 Selected.
# Net GND Selected.
# Net ADC1_CH4 Selected.
# Net N02072 Selected.
# Net ADC2_CH5 Selected.
# Net RXD Selected.
# Net ADC2_CH9 Selected.
# Net VCC Selected.
# Net N01133 Selected.
# Net N44841 Selected.
# Net VDD33 Selected.
# Net N05883 Selected.
# Net N45127 Selected.
# Net ADC2_CH6 Selected.
# Net ADC2_CH7 Selected.
# Net N45143 Selected.
# Net ADC1_CH7 Selected.
# Net N44913 Selected.
# Net ADC1_CH6 Selected.
# Net ADC1_CH5 Selected.
# Net N03024 Selected.
# Net N02980 Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Sat Oct 20 22:37:12 2018
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 97
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 37039.3200 Horizontal 21332.6740 Vertical 15706.6460
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 37039.3200 Horizontal 20108.6100 Vertical 16930.7100
# All Components Unselected.
# All Nets Unselected.
# Current time = Sat Oct 20 22:37:12 2018
# Nets Processed 26, Net Terminals 201
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Total Conflicts: 19 (Cross: 0, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 26 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 46, at vias 20 Total Vias 57
# Percent Connected   86.60
# Manhattan Length 37840.1600 Horizontal 22017.1030 Vertical 15823.0570
# Routed Length 40052.8043 Horizontal 25008.6700 Vertical 18262.6500
# Ratio Actual / Manhattan   1.0585
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaaeu14788.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net ADC1_CH4 Selected.
# Net GND Selected.
# Net RXD Selected.
# Net N44841 Selected.
# Net N01133 Selected.
# Net VDD33 Selected.
# Net VCC Selected.
# Net ADC2_CH9 Selected.
# Net ADC2_CH7 Selected.
# Net ADC1_CH6 Selected.
# Net ADC1_CH5 Selected.
# Net ADC1_CH7 Selected.
# Net N03024 Selected.
# Net +UNUSED_PINS+ Selected.
# <<WARNING:>> Unrecognized net orphan_net
# <<WARNING:>> Unrecognized net orphan_net
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Sat Oct 20 22:46:14 2018
# Total Conflicts: 8 (Cross: 0, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 26 Connections 97 Unroutes 75
# Signal Layers 2 Power Layers 0
# Wire Junctions 5, at vias 1 Total Vias 19
# Percent Connected   18.56
# Manhattan Length 37994.2000 Horizontal 21858.6290 Vertical 16135.5710
# Routed Length 13715.3539 Horizontal 7885.9000 Vertical 6929.7600
# Ratio Actual / Manhattan   0.3610
# Unconnected Length 25302.2400 Horizontal 13683.3700 Vertical 11618.8700
# All Components Unselected.
# All Nets Unselected.
# Current time = Sat Oct 20 22:46:14 2018
# Nets Processed 27, Net Terminals 205
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Total Conflicts: 18 (Cross: 0, Clear: 18, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 27 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 45, at vias 20 Total Vias 57
# Percent Connected   86.60
# Manhattan Length 37866.8000 Horizontal 22037.7680 Vertical 15829.0320
# Routed Length 40250.5708 Horizontal 25045.2700 Vertical 18261.8700
# Ratio Actual / Manhattan   1.0630
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Net Orphan_net Fixed.
# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaaev14788.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Oct 20 22:49:55 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 27 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 45, at vias 20 Total Vias 57
# Percent Connected   86.60
# Manhattan Length 37866.8000 Horizontal 22037.7680 Vertical 15829.0320
# Routed Length 40250.5708 Horizontal 25045.2700 Vertical 18261.8700
# Ratio Actual / Manhattan   1.0630
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 25
# Routing 179 wires.
# 9 bend points have been removed.
# 0 bend points have been removed.
# 10 bend points have been removed.
# Total Conflicts: 10 (Cross: 10, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 132 Successes 128 Failures 4 Vias 63
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 184 wires.
# 8 bend points have been removed.
# 0 bend points have been removed.
# 12 bend points have been removed.
# Total Conflicts: 16 (Cross: 15, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 140 Successes 138 Failures 2 Vias 49
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction -0.5998
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 179 wires.
# Total Conflicts: 17 (Cross: 15, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 142 Successes 141 Failures 1 Vias 48
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction -0.0624
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 196 wires.
# Total Conflicts: 11 (Cross: 11, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 139 Successes 139 Failures 0 Vias 46
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.3530
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 185 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 9 bend points have been removed.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 141 Successes 141 Failures 0 Vias 49
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.5455
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 28 wires.
# Total Conflicts: 5 (Cross: 4, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 26 Successes 26 Failures 0 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 7 wires.
# Total Conflicts: 4 (Cross: 1, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 54
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 12 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 55
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 3 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 2 Failures 1 Vias 61
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 15 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 59
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 3 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 54
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 5 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 4 Failures 1 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 8 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 54
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 5 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 7 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 14 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 54
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 4 wires.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 3 Failures 1 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 15 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 4 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 3 Failures 1 Vias 60
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 14 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 11 Failures 0 Vias 62
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Cpu Time = 0:00:08  Elapsed Time = 0:00:07
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    11|     5|   4|    0|   54|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    13|     0|   0|    0|   50|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  3|    15|     0|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    10|     0|   0|    0|   49|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  5|     3|     0|   1|    0|   53|    0|   0| 70|  0:00:00|  0:00:00|
# Route    |  6|     3|     0|   0|    0|   52|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     2|     0|   0|    0|   52|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  8|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 12|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|     6|   0|    0|   55|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     2|     0|   0|    0|   53|    0|   0| 71|  0:00:01|  0:00:02|
# Route    | 15|     1|     0|   0|    0|   53|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 16|     0|     0|   0|    0|   53|    0|   0|100|  0:00:00|  0:00:02|
# Clean    | 17|     0|     0|   2|    0|   51|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 18|     0|     0|   0|    0|   51|    0|   0|   |  0:00:00|  0:00:03|
# Miter    | 18|     0|     0|   0|    0|   51|    0|   0|   |  0:00:00|  0:00:03|
# Delete   | 18|     0|     0|   0|   97|    0|    0|   0|   |  0:00:00|  0:00:03|
# Read Rte | 18|     0|    19|   0|    0|   57|    0|   0|   |  0:00:01|  0:00:04|
# Delete   | 18|     0|     8|   0|   75|   19|    0|   0|   |  0:00:00|  0:00:04|
# Read Rte | 18|     0|    18|   0|    0|   57|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 19|    10|     0|   4|    0|   63|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|    15|     1|   2|    0|   49|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 21|    15|     2|   1|    0|   48|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 22|    11|     0|   0|    0|   46|    0|   0| 35|  0:00:00|  0:00:04|
# Route    | 23|     5|     0|   0|    0|   49|    0|   0| 54|  0:00:00|  0:00:04|
# Route    | 24|     4|     1|   0|    0|   56|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 25|     1|     3|   0|    0|   54|    0|   0| 20|  0:00:01|  0:00:05|
# Route    | 26|     1|     0|   0|    0|   55|    0|   0| 75|  0:00:00|  0:00:05|
# Route    | 27|     3|     0|   1|    0|   61|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 28|     1|     0|   0|    0|   59|    0|   0| 66|  0:00:01|  0:00:06|
# Route    | 29|     1|     0|   0|    0|   54|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 30|     2|     0|   1|    0|   56|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 31|     3|     0|   0|    0|   54|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 32|     3|     0|   0|    0|   56|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 33|     3|     0|   0|    0|   56|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 34|     1|     0|   0|    0|   54|    0|   0| 66|  0:00:01|  0:00:08|
# Route    | 35|     4|     0|   1|    0|   58|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 36|     1|     0|   0|    0|   56|    0|   0| 75|  0:00:00|  0:00:08|
# Route    | 37|     2|     0|   1|    0|   60|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 38|     0|     0|   0|    0|   62|    0|   0|100|  0:00:00|  0:00:08|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:08
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 27 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 20 Total Vias 62
# Percent Connected  100.00
# Manhattan Length 39082.8900 Horizontal 22402.5870 Vertical 16680.3030
# Routed Length 43269.4700 Horizontal 23920.4700 Vertical 19349.0000
# Ratio Actual / Manhattan   1.1071
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Sat Oct 20 22:50:03 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 27 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 20 Total Vias 62
# Percent Connected  100.00
# Manhattan Length 39082.8900 Horizontal 22402.5870 Vertical 16680.3030
# Routed Length 43269.4700 Horizontal 23920.4700 Vertical 19349.0000
# Ratio Actual / Manhattan   1.1071
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 191 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 147 Successes 147 Failures 0 Vias 62
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 197 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 144 Successes 144 Failures 0 Vias 61
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    11|     5|   4|    0|   54|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    13|     0|   0|    0|   50|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  3|    15|     0|   0|    0|   47|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    10|     0|   0|    0|   49|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  5|     3|     0|   1|    0|   53|    0|   0| 70|  0:00:00|  0:00:00|
# Route    |  6|     3|     0|   0|    0|   52|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     2|     0|   0|    0|   52|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  8|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 12|     2|     0|   0|    0|   53|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     1|     6|   0|    0|   55|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     2|     0|   0|    0|   53|    0|   0| 71|  0:00:01|  0:00:02|
# Route    | 15|     1|     0|   0|    0|   53|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 16|     0|     0|   0|    0|   53|    0|   0|100|  0:00:00|  0:00:02|
# Clean    | 17|     0|     0|   2|    0|   51|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 18|     0|     0|   0|    0|   51|    0|   0|   |  0:00:00|  0:00:03|
# Miter    | 18|     0|     0|   0|    0|   51|    0|   0|   |  0:00:00|  0:00:03|
# Delete   | 18|     0|     0|   0|   97|    0|    0|   0|   |  0:00:00|  0:00:03|
# Read Rte | 18|     0|    19|   0|    0|   57|    0|   0|   |  0:00:01|  0:00:04|
# Delete   | 18|     0|     8|   0|   75|   19|    0|   0|   |  0:00:00|  0:00:04|
# Read Rte | 18|     0|    18|   0|    0|   57|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 19|    10|     0|   4|    0|   63|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|    15|     1|   2|    0|   49|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 21|    15|     2|   1|    0|   48|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 22|    11|     0|   0|    0|   46|    0|   0| 35|  0:00:00|  0:00:04|
# Route    | 23|     5|     0|   0|    0|   49|    0|   0| 54|  0:00:00|  0:00:04|
# Route    | 24|     4|     1|   0|    0|   56|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 25|     1|     3|   0|    0|   54|    0|   0| 20|  0:00:01|  0:00:05|
# Route    | 26|     1|     0|   0|    0|   55|    0|   0| 75|  0:00:00|  0:00:05|
# Route    | 27|     3|     0|   1|    0|   61|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 28|     1|     0|   0|    0|   59|    0|   0| 66|  0:00:01|  0:00:06|
# Route    | 29|     1|     0|   0|    0|   54|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 30|     2|     0|   1|    0|   56|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 31|     3|     0|   0|    0|   54|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 32|     3|     0|   0|    0|   56|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 33|     3|     0|   0|    0|   56|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 34|     1|     0|   0|    0|   54|    0|   0| 66|  0:00:01|  0:00:08|
# Route    | 35|     4|     0|   1|    0|   58|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 36|     1|     0|   0|    0|   56|    0|   0| 75|  0:00:00|  0:00:08|
# Route    | 37|     2|     0|   1|    0|   60|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 38|     0|     0|   0|    0|   62|    0|   0|100|  0:00:00|  0:00:08|
# Clean    | 39|     0|     0|   0|    0|   62|    0|   0|   |  0:00:00|  0:00:08|
# Clean    | 40|     0|     0|   0|    0|   61|    0|   0|   |  0:00:00|  0:00:08|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:08
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 27 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 53, at vias 19 Total Vias 61
# Percent Connected  100.00
# Manhattan Length 38760.6970 Horizontal 22247.7030 Vertical 16512.9940
# Routed Length 42464.0070 Horizontal 23626.9800 Vertical 18837.0270
# Ratio Actual / Manhattan   1.0955
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Sat Oct 20 22:50:04 2018
# 9 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 153
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 27 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 21 Total Vias 61
# Percent Connected  100.00
# Manhattan Length 38760.6970 Horizontal 22247.7030 Vertical 16512.9940
# Routed Length 39684.7849 Horizontal 23621.1300 Vertical 18900.0270
# Ratio Actual / Manhattan   1.0238
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Lee/AppData/Local/Temp/#Taaaaew14788.tmp
# Routing Written to File C:/Users/Lee/AppData/Local/Temp/#Taaaaew14788.tmp
quit
