\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} \\*DMA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\textbf{ \+\_\+\+\_\+iar\+\_\+u32} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\textbf{ \+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def} \\*UART handle Structure definition }{\pageref{struct_____u_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Analog\+WDGConf\+Type\+Def} \\*Structure definition of ADC analog watchdog }{\pageref{struct_a_d_c___analog_w_d_g_conf_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Channel\+Conf\+Type\+Def} \\*Structure definition of ADC channel for regular group }{\pageref{struct_a_d_c___channel_conf_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Handle\+Type\+Def} \\*ADC handle Structure definition }{\pageref{struct_a_d_c___handle_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Init\+Type\+Def} \\*Structure definition of ADC instance and ADC group regular }{\pageref{struct_a_d_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Injection\+Config\+Type\+Def} \\*ADC group injected contexts queue configuration }{\pageref{struct_a_d_c___injection_config_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Injection\+Conf\+Type\+Def} \\*Structure definition of ADC group injected and ADC channel affected to ADC group injected }{\pageref{struct_a_d_c___injection_conf_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Inj\+Oversampling\+Type\+Def} \\*ADC Injected Conversion Oversampling structure definition }{\pageref{struct_a_d_c___inj_oversampling_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Oversampling\+Type\+Def} \\*ADC group regular oversampling structure definition }{\pageref{struct_a_d_c___oversampling_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Type\+Def} \\*Analog to Digital Converter }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\textbf{ APSR\+\_\+\+Type} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\textbf{ ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\textbf{ COMP\+\_\+\+Type\+Def} \\*Comparator }{\pageref{struct_c_o_m_p___type_def}}{}
\item\contentsline{section}{\textbf{ CONTROL\+\_\+\+Type} \\*Union type to access the Control Registers (CONTROL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\textbf{ CORDIC\+\_\+\+Type\+Def} \\*CORDIC }{\pageref{struct_c_o_r_d_i_c___type_def}}{}
\item\contentsline{section}{\textbf{ Core\+Debug\+\_\+\+Type} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\textbf{ CRC\+\_\+\+Type\+Def} \\*CRC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\textbf{ CRS\+\_\+\+Type\+Def} \\*Clock Recovery System }{\pageref{struct_c_r_s___type_def}}{}
\item\contentsline{section}{\textbf{ DAC\+\_\+\+Type\+Def} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\textbf{ DBGMCU\+\_\+\+Type\+Def} \\*Debug MCU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} \\*DMA Controller }{\pageref{struct_d_m_a___channel___type_def}}{}
\item\contentsline{section}{\textbf{ DMA\+\_\+\+Init\+Type\+Def} \\*DMA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\textbf{ DMA\+\_\+\+Type\+Def} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} \\*DMA Multiplexer }{\pageref{struct_d_m_a_m_u_x___channel___type_def}}{}
\item\contentsline{section}{\textbf{ DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def} }{\pageref{struct_d_m_a_m_u_x___channel_status___type_def}}{}
\item\contentsline{section}{\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} }{\pageref{struct_d_m_a_m_u_x___request_gen___type_def}}{}
\item\contentsline{section}{\textbf{ DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def} }{\pageref{struct_d_m_a_m_u_x___request_gen_status___type_def}}{}
\item\contentsline{section}{\textbf{ DWT\+\_\+\+Type} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\textbf{ EXTI\+\_\+\+Config\+Type\+Def} \\*EXTI Configuration structure definition }{\pageref{struct_e_x_t_i___config_type_def}}{}
\item\contentsline{section}{\textbf{ EXTI\+\_\+\+Handle\+Type\+Def} \\*EXTI Handle structure definition }{\pageref{struct_e_x_t_i___handle_type_def}}{}
\item\contentsline{section}{\textbf{ EXTI\+\_\+\+Type\+Def} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\textbf{ FDCAN\+\_\+\+Config\+\_\+\+Type\+Def} \\*FD Controller Area Network Configuration }{\pageref{struct_f_d_c_a_n___config___type_def}}{}
\item\contentsline{section}{\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} \\*FD Controller Area Network }{\pageref{struct_f_d_c_a_n___global_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+Erase\+Init\+Type\+Def} \\*FLASH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+OBProgram\+Init\+Type\+Def} \\*FLASH Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+Process\+Type\+Def} \\*FLASH handle Structure definition }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+Type\+Def} \\*FLASH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\textbf{ FMAC\+\_\+\+Type\+Def} \\*FMAC }{\pageref{struct_f_m_a_c___type_def}}{}
\item\contentsline{section}{\textbf{ FMC\+\_\+\+Bank1\+\_\+\+Type\+Def} \\*Flexible Memory Controller }{\pageref{struct_f_m_c___bank1___type_def}}{}
\item\contentsline{section}{\textbf{ FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} \\*Flexible Memory Controller Bank1E }{\pageref{struct_f_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\textbf{ FMC\+\_\+\+Bank3\+\_\+\+Type\+Def} \\*Flexible Memory Controller Bank3 }{\pageref{struct_f_m_c___bank3___type_def}}{}
\item\contentsline{section}{\textbf{ FPU\+\_\+\+Type} \\*Structure type to access the Floating Point Unit (FPU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\textbf{ GPIO\+\_\+\+Init\+Type\+Def} \\*GPIO Init structure definition }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\textbf{ GPIO\+\_\+\+Type\+Def} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\textbf{ HAL\+\_\+\+DMA\+\_\+\+Mux\+Request\+Generator\+Config\+Type\+Def} \\*HAL DMAMUX request generator parameters structure definition }{\pageref{struct_h_a_l___d_m_a___mux_request_generator_config_type_def}}{}
\item\contentsline{section}{\textbf{ HAL\+\_\+\+DMA\+\_\+\+Mux\+Sync\+Config\+Type\+Def} \\*HAL DMA Synchro definition }{\pageref{struct_h_a_l___d_m_a___mux_sync_config_type_def}}{}
\item\contentsline{section}{\textbf{ HRTIM\+\_\+\+Common\+\_\+\+Type\+Def} }{\pageref{struct_h_r_t_i_m___common___type_def}}{}
\item\contentsline{section}{\textbf{ HRTIM\+\_\+\+Master\+\_\+\+Type\+Def} }{\pageref{struct_h_r_t_i_m___master___type_def}}{}
\item\contentsline{section}{\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} }{\pageref{struct_h_r_t_i_m___timerx___type_def}}{}
\item\contentsline{section}{\textbf{ HRTIM\+\_\+\+Type\+Def} }{\pageref{struct_h_r_t_i_m___type_def}}{}
\item\contentsline{section}{\textbf{ I2\+C\+\_\+\+Type\+Def} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\textbf{ IPSR\+\_\+\+Type} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\textbf{ ITM\+\_\+\+Type} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\textbf{ IWDG\+\_\+\+Type\+Def} \\*Independent WATCHDOG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\textbf{ LL\+\_\+\+UTILS\+\_\+\+Clk\+Init\+Type\+Def} \\*UTILS System, AHB and APB buses clock configuration structure definition }{\pageref{struct_l_l___u_t_i_l_s___clk_init_type_def}}{}
\item\contentsline{section}{\textbf{ LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def} \\*UTILS PLL structure definition }{\pageref{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}}{}
\item\contentsline{section}{\textbf{ LPTIM\+\_\+\+Type\+Def} \\*LPTIMER }{\pageref{struct_l_p_t_i_m___type_def}}{}
\item\contentsline{section}{\textbf{ NVIC\+\_\+\+Type} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\textbf{ OPAMP\+\_\+\+Type\+Def} \\*Operational Amplifier (OPAMP) }{\pageref{struct_o_p_a_m_p___type_def}}{}
\item\contentsline{section}{\textbf{ PWR\+\_\+\+PVDType\+Def} \\*PWR PVD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\textbf{ PWR\+\_\+\+PVMType\+Def} \\*PWR PVM configuration structure definition }{\pageref{struct_p_w_r___p_v_m_type_def}}{}
\item\contentsline{section}{\textbf{ PWR\+\_\+\+Type\+Def} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\textbf{ QUADSPI\+\_\+\+Type\+Def} \\*QUAD Serial Peripheral Interface }{\pageref{struct_q_u_a_d_s_p_i___type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Clk\+Init\+Type\+Def} \\*RCC System, AHB and APB busses clock configuration structure definition }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+CRSInit\+Type\+Def} \\*RCC\+\_\+\+CRS Init structure definition }{\pageref{struct_r_c_c___c_r_s_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+CRSSynchro\+Info\+Type\+Def} \\*RCC\+\_\+\+CRS Synchronization structure definition }{\pageref{struct_r_c_c___c_r_s_synchro_info_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Osc\+Init\+Type\+Def} \\*RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Periph\+CLKInit\+Type\+Def} \\*RCC extended clocks structure definition }{\pageref{struct_r_c_c___periph_c_l_k_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+PLLInit\+Type\+Def} \\*RCC PLL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Type\+Def} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\textbf{ RNG\+\_\+\+Type\+Def} \\*RNG }{\pageref{struct_r_n_g___type_def}}{}
\item\contentsline{section}{\textbf{ RTC\+\_\+\+Type\+Def} }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\textbf{ SAI\+\_\+\+Block\+\_\+\+Type\+Def} }{\pageref{struct_s_a_i___block___type_def}}{}
\item\contentsline{section}{\textbf{ SAI\+\_\+\+Type\+Def} \\*Serial Audio Interface }{\pageref{struct_s_a_i___type_def}}{}
\item\contentsline{section}{\textbf{ SCB\+\_\+\+Type} \\*Structure type to access the System Control Block (SCB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\textbf{ SCn\+SCB\+\_\+\+Type} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\textbf{ SPI\+\_\+\+Type\+Def} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\textbf{ SYSCFG\+\_\+\+Type\+Def} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\textbf{ Sys\+Tick\+\_\+\+Type} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\textbf{ TAMP\+\_\+\+Type\+Def} \\*Tamper and backup registers }{\pageref{struct_t_a_m_p___type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def} \\*TIM Time base Configuration Structure definition }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def} \\*TIM Break input(s) and Dead time configuration Structure definition }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def} \\*TIM Clear Input Configuration Handle Structure definition }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Clock\+Config\+Type\+Def} \\*Clock Configuration Handle Structure definition }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def} \\*TIM Encoder Configuration Structure definition }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def} \\*TIM Hall sensor Configuration Structure definition }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} \\*TIM Time Base Handle Structure definition }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def} \\*TIM Input Capture Configuration Structure definition }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Master\+Config\+Type\+Def} \\*TIM Master configuration Structure definition }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} \\*TIM Output Compare Configuration Structure definition }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def} \\*TIM One Pulse Mode Configuration Structure definition }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def} \\*TIM Slave configuration Structure definition }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Type\+Def} \\*TIM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\textbf{ TIMEx\+\_\+\+Break\+Input\+Config\+Type\+Def} \\*TIM Break/\+Break2 input configuration }{\pageref{struct_t_i_m_ex___break_input_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIMEx\+\_\+\+Encoder\+Index\+Config\+Type\+Def} \\*TIM Encoder index configuration }{\pageref{struct_t_i_m_ex___encoder_index_config_type_def}}{}
\item\contentsline{section}{\textbf{ TPI\+\_\+\+Type} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\textbf{ UART\+\_\+\+Adv\+Feature\+Init\+Type\+Def} \\*UART Advanced Features initialization structure definition }{\pageref{struct_u_a_r_t___adv_feature_init_type_def}}{}
\item\contentsline{section}{\textbf{ UART\+\_\+\+Init\+Type\+Def} \\*UART Init Structure definition }{\pageref{struct_u_a_r_t___init_type_def}}{}
\item\contentsline{section}{\textbf{ UART\+\_\+\+Wake\+Up\+Type\+Def} \\*UART wake up from stop mode parameters }{\pageref{struct_u_a_r_t___wake_up_type_def}}{}
\item\contentsline{section}{\textbf{ UCPD\+\_\+\+Type\+Def} \\*UCPD }{\pageref{struct_u_c_p_d___type_def}}{}
\item\contentsline{section}{\textbf{ USART\+\_\+\+Type\+Def} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+Type\+Def} \\*Universal Serial Bus Full Speed Device }{\pageref{struct_u_s_b___type_def}}{}
\item\contentsline{section}{\textbf{ VREFBUF\+\_\+\+Type\+Def} \\*VREFBUF }{\pageref{struct_v_r_e_f_b_u_f___type_def}}{}
\item\contentsline{section}{\textbf{ WWDG\+\_\+\+Type\+Def} \\*Window WATCHDOG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\textbf{ x\+PSR\+\_\+\+Type} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionx_p_s_r___type}}{}
\end{DoxyCompactList}
