-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fir is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    x_V_ce0 : OUT STD_LOGIC;
    x_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    y_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_V_ce0 : OUT STD_LOGIC;
    y_V_we0 : OUT STD_LOGIC;
    y_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fir is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_1F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv16_9C40 : STD_LOGIC_VECTOR (15 downto 0) := "1001110001000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal coef_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal coef_ce0 : STD_LOGIC;
    signal coef_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal j_fu_147_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_250 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln39_fu_153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln39_reg_255 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln37_fu_141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_fu_174_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_reg_271 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln44_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l_fu_201_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal coef_load_reg_291 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal x_V_load_1_reg_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal j_0_reg_94 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal l_0_reg_105 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_117 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln41_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_0_reg_130 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln46_fu_180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_1_fu_191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_fu_196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_fu_164_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln46_fu_185_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_213_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_fu_213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_213_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal lhs_V_fu_219_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln1192_fu_227_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_fu_231_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);

    component fir_coef IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    coef_U : component fir_coef
    generic map (
        DataWidth => 14,
        AddressRange => 31,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => coef_address0,
        ce0 => coef_ce0,
        q0 => coef_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    j_0_reg_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                j_0_reg_94 <= j_reg_250;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_0_reg_94 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    k_0_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln41_fu_158_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                k_0_reg_130 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                k_0_reg_130 <= k_reg_271;
            end if; 
        end if;
    end process;

    l_0_reg_105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln37_fu_141_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                l_0_reg_105 <= ap_const_lv16_1F;
            elsif (((icmp_ln44_fu_168_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                l_0_reg_105 <= l_fu_201_p2;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln41_fu_158_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                p_Val2_s_reg_117 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_s_reg_117 <= ret_V_fu_231_p2(47 downto 16);
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                coef_load_reg_291 <= coef_q0;
                x_V_load_1_reg_296 <= x_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                j_reg_250 <= j_fu_147_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                k_reg_271 <= k_fu_174_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln37_fu_141_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    zext_ln39_reg_255(4 downto 0) <= zext_ln39_fu_153_p1(4 downto 0);
            end if;
        end if;
    end process;
    zext_ln39_reg_255(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln37_fu_141_p2, ap_CS_fsm_state5, icmp_ln44_fu_168_p2, ap_CS_fsm_state4, icmp_ln41_fu_158_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln37_fu_141_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln41_fu_158_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln44_fu_168_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln41_fu_158_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln41_fu_158_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, icmp_ln41_fu_158_p2)
    begin
        if (((icmp_ln41_fu_158_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    coef_address0 <= zext_ln46_fu_180_p1(5 - 1 downto 0);

    coef_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            coef_ce0 <= ap_const_logic_1;
        else 
            coef_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln37_fu_141_p2 <= "1" when (j_0_reg_94 = ap_const_lv5_1F) else "0";
    icmp_ln41_fu_158_p2 <= "1" when (l_0_reg_105 = ap_const_lv16_9C40) else "0";
    icmp_ln44_fu_168_p2 <= "1" when (k_0_reg_130 = ap_const_lv5_1F) else "0";
    j_fu_147_p2 <= std_logic_vector(unsigned(j_0_reg_94) + unsigned(ap_const_lv5_1));
    k_fu_174_p2 <= std_logic_vector(unsigned(k_0_reg_130) + unsigned(ap_const_lv5_1));
    l_fu_201_p2 <= std_logic_vector(unsigned(l_0_reg_105) + unsigned(ap_const_lv16_1));
    lhs_V_fu_219_p3 <= (p_Val2_s_reg_117 & ap_const_lv16_0);
    r_V_fu_213_p0 <= coef_load_reg_291;
    r_V_fu_213_p1 <= x_V_load_1_reg_296;
    r_V_fu_213_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_fu_213_p0) * signed(r_V_fu_213_p1))), 46));
    ret_V_fu_231_p2 <= std_logic_vector(unsigned(lhs_V_fu_219_p3) + unsigned(sext_ln1192_fu_227_p1));
        sext_ln1192_fu_227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_213_p2),48));

    sub_ln46_fu_185_p2 <= std_logic_vector(unsigned(l_0_reg_105) - unsigned(zext_ln44_fu_164_p1));

    x_V_address0_assign_proc : process(ap_CS_fsm_state2, zext_ln39_fu_153_p1, ap_CS_fsm_state5, zext_ln46_1_fu_191_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            x_V_address0 <= zext_ln46_1_fu_191_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_V_address0 <= zext_ln39_fu_153_p1(16 - 1 downto 0);
        else 
            x_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            x_V_ce0 <= ap_const_logic_1;
        else 
            x_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_V_address0_assign_proc : process(zext_ln39_reg_255, ap_CS_fsm_state5, ap_CS_fsm_state3, zext_ln48_fu_196_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            y_V_address0 <= zext_ln48_fu_196_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            y_V_address0 <= zext_ln39_reg_255(16 - 1 downto 0);
        else 
            y_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    y_V_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            y_V_ce0 <= ap_const_logic_1;
        else 
            y_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_V_d0_assign_proc : process(x_V_q0, ap_CS_fsm_state5, ap_CS_fsm_state3, p_Val2_s_reg_117)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            y_V_d0 <= p_Val2_s_reg_117;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            y_V_d0 <= x_V_q0;
        else 
            y_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    y_V_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln44_fu_168_p2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln44_fu_168_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            y_V_we0 <= ap_const_logic_1;
        else 
            y_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln39_fu_153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_94),64));
    zext_ln44_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_130),16));
    zext_ln46_1_fu_191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln46_fu_185_p2),64));
    zext_ln46_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_130),64));
    zext_ln48_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l_0_reg_105),64));
end behav;
