<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Simulator-Specific System Tasks and Functions" />
<meta name="abstract" content="There are several system tasks and functions that are specific to Questa SIM, which are not included in the IEEE Std 1364, nor are they likely supported in other simulators. Their use may limit the portability of your code." />
<meta name="description" content="There are several system tasks and functions that are specific to Questa SIM, which are not included in the IEEE Std 1364, nor are they likely supported in other simulators. Their use may limit the portability of your code." />
<meta name="DC.subject" content="System tasks, proprietary" />
<meta name="keywords" content="System tasks, proprietary" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id7525aa82-ecc8-47b0-8e3e-0a1a6fdc0bbd" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Simulator-Specific System Tasks and Functions</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Simulator-Specific System Tasks and Functions" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id7525aa82-ecc8-47b0-8e3e-0a1a6fdc0bbd">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Simulator-Specific System Tasks and Functions</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">There
are several system tasks and functions that are specific to <span class="ph fmvar:ProductName">Questa SIM</span>, which are not
included in the IEEE Std 1364, nor are they likely supported in
other simulators. Their use may limit the portability of your code.</span>
</div>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id7525aa82-ecc8-47b0-8e3e-0a1a6fdc0bbd__ida36589b5-b00d-4309-9c29-dc60e92cbe47" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Simulator-Specific Verilog System Tasks
and Functions</span></caption><colgroup><col style="width:2.112in" /><col style="width:2.112in" /></colgroup><tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">$<a class="xref fm:HeadingOnly" href="Command_DisableSignalSpy_idb06ff818.html#idb06ff818-a39c-478f-b13d-e8df8bc03f46__Command_DisableSignalSpy_idb06ff818.xml#idb06ff818-a39c-478f-b13d-e8df8bc03f46" title="The disable_signal_spy call disables the associated init_signal_spy. The association between the disable_signal_spy call and the init_signal_spy call is based on specifying the same src_object and dest_object arguments to both. The disable_signal_spy call can only affect init_signal_spy calls that had their control_state argument set to “0” or “1”.">disable_signal_spy</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_Psprintf_id5b0350e6.html#id5b0350e6-a412-4d84-9190-dfb57529f30c__Command_Psprintf_id5b0350e6.xml#id5b0350e6-a412-4d84-9190-dfb57529f30c" title="The $psprintf() system function behaves like the $sformat() file I/O task, except that the string result is passed back to the user as the function return value for $psprintf(), and is not placed in the first argument as for $sformat(). Thus, you can use $psprintf() where a string is valid. Note that at this time, unlike other system tasks and functions, $psprintf() cannot be overridden by a user-defined system function in the PLI.">$psprintf()</a></p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">$<a class="xref fm:HeadingOnly" href="Command_EnableSignalSpy_id68bcce09.html#id68bcce09-89d9-4cdc-85be-6ca8f9fadbeb__Command_EnableSignalSpy_id68bcce09.xml#id68bcce09-89d9-4cdc-85be-6ca8f9fadbeb" title="The enable_signal_spy() call enables the associated init_signal_spy call. The association between the enable_signal_spy call and the init_signal_spy call is based on specifying the same src_object and dest_object arguments to both. The enable_signal_spy call can only affect init_signal_spy calls that had their control_state argument set to “0” or “1”.">enable_signal_spy</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_SdfDone_ide75204d5.html#ide75204d5-87ff-4f7c-80d9-b645f5693ed4__Command_SdfDone_ide75204d5.xml#ide75204d5-87ff-4f7c-80d9-b645f5693ed4" title="This task is a “cleanup” function that removes internal buffers, called MIPDs, that have a delay value of zero. These MIPDs are inserted in response to the -v2k_int_delay argument for the vsim command. In general, the simulator automatically removes all zero delay MIPDs. However, if you have $sdf_annotate() calls in your design that are not getting executed, the zero-delay MIPDs are not removed. Adding the $sdf_done task after your last $sdf_annotate() removes any zero-delay MIPDs that have been created.">$sdf_done</a></p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">$<a class="xref fm:HeadingOnly" href="Command_InitSignalDriver_idc16cf7db.html#idc16cf7db-712f-4907-8763-c5411d635f8e__Command_InitSignalDriver_idc16cf7db.xml#idc16cf7db-712f-4907-8763-c5411d635f8e" title="The init_signal_driver() call drives the value of a VHDL signal, Verilog net, or SystemC (called the src_object) onto an existing VHDL signal or Verilog net (called the dest_object). This allows you to drive signals or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">init_signal_driver</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">$<a class="xref fm:HeadingOnly" href="Command_SignalForce_id9aef5b06.html#id9aef5b06-89a9-42b7-9965-86d4c81b2074__Command_SignalForce_id9aef5b06.xml#id9aef5b06-89a9-42b7-9965-86d4c81b2074" title="The signal_force() call forces the value specified onto an existing VHDL signal, Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to force signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">signal_force</a></p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">$<a class="xref fm:HeadingOnly" href="Command_InitSignalSpy_id3a4f8e72.html#id3a4f8e72-7ed5-48dd-bc95-2fad3e50ada0__Command_InitSignalSpy_id3a4f8e72.xml#id3a4f8e72-7ed5-48dd-bc95-2fad3e50ada0" title="The init_signal_spy() call mirrors the value of a VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal (called the src_object) onto an existing VHDL signal, Verilog register, or SystemC signal (called the dest_object). This allows you to reference signals, registers, or nets at any level of hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">init_signal_spy</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">$<a class="xref fm:HeadingOnly" href="Command_SignalRelease_id1ba5515f.html#id1ba5515f-cd20-46b8-a3c3-f66451c8f459__Command_SignalRelease_id1ba5515f.xml#id1ba5515f-cd20-46b8-a3c3-f66451c8f459" title="The signal_release() call releases any force that was applied to an existing VHDL signal, SystemVerilog or Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to release signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">signal_release</a></p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_Messagelog_id4aab6965.html#id4aab6965-83ed-45af-aee0-f2b4de54bcb1__Command_Messagelog_id4aab6965.xml#id4aab6965-83ed-45af-aee0-f2b4de54bcb1" title="The $messagelog system task allows you to create a message using text and specifiers.">$messagelog</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_Stacktrace_idfdb7d0c8.html#idfdb7d0c8-f4a3-47ba-87f0-ac725cce7f94__Command_Stacktrace_idfdb7d0c8.xml#idfdb7d0c8-f4a3-47ba-87f0-ac725cce7f94" title="Produces a call stack trace back from the point where the call is made. A successful $stacktrace() call returns a non-zero value, a failed call returns zero (0).">$stacktrace()</a></p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_CoverageSaveMti_id57c28145.html#id57c28145-f274-41d6-95f0-4b27a006c81e__Command_CoverageSaveMti_id57c28145.xml#id57c28145-f274-41d6-95f0-4b27a006c81e" title="The $coverage_save_mti() system function saves only Code Coverage information to a file during a batch run. The batch run typically terminates with the $finish call.">$coverage_save_mti</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_Wlfdumpvars_idd87df57a.html#idd87df57a-43eb-47ff-937f-36db3bb48de1__Command_Wlfdumpvars_idd87df57a.xml#idd87df57a-43eb-47ff-937f-36db3bb48de1" title="This Verilog system task specifies variables to be logged in the current simulation's WLF file (default, vsim.wlf) and is called from within a Verilog design. It is equivalent to the Verilog system task $dumpvars, except it dumps values to the current simulation's WLF file instead of a VCD file. While it can not be called directly from within VHDL, it can log VHDL variables contained under a Verilog scope that is referenced by $wlfdumpvars. The modelsim.ini variable WildcardFilter will be used to filter types when a scope is logged by $wlfdumpvars. Multiple scopes and variables are specified as a comma separated list.">$wlfdumpvars()</a></p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_GetInitialRandomSeed_idb62ca16d.html#idb62ca16d-70d1-4730-8165-ddf79ae1ae6c__Command_GetInitialRandomSeed_idb62ca16d.xml#idb62ca16d-70d1-4730-8165-ddf79ae1ae6c" title="The $get_initial_random_seed system function returns the value of the initial random seed.">$get_initial_random_seed</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Command_CoverageSaveMti_id57c28145.html" title="The $coverage_save_mti() system function saves only Code Coverage information to a file during a batch run. The batch run typically terminates with the $finish call. ">$coverage_save_mti</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_GetInitialRandomSeed_idb62ca16d.html" title="The $get_initial_random_seed system function returns the value of the initial random seed. ">$get_initial_random_seed</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Messagelog_id4aab6965.html" title="The $messagelog system task allows you to create a message using text and specifiers.">$messagelog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Psprintf_id5b0350e6.html" title="The $psprintf() system function behaves like the $sformat() file I/O task, except that the string result is passed back to the user as the function return value for $psprintf(), and is not placed in the first argument as for $sformat(). Thus, you can use $psprintf() where a string is valid. Note that at this time, unlike other system tasks and functions, $psprintf() cannot be overridden by a user-defined system function in the PLI. ">$psprintf()</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_SdfDone_ide75204d5.html" title="This task is a “cleanup” function that removes internal buffers, called MIPDs, that have a delay value of zero. These MIPDs are inserted in response to the -v2k_int_delay argument for the vsim command. In general, the simulator automatically removes all zero delay MIPDs. However, if you have $sdf_annotate() calls in your design that are not getting executed, the zero-delay MIPDs are not removed. Adding the $sdf_done task after your last $sdf_annotate() removes any zero-delay MIPDs that have been created. ">$sdf_done</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Stacktrace_idfdb7d0c8.html" title="Produces a call stack trace back from the point where the call is made. A successful $stacktrace() call returns a non-zero value, a failed call returns zero (0). ">$stacktrace()</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfdumpvars_idd87df57a.html" title="This Verilog system task specifies variables to be logged in the current simulation's WLF file (default, vsim.wlf) and is called from within a Verilog design. It is equivalent to the Verilog system task $dumpvars, except it dumps values to the current simulation's WLF file instead of a VCD file. While it can not be called directly from within VHDL, it can log VHDL variables contained under a Verilog scope that is referenced by $wlfdumpvars. The modelsim.ini variable WildcardFilter will be used to filter types when a scope is logged by $wlfdumpvars. Multiple scopes and variables are specified as a comma separated list.">$wlfdumpvars()</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SystemverilogSystemTasksFunctions_id7283c7df.html" title="SystemVerilog system tasks and functions are built into the simulator, although some designs depend on user-defined system tasks implemented with the various programming and procedural interfaces.">SystemVerilog System Tasks and Functions</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Simulator-Specific System Tasks and Functions"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_SimulatorSpecificSystemTasksFunctions_id7525aa82.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>