	component system is
		port (
			clk_clk         : in  std_logic                    := 'X';             -- clk
			lcd_on_export   : out std_logic;                                       -- export
			lcd_blon_export : out std_logic;                                       -- export
			lcd_en_export   : out std_logic;                                       -- export
			lcd_rw_export   : out std_logic;                                       -- export
			lcd_rs_export   : out std_logic;                                       -- export
			lcd_d_export    : out std_logic_vector(7 downto 0);                    -- export
			switch_export   : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			reset_reset_n   : in  std_logic                    := 'X'              -- reset_n
		);
	end component system;

