INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Inverter_Switch_Level/Inverter_Switch_Level.srcs/sources_1/new/Inverter_Switch_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inverter_Switch_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Inverter_Switch_Level/Inverter_Switch_Level.srcs/sim_1/new/Inverter_Switch_Level_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inverter_Switch_Level_Tb
