// Seed: 2437371371
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout tri1 id_1;
  assign module_1.id_15 = 0;
  assign id_1 = id_2 == id_1;
endmodule
module module_0 (
    input uwire id_0,
    output tri id_1
    , id_22,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9
    , id_23,
    input wire id_10,
    input tri sample,
    input tri id_12,
    input wand id_13,
    output wire id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wire module_1,
    output wor id_18,
    input wor id_19,
    output wand id_20
);
  logic id_24;
  ;
  nand primCall (
      id_20,
      id_4,
      id_8,
      id_2,
      id_12,
      id_19,
      id_15,
      id_24,
      id_22,
      id_7,
      id_13,
      id_10,
      id_0,
      id_16,
      id_9,
      id_6,
      id_5,
      id_23,
      id_3
  );
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_24
  );
endmodule
