main_memory.v,verilog,xil_defaultlib,../../../../Lab6.srcs/sources_1/ip/main_memory/sim/main_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
