\doxysection{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{dummy\+\_\+afu\+::afu\+\_\+dfh}{\pageref{uniondummy__afu_1_1afu__dfh}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::afu\+\_\+dfh.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{namespacedummy__afu}}{}
\item \contentsline{section}{cache\+\_\+line}{\pageref{hello__fpga_8c}}{}
\item \contentsline{section}{config}{\pageref{object__api_8c}}{}
\item \contentsline{section}{C\+S\+R\+\_\+\+M\+GR}{\pageref{classCSR__MGR}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank0\+\_\+stat}{\pageref{uniondummy__afu_1_1ddr__test__bank0__stat}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank0\+\_\+stat.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{namespacedummy__afu}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank1\+\_\+stat}{\pageref{uniondummy__afu_1_1ddr__test__bank1__stat}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank1\+\_\+stat.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{namespacedummy__afu}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank2\+\_\+stat}{\pageref{uniondummy__afu_1_1ddr__test__bank2__stat}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank2\+\_\+stat.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{namespacedummy__afu}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank3\+\_\+stat}{\pageref{uniondummy__afu_1_1ddr__test__bank3__stat}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank3\+\_\+stat.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{namespacedummy__afu}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+ctrl}{\pageref{uniondummy__afu_1_1ddr__test__ctrl}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+ctrl.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{namespacedummy__afu}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+stat}{\pageref{uniondummy__afu_1_1ddr__test__stat}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+stat.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{namespacedummy__afu}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::error}{\pageref{classopae_1_1fpga_1_1types_1_1error}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::event}{\pageref{classopae_1_1fpga_1_1types_1_1event}}{}
\item \contentsline{section}{events\+\_\+config}{\pageref{hello__events_8c}}{}
\item std\+::exception\begin{DoxyCompactList}
\item \contentsline{section}{opae\+::fpga\+::types\+::except}{\pageref{classopae_1_1fpga_1_1types_1_1except}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{opae\+::fpga\+::types\+::busy}{\pageref{classopae_1_1fpga_1_1types_1_1busy}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::exception}{\pageref{classopae_1_1fpga_1_1types_1_1exception}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::invalid\+\_\+param}{\pageref{classopae_1_1fpga_1_1types_1_1invalid__param}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::no\+\_\+access}{\pageref{classopae_1_1fpga_1_1types_1_1no__access}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::no\+\_\+daemon}{\pageref{classopae_1_1fpga_1_1types_1_1no__daemon}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::no\+\_\+driver}{\pageref{classopae_1_1fpga_1_1types_1_1no__driver}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::no\+\_\+memory}{\pageref{classopae_1_1fpga_1_1types_1_1no__memory}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::not\+\_\+found}{\pageref{classopae_1_1fpga_1_1types_1_1not__found}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::not\+\_\+supported}{\pageref{classopae_1_1fpga_1_1types_1_1not__supported}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::reconf\+\_\+error}{\pageref{classopae_1_1fpga_1_1types_1_1reconf__error}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{fpga\+\_\+error\+\_\+info}{\pageref{types_8h}}{}
\item \contentsline{section}{fpga\+\_\+metric}{\pageref{types_8h}}{}
\item \contentsline{section}{fpga\+\_\+metric\+\_\+info}{\pageref{types_8h}}{}
\item \contentsline{section}{fpga\+\_\+version}{\pageref{types_8h}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::guid\+\_\+t}{\pageref{structopae_1_1fpga_1_1types_1_1guid__t}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::handle}{\pageref{classopae_1_1fpga_1_1types_1_1handle}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::mem\+\_\+test\+\_\+ctrl}{\pageref{uniondummy__afu_1_1mem__test__ctrl}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::mem\+\_\+test\+\_\+ctrl.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{namespacedummy__afu}}{}
\item \contentsline{section}{metric\+\_\+group}{\pageref{object__api_8c}}{}
\item \contentsline{section}{metric\+\_\+threshold}{\pageref{types_8h}}{}
\item \contentsline{section}{metric\+\_\+value}{\pageref{types_8h}}{}
\item \contentsline{section}{named\+\_\+object}{\pageref{object__api_8c}}{}
\item \contentsline{section}{O\+P\+A\+E\+\_\+\+S\+V\+C\+\_\+\+W\+R\+A\+P\+P\+ER}{\pageref{classOPAE__SVC__WRAPPER}}{}
\item \contentsline{section}{opae\+\_\+uio}{\pageref{uio_8h}}{}
\item \contentsline{section}{opae\+\_\+uio\+\_\+device\+\_\+region}{\pageref{uio_8h}}{}
\item \contentsline{section}{opae\+\_\+vfio}{\pageref{vfio_8h}}{}
\item \contentsline{section}{opae\+\_\+vfio\+\_\+buffer}{\pageref{vfio_8h}}{}
\item \contentsline{section}{opae\+\_\+vfio\+\_\+device}{\pageref{vfio_8h}}{}
\item \contentsline{section}{opae\+\_\+vfio\+\_\+device\+\_\+region}{\pageref{vfio_8h}}{}
\item \contentsline{section}{opae\+\_\+vfio\+\_\+group}{\pageref{vfio_8h}}{}
\item \contentsline{section}{opae\+\_\+vfio\+\_\+iova\+\_\+range}{\pageref{vfio_8h}}{}
\item \contentsline{section}{opae\+\_\+vfio\+\_\+sparse\+\_\+info}{\pageref{vfio_8h}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::properties}{\pageref{classopae_1_1fpga_1_1types_1_1properties}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ T $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ char $\ast$ $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ fpga\+\_\+accelerator\+\_\+state $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ fpga\+\_\+objtype $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ fpga\+\_\+token $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ fpga\+\_\+version $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ uint16\+\_\+t $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ uint32\+\_\+t $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ uint64\+\_\+t $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::pvalue$<$ uint8\+\_\+t $>$}{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item \contentsline{section}{ras\+\_\+inject\+\_\+error}{\pageref{hello__events_8c}}{}
\item \contentsline{section}{ras\+\_\+inject\+\_\+error.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{hello__events_8c}}{}
\item \contentsline{section}{ras\+\_\+inject\+\_\+error.\+\_\+\+\_\+unnamed\+\_\+\+\_\+.\+\_\+\+\_\+unnamed\+\_\+\+\_\+}{\pageref{hello__events_8c}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::shared\+\_\+buffer}{\pageref{classopae_1_1fpga_1_1types_1_1shared__buffer}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::src\+\_\+location}{\pageref{classopae_1_1fpga_1_1types_1_1src__location}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::sysobject}{\pageref{classopae_1_1fpga_1_1types_1_1sysobject}}{}
\item \contentsline{section}{events\+\_\+config\+::target}{\pageref{hello__events_8c}}{}
\item \contentsline{section}{config\+::target}{\pageref{object__api_8c}}{}
\item test\+\_\+afu\begin{DoxyCompactList}
\item \contentsline{section}{dummy\+\_\+afu\+::dummy\+\_\+afu}{\pageref{classdummy__afu_1_1dummy__afu}}{}
\item \contentsline{section}{hssi\+\_\+afu}{\pageref{classhssi__afu}}{}
\end{DoxyCompactList}
\item test\+\_\+command\begin{DoxyCompactList}
\item \contentsline{section}{dummy\+\_\+afu\+::ddr\+\_\+test}{\pageref{classdummy__afu_1_1ddr__test}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::lpbk\+\_\+test}{\pageref{classdummy__afu_1_1lpbk__test}}{}
\item \contentsline{section}{dummy\+\_\+afu\+::mmio\+\_\+test}{\pageref{classdummy__afu_1_1mmio__test}}{}
\item \contentsline{section}{hssi\+\_\+cmd}{\pageref{classhssi__cmd}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{hssi\+\_\+100g\+\_\+cmd}{\pageref{classhssi__100g__cmd}}{}
\item \contentsline{section}{hssi\+\_\+10g\+\_\+cmd}{\pageref{classhssi__10g__cmd}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{threshold}{\pageref{types_8h}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::token}{\pageref{classopae_1_1fpga_1_1types_1_1token}}{}
\item \contentsline{section}{token\+\_\+group}{\pageref{object__api_8c}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::event\+::type\+\_\+t}{\pageref{structopae_1_1fpga_1_1types_1_1event_1_1type__t}}{}
\item \contentsline{section}{opae\+::fpga\+::types\+::version}{\pageref{classopae_1_1fpga_1_1types_1_1version}}{}
\end{DoxyCompactList}
