#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Mon Mar 07 00:35:57 2016
# Process ID: 3000
# Current directory: E:/Zynq/ANN_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1336 E:\Zynq\ANN_project\ANN_project.xpr
# Log file: E:/Zynq/ANN_project/vivado.log
# Journal file: E:/Zynq/ANN_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Zynq/ANN_project/ANN_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
create_bd_design "SW_design"
Wrote  : <E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 971.336 ; gain = 0.000
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits ( leds_4bits ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_4bits
INFO: [board_rule:/axi_gpio_0-100] connect_bd_intf_net /leds_4bits /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd] -top
INFO: [BD 41-1662] The design 'SW_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design.vhd
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
Wrote  : <E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd> 
add_files -norecurse E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'SW_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design.vhd
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SW_design_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SW_design_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SW_design_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] SW_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SW_design_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SW_design_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SW_design_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SW_design_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SW_design_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SW_design_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hw_handoff/SW_design.hwh
Generated Block Design Tcl file E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hw_handoff/SW_design_bd.tcl
Generated Hardware Definition File E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design.hwdef
[Mon Mar 07 01:07:03 2016] Launched synth_1...
Run output will be captured here: E:/Zynq/ANN_project/ANN_project.runs/synth_1/runme.log
[Mon Mar 07 01:07:03 2016] Launched impl_1...
Run output will be captured here: E:/Zynq/ANN_project/ANN_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1317.582 ; gain = 115.313
reset_run synth_1
startgroup
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd] -top
INFO: [BD 41-1662] The design 'SW_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design.vhd
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
Wrote  : <E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd> 
remove_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
file delete -force E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd}
remove_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd
file delete -force E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design
create_bd_design "SW_design"
Wrote  : <E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.703 ; gain = 0.000
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits ( leds_4bits ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_4bits
INFO: [board_rule:/axi_gpio_0-100] connect_bd_intf_net /leds_4bits /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd] -top
INFO: [BD 41-1662] The design 'SW_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design.vhd
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
Wrote  : <E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd> 
add_files -norecurse E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'SW_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design.vhd
VHDL Output written to : E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SW_design_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SW_design_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SW_design_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] SW_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SW_design_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SW_design_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SW_design_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SW_design_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SW_design_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SW_design_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SW_design_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SW_design_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hw_handoff/SW_design.hwh
Generated Block Design Tcl file E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hw_handoff/SW_design_bd.tcl
Generated Hardware Definition File E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design.hwdef
[Mon Mar 07 01:15:16 2016] Launched synth_1...
Run output will be captured here: E:/Zynq/ANN_project/ANN_project.runs/synth_1/runme.log
[Mon Mar 07 01:15:16 2016] Launched impl_1...
Run output will be captured here: E:/Zynq/ANN_project/ANN_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.906 ; gain = 0.645
file mkdir E:/Zynq/ANN_project/ANN_project.sdk
file copy -force E:/Zynq/ANN_project/ANN_project.runs/impl_1/SW_design_wrapper.sysdef E:/Zynq/ANN_project/ANN_project.sdk/SW_design_wrapper.hdf

launch_sdk -workspace E:/Zynq/ANN_project/ANN_project.sdk -hwspec E:/Zynq/ANN_project/ANN_project.sdk/SW_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Zynq/ANN_project/ANN_project.sdk -hwspec E:/Zynq/ANN_project/ANN_project.sdk/SW_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 07 01:29:51 2016...
