
tren_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e50  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  08006ff0  08006ff0  00016ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007194  08007194  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08007194  08007194  00017194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800719c  0800719c  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800719c  0800719c  0001719c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080071a0  080071a0  000171a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080071a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  2000006c  08007210  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08007210  000203b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010881  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032d4  00000000  00000000  00030960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  00033c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d3f  00000000  00000000  00034d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aa72  00000000  00000000  00035aa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017fab  00000000  00000000  00050519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009c4d2  00000000  00000000  000684c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004f2c  00000000  00000000  00104998  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  001098c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006fd8 	.word	0x08006fd8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08006fd8 	.word	0x08006fd8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <indicanionSet>:
extern param p_work;
extern uint8_t time_random;
extern uint8_t random_numder[50],rand_number_duble_one[50],rand_number_duble_two[50]; // ������ �� ���������� �������.

void indicanionSet(char *str)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	lcd_goto(0,0);
 8000584:	2100      	movs	r1, #0
 8000586:	2000      	movs	r0, #0
 8000588:	f001 faec 	bl	8001b64 <lcd_goto>
    lcd_string("HACTP.");
 800058c:	4808      	ldr	r0, [pc, #32]	; (80005b0 <indicanionSet+0x34>)
 800058e:	f001 fb1f 	bl	8001bd0 <lcd_string>
	lcd_goto(0,1);
 8000592:	2101      	movs	r1, #1
 8000594:	2000      	movs	r0, #0
 8000596:	f001 fae5 	bl	8001b64 <lcd_goto>
	lcd_string(str);
 800059a:	6878      	ldr	r0, [r7, #4]
 800059c:	f001 fb18 	bl	8001bd0 <lcd_string>
	HAL_Delay(1000);
 80005a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005a4:	f002 ff00 	bl	80033a8 <HAL_Delay>
}
 80005a8:	bf00      	nop
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	08006ff0 	.word	0x08006ff0

080005b4 <Setbotton>:
void Setbotton (void)     // ���������� ������
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
	uint16_t temp,prom;
	indicanionSet("MINUS");
 80005ba:	4876      	ldr	r0, [pc, #472]	; (8000794 <Setbotton+0x1e0>)
 80005bc:	f7ff ffde 	bl	800057c <indicanionSet>
	while(read_adcn()>1010);
 80005c0:	bf00      	nop
 80005c2:	f002 fa0b 	bl	80029dc <read_adcn>
 80005c6:	4603      	mov	r3, r0
 80005c8:	461a      	mov	r2, r3
 80005ca:	f240 33f2 	movw	r3, #1010	; 0x3f2
 80005ce:	429a      	cmp	r2, r3
 80005d0:	d8f7      	bhi.n	80005c2 <Setbotton+0xe>
	HAL_Delay(1500);
 80005d2:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80005d6:	f002 fee7 	bl	80033a8 <HAL_Delay>
	while(1)
	{
		temp=read_adcn();
 80005da:	f002 f9ff 	bl	80029dc <read_adcn>
 80005de:	4603      	mov	r3, r0
 80005e0:	80bb      	strh	r3, [r7, #4]
        if(temp<1010 && temp>10)
 80005e2:	88bb      	ldrh	r3, [r7, #4]
 80005e4:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d818      	bhi.n	800061e <Setbotton+0x6a>
 80005ec:	88bb      	ldrh	r3, [r7, #4]
 80005ee:	2b0a      	cmp	r3, #10
 80005f0:	d915      	bls.n	800061e <Setbotton+0x6a>
        {
        	if(prom==0)
 80005f2:	88fb      	ldrh	r3, [r7, #6]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d112      	bne.n	800061e <Setbotton+0x6a>
        	{
        		HAL_Delay(500);
 80005f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005fc:	f002 fed4 	bl	80033a8 <HAL_Delay>
            	button._minus=read_adcn();
 8000600:	f002 f9ec 	bl	80029dc <read_adcn>
 8000604:	4603      	mov	r3, r0
 8000606:	461a      	mov	r2, r3
 8000608:	4b63      	ldr	r3, [pc, #396]	; (8000798 <Setbotton+0x1e4>)
 800060a:	801a      	strh	r2, [r3, #0]
            	lcd_goto(7,1);
 800060c:	2101      	movs	r1, #1
 800060e:	2007      	movs	r0, #7
 8000610:	f001 faa8 	bl	8001b64 <lcd_goto>
            	lcd_string("ok");
 8000614:	4861      	ldr	r0, [pc, #388]	; (800079c <Setbotton+0x1e8>)
 8000616:	f001 fadb 	bl	8001bd0 <lcd_string>
            	prom=1;
 800061a:	2301      	movs	r3, #1
 800061c:	80fb      	strh	r3, [r7, #6]
            }
        }
        	if(temp>1010 && prom==1 )
 800061e:	88bb      	ldrh	r3, [r7, #4]
 8000620:	f240 32f2 	movw	r2, #1010	; 0x3f2
 8000624:	4293      	cmp	r3, r2
 8000626:	d918      	bls.n	800065a <Setbotton+0xa6>
 8000628:	88fb      	ldrh	r3, [r7, #6]
 800062a:	2b01      	cmp	r3, #1
 800062c:	d115      	bne.n	800065a <Setbotton+0xa6>
            {
        	   lcd_goto(7,1);
 800062e:	2101      	movs	r1, #1
 8000630:	2007      	movs	r0, #7
 8000632:	f001 fa97 	bl	8001b64 <lcd_goto>
        	   lcd_string("  ");
 8000636:	485a      	ldr	r0, [pc, #360]	; (80007a0 <Setbotton+0x1ec>)
 8000638:	f001 faca 	bl	8001bd0 <lcd_string>
        	   prom=0;
 800063c:	2300      	movs	r3, #0
 800063e:	80fb      	strh	r3, [r7, #6]
        	   break;
 8000640:	bf00      	nop
            }
               HAL_Delay(100);
	}

	lcd_goto(0,1);
 8000642:	2101      	movs	r1, #1
 8000644:	2000      	movs	r0, #0
 8000646:	f001 fa8d 	bl	8001b64 <lcd_goto>
	lcd_string("PLUS.  ");
 800064a:	4856      	ldr	r0, [pc, #344]	; (80007a4 <Setbotton+0x1f0>)
 800064c:	f001 fac0 	bl	8001bd0 <lcd_string>
	HAL_Delay(1000);
 8000650:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000654:	f002 fea8 	bl	80033a8 <HAL_Delay>
	while(read_adcn()>1010);
 8000658:	e003      	b.n	8000662 <Setbotton+0xae>
               HAL_Delay(100);
 800065a:	2064      	movs	r0, #100	; 0x64
 800065c:	f002 fea4 	bl	80033a8 <HAL_Delay>
		temp=read_adcn();
 8000660:	e7bb      	b.n	80005da <Setbotton+0x26>
	while(read_adcn()>1010);
 8000662:	f002 f9bb 	bl	80029dc <read_adcn>
 8000666:	4603      	mov	r3, r0
 8000668:	461a      	mov	r2, r3
 800066a:	f240 33f2 	movw	r3, #1010	; 0x3f2
 800066e:	429a      	cmp	r2, r3
 8000670:	d8f7      	bhi.n	8000662 <Setbotton+0xae>
	HAL_Delay(500);
 8000672:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000676:	f002 fe97 	bl	80033a8 <HAL_Delay>
	while(1)
	{
		temp=read_adcn();
 800067a:	f002 f9af 	bl	80029dc <read_adcn>
 800067e:	4603      	mov	r3, r0
 8000680:	80bb      	strh	r3, [r7, #4]
        if(temp<1010 && temp>10)
 8000682:	88bb      	ldrh	r3, [r7, #4]
 8000684:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8000688:	4293      	cmp	r3, r2
 800068a:	d818      	bhi.n	80006be <Setbotton+0x10a>
 800068c:	88bb      	ldrh	r3, [r7, #4]
 800068e:	2b0a      	cmp	r3, #10
 8000690:	d915      	bls.n	80006be <Setbotton+0x10a>
        {
        	if(prom==0)
 8000692:	88fb      	ldrh	r3, [r7, #6]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d112      	bne.n	80006be <Setbotton+0x10a>
        	{
        		HAL_Delay(500);
 8000698:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800069c:	f002 fe84 	bl	80033a8 <HAL_Delay>
        		button._plus=read_adcn();
 80006a0:	f002 f99c 	bl	80029dc <read_adcn>
 80006a4:	4603      	mov	r3, r0
 80006a6:	461a      	mov	r2, r3
 80006a8:	4b3b      	ldr	r3, [pc, #236]	; (8000798 <Setbotton+0x1e4>)
 80006aa:	805a      	strh	r2, [r3, #2]
        		lcd_goto(7,1);
 80006ac:	2101      	movs	r1, #1
 80006ae:	2007      	movs	r0, #7
 80006b0:	f001 fa58 	bl	8001b64 <lcd_goto>
            	lcd_string("ok");
 80006b4:	4839      	ldr	r0, [pc, #228]	; (800079c <Setbotton+0x1e8>)
 80006b6:	f001 fa8b 	bl	8001bd0 <lcd_string>
            	prom=1;
 80006ba:	2301      	movs	r3, #1
 80006bc:	80fb      	strh	r3, [r7, #6]
        	}
        }
            if(temp>1010 && prom==1 )
 80006be:	88bb      	ldrh	r3, [r7, #4]
 80006c0:	f240 32f2 	movw	r2, #1010	; 0x3f2
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d9d8      	bls.n	800067a <Setbotton+0xc6>
 80006c8:	88fb      	ldrh	r3, [r7, #6]
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d1d5      	bne.n	800067a <Setbotton+0xc6>
            {
            	lcd_goto(7,1);
 80006ce:	2101      	movs	r1, #1
 80006d0:	2007      	movs	r0, #7
 80006d2:	f001 fa47 	bl	8001b64 <lcd_goto>
        	    lcd_string("  ");
 80006d6:	4832      	ldr	r0, [pc, #200]	; (80007a0 <Setbotton+0x1ec>)
 80006d8:	f001 fa7a 	bl	8001bd0 <lcd_string>
        	    prom=0;
 80006dc:	2300      	movs	r3, #0
 80006de:	80fb      	strh	r3, [r7, #6]
        	    break;
 80006e0:	bf00      	nop
            }
	}
	lcd_goto(0,1);
 80006e2:	2101      	movs	r1, #1
 80006e4:	2000      	movs	r0, #0
 80006e6:	f001 fa3d 	bl	8001b64 <lcd_goto>
	lcd_string("RESET");
 80006ea:	482f      	ldr	r0, [pc, #188]	; (80007a8 <Setbotton+0x1f4>)
 80006ec:	f001 fa70 	bl	8001bd0 <lcd_string>
	HAL_Delay(1000);
 80006f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006f4:	f002 fe58 	bl	80033a8 <HAL_Delay>
	while(read_adcn()>1010);
 80006f8:	f002 f970 	bl	80029dc <read_adcn>
 80006fc:	4603      	mov	r3, r0
 80006fe:	461a      	mov	r2, r3
 8000700:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8000704:	429a      	cmp	r2, r3
 8000706:	d8f7      	bhi.n	80006f8 <Setbotton+0x144>
	HAL_Delay(500);
 8000708:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800070c:	f002 fe4c 	bl	80033a8 <HAL_Delay>
	while(1)
	{
		temp=read_adcn();
 8000710:	f002 f964 	bl	80029dc <read_adcn>
 8000714:	4603      	mov	r3, r0
 8000716:	80bb      	strh	r3, [r7, #4]
	    	                if(temp<1010 && temp>10)
 8000718:	88bb      	ldrh	r3, [r7, #4]
 800071a:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800071e:	4293      	cmp	r3, r2
 8000720:	d818      	bhi.n	8000754 <Setbotton+0x1a0>
 8000722:	88bb      	ldrh	r3, [r7, #4]
 8000724:	2b0a      	cmp	r3, #10
 8000726:	d915      	bls.n	8000754 <Setbotton+0x1a0>
	    	              {
	    	            	  if(prom==0)
 8000728:	88fb      	ldrh	r3, [r7, #6]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d112      	bne.n	8000754 <Setbotton+0x1a0>
	    	            	  {
	    	            		 HAL_Delay(500);
 800072e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000732:	f002 fe39 	bl	80033a8 <HAL_Delay>
	    	            		 button._reset=read_adcn();
 8000736:	f002 f951 	bl	80029dc <read_adcn>
 800073a:	4603      	mov	r3, r0
 800073c:	461a      	mov	r2, r3
 800073e:	4b16      	ldr	r3, [pc, #88]	; (8000798 <Setbotton+0x1e4>)
 8000740:	80da      	strh	r2, [r3, #6]
	    	            		 lcd_goto(7,1);
 8000742:	2101      	movs	r1, #1
 8000744:	2007      	movs	r0, #7
 8000746:	f001 fa0d 	bl	8001b64 <lcd_goto>
	    	            		 lcd_string("ok");
 800074a:	4814      	ldr	r0, [pc, #80]	; (800079c <Setbotton+0x1e8>)
 800074c:	f001 fa40 	bl	8001bd0 <lcd_string>
	    	            		 prom=1;
 8000750:	2301      	movs	r3, #1
 8000752:	80fb      	strh	r3, [r7, #6]
	    	            	 }
	    	             }
	    	                if(temp>1010 && prom==1 )
 8000754:	88bb      	ldrh	r3, [r7, #4]
 8000756:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800075a:	4293      	cmp	r3, r2
 800075c:	d9d8      	bls.n	8000710 <Setbotton+0x15c>
 800075e:	88fb      	ldrh	r3, [r7, #6]
 8000760:	2b01      	cmp	r3, #1
 8000762:	d1d5      	bne.n	8000710 <Setbotton+0x15c>
	    	                   {
	    	        	         lcd_goto(7,1);
 8000764:	2101      	movs	r1, #1
 8000766:	2007      	movs	r0, #7
 8000768:	f001 f9fc 	bl	8001b64 <lcd_goto>
	    	        	         lcd_string("  ");
 800076c:	480c      	ldr	r0, [pc, #48]	; (80007a0 <Setbotton+0x1ec>)
 800076e:	f001 fa2f 	bl	8001bd0 <lcd_string>
	    	        	         prom=1;
 8000772:	2301      	movs	r3, #1
 8000774:	80fb      	strh	r3, [r7, #6]
	    	        	         break;
 8000776:	bf00      	nop
	    	                  }
	    		    	}
	    		    	while(read_adcn()>1010);
 8000778:	f002 f930 	bl	80029dc <read_adcn>
 800077c:	4603      	mov	r3, r0
 800077e:	461a      	mov	r2, r3
 8000780:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8000784:	429a      	cmp	r2, r3
 8000786:	d8f7      	bhi.n	8000778 <Setbotton+0x1c4>
	    		     int_mem_write();
 8000788:	f002 f9a8 	bl	8002adc <int_mem_write>
}
 800078c:	bf00      	nop
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	08006ff8 	.word	0x08006ff8
 8000798:	20000214 	.word	0x20000214
 800079c:	08007000 	.word	0x08007000
 80007a0:	08007004 	.word	0x08007004
 80007a4:	08007008 	.word	0x08007008
 80007a8:	08007010 	.word	0x08007010

080007ac <indication>:

void indication (void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
	lcd_goto(0,0);
 80007b0:	2100      	movs	r1, #0
 80007b2:	2000      	movs	r0, #0
 80007b4:	f001 f9d6 	bl	8001b64 <lcd_goto>
	lcd_string("KOLV:");
 80007b8:	482d      	ldr	r0, [pc, #180]	; (8000870 <indication+0xc4>)
 80007ba:	f001 fa09 	bl	8001bd0 <lcd_string>
	lcd_number(p_work.number_cycles);
 80007be:	4b2d      	ldr	r3, [pc, #180]	; (8000874 <indication+0xc8>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f001 fa20 	bl	8001c08 <lcd_number>
	lcd_string(" ");
 80007c8:	482b      	ldr	r0, [pc, #172]	; (8000878 <indication+0xcc>)
 80007ca:	f001 fa01 	bl	8001bd0 <lcd_string>
	lcd_goto(0,1);
 80007ce:	2101      	movs	r1, #1
 80007d0:	2000      	movs	r0, #0
 80007d2:	f001 f9c7 	bl	8001b64 <lcd_goto>
	lcd_string("TEMP:");
 80007d6:	4829      	ldr	r0, [pc, #164]	; (800087c <indication+0xd0>)
 80007d8:	f001 f9fa 	bl	8001bd0 <lcd_string>
	lcd_string("0,");
 80007dc:	4828      	ldr	r0, [pc, #160]	; (8000880 <indication+0xd4>)
 80007de:	f001 f9f7 	bl	8001bd0 <lcd_string>
	lcd_number(p_work.period);
 80007e2:	4b24      	ldr	r3, [pc, #144]	; (8000874 <indication+0xc8>)
 80007e4:	785b      	ldrb	r3, [r3, #1]
 80007e6:	4618      	mov	r0, r3
 80007e8:	f001 fa0e 	bl	8001c08 <lcd_number>
	lcd_goto(10,1);
 80007ec:	2101      	movs	r1, #1
 80007ee:	200a      	movs	r0, #10
 80007f0:	f001 f9b8 	bl	8001b64 <lcd_goto>
	lcd_string("BAL:");
 80007f4:	4823      	ldr	r0, [pc, #140]	; (8000884 <indication+0xd8>)
 80007f6:	f001 f9eb 	bl	8001bd0 <lcd_string>
	switch (p_work.mode)
 80007fa:	4b1e      	ldr	r3, [pc, #120]	; (8000874 <indication+0xc8>)
 80007fc:	78db      	ldrb	r3, [r3, #3]
 80007fe:	2b04      	cmp	r3, #4
 8000800:	d834      	bhi.n	800086c <indication+0xc0>
 8000802:	a201      	add	r2, pc, #4	; (adr r2, 8000808 <indication+0x5c>)
 8000804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000808:	0800081d 	.word	0x0800081d
 800080c:	0800082d 	.word	0x0800082d
 8000810:	0800083d 	.word	0x0800083d
 8000814:	0800084d 	.word	0x0800084d
 8000818:	0800085d 	.word	0x0800085d
		{
			case 0:
				lcd_goto(12, 0);
 800081c:	2100      	movs	r1, #0
 800081e:	200c      	movs	r0, #12
 8000820:	f001 f9a0 	bl	8001b64 <lcd_goto>
				lcd_string("BEG");
 8000824:	4818      	ldr	r0, [pc, #96]	; (8000888 <indication+0xdc>)
 8000826:	f001 f9d3 	bl	8001bd0 <lcd_string>
				break;
 800082a:	e01f      	b.n	800086c <indication+0xc0>
			case 1:
				lcd_goto(12, 0);
 800082c:	2100      	movs	r1, #0
 800082e:	200c      	movs	r0, #12
 8000830:	f001 f998 	bl	8001b64 <lcd_goto>
				lcd_string("INV");
 8000834:	4815      	ldr	r0, [pc, #84]	; (800088c <indication+0xe0>)
 8000836:	f001 f9cb 	bl	8001bd0 <lcd_string>
				break;
 800083a:	e017      	b.n	800086c <indication+0xc0>
			case 2:
				if( COUNT_LED !=10)
					{}
					else
					{
						lcd_goto(12, 0);
 800083c:	2100      	movs	r1, #0
 800083e:	200c      	movs	r0, #12
 8000840:	f001 f990 	bl	8001b64 <lcd_goto>
						lcd_string("DUB");
 8000844:	4812      	ldr	r0, [pc, #72]	; (8000890 <indication+0xe4>)
 8000846:	f001 f9c3 	bl	8001bd0 <lcd_string>
						break;
 800084a:	e00f      	b.n	800086c <indication+0xc0>
					}
			case 3:
				lcd_goto(12, 0);
 800084c:	2100      	movs	r1, #0
 800084e:	200c      	movs	r0, #12
 8000850:	f001 f988 	bl	8001b64 <lcd_goto>
				lcd_string("TST");
 8000854:	480f      	ldr	r0, [pc, #60]	; (8000894 <indication+0xe8>)
 8000856:	f001 f9bb 	bl	8001bd0 <lcd_string>
				break;
 800085a:	e007      	b.n	800086c <indication+0xc0>
			case 4:
				lcd_goto(12, 0);
 800085c:	2100      	movs	r1, #0
 800085e:	200c      	movs	r0, #12
 8000860:	f001 f980 	bl	8001b64 <lcd_goto>
				lcd_string("MEM");
 8000864:	480c      	ldr	r0, [pc, #48]	; (8000898 <indication+0xec>)
 8000866:	f001 f9b3 	bl	8001bd0 <lcd_string>
				break;
 800086a:	bf00      	nop
		}
}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	08007018 	.word	0x08007018
 8000874:	2000021c 	.word	0x2000021c
 8000878:	08007020 	.word	0x08007020
 800087c:	08007024 	.word	0x08007024
 8000880:	0800702c 	.word	0x0800702c
 8000884:	08007030 	.word	0x08007030
 8000888:	08007038 	.word	0x08007038
 800088c:	0800703c 	.word	0x0800703c
 8000890:	08007040 	.word	0x08007040
 8000894:	08007044 	.word	0x08007044
 8000898:	08007048 	.word	0x08007048

0800089c <RandomNumber>:

void RandomNumber (void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
	srand(time_random);
 80008a2:	4b18      	ldr	r3, [pc, #96]	; (8000904 <RandomNumber+0x68>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	4618      	mov	r0, r3
 80008a8:	f005 fb96 	bl	8005fd8 <srand>
	uint8_t out=0,out_old;
 80008ac:	2300      	movs	r3, #0
 80008ae:	71fb      	strb	r3, [r7, #7]
  for(uint8_t i=0;i<p_work.number_cycles+1;i++)
 80008b0:	2300      	movs	r3, #0
 80008b2:	717b      	strb	r3, [r7, #5]
 80008b4:	e01c      	b.n	80008f0 <RandomNumber+0x54>
  {
     while(out_old==out)
      {
	    out=(rand()%COUNT_LED);
 80008b6:	f005 fbbd 	bl	8006034 <rand>
 80008ba:	4602      	mov	r2, r0
 80008bc:	4b12      	ldr	r3, [pc, #72]	; (8000908 <RandomNumber+0x6c>)
 80008be:	fb83 1302 	smull	r1, r3, r3, r2
 80008c2:	1099      	asrs	r1, r3, #2
 80008c4:	17d3      	asrs	r3, r2, #31
 80008c6:	1ac9      	subs	r1, r1, r3
 80008c8:	460b      	mov	r3, r1
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	440b      	add	r3, r1
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	1ad1      	subs	r1, r2, r3
 80008d2:	460b      	mov	r3, r1
 80008d4:	71fb      	strb	r3, [r7, #7]
     while(out_old==out)
 80008d6:	79ba      	ldrb	r2, [r7, #6]
 80008d8:	79fb      	ldrb	r3, [r7, #7]
 80008da:	429a      	cmp	r2, r3
 80008dc:	d0eb      	beq.n	80008b6 <RandomNumber+0x1a>
      }
      out_old=out;
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	71bb      	strb	r3, [r7, #6]
     random_numder[i]=out;
 80008e2:	797b      	ldrb	r3, [r7, #5]
 80008e4:	4909      	ldr	r1, [pc, #36]	; (800090c <RandomNumber+0x70>)
 80008e6:	79fa      	ldrb	r2, [r7, #7]
 80008e8:	54ca      	strb	r2, [r1, r3]
  for(uint8_t i=0;i<p_work.number_cycles+1;i++)
 80008ea:	797b      	ldrb	r3, [r7, #5]
 80008ec:	3301      	adds	r3, #1
 80008ee:	717b      	strb	r3, [r7, #5]
 80008f0:	4b07      	ldr	r3, [pc, #28]	; (8000910 <RandomNumber+0x74>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	797a      	ldrb	r2, [r7, #5]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d9ed      	bls.n	80008d6 <RandomNumber+0x3a>
  }
}
 80008fa:	bf00      	nop
 80008fc:	bf00      	nop
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000170 	.word	0x20000170
 8000908:	66666667 	.word	0x66666667
 800090c:	20000174 	.word	0x20000174
 8000910:	2000021c 	.word	0x2000021c

08000914 <SetParametrPlay>:
extern const uint8_t temp_numder[7];
extern uint8_t flag_beg,flag_zumer;
extern uint16_t count_timer;
extern uint8_t position;
void SetParametrPlay (void)          //set  speed and quantity
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
	uint8_t count_= 0;
 800091a:	2300      	movs	r3, #0
 800091c:	71fb      	strb	r3, [r7, #7]
	int i = position;
 800091e:	4b64      	ldr	r3, [pc, #400]	; (8000ab0 <SetParametrPlay+0x19c>)
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	603b      	str	r3, [r7, #0]
	while(bt_ok());
 8000924:	bf00      	nop
 8000926:	f002 f859 	bl	80029dc <read_adcn>
 800092a:	4603      	mov	r3, r0
 800092c:	2b04      	cmp	r3, #4
 800092e:	d9fa      	bls.n	8000926 <SetParametrPlay+0x12>
	HAL_Delay(1000);
 8000930:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000934:	f002 fd38 	bl	80033a8 <HAL_Delay>
  while(count_<5)
 8000938:	e04e      	b.n	80009d8 <SetParametrPlay+0xc4>
	{
	  count_++;
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	3301      	adds	r3, #1
 800093e:	71fb      	strb	r3, [r7, #7]
      lcd_goto(5,0);
 8000940:	2100      	movs	r1, #0
 8000942:	2005      	movs	r0, #5
 8000944:	f001 f90e 	bl	8001b64 <lcd_goto>
      lcd_string("  ");
 8000948:	485a      	ldr	r0, [pc, #360]	; (8000ab4 <SetParametrPlay+0x1a0>)
 800094a:	f001 f941 	bl	8001bd0 <lcd_string>
      HAL_Delay(200);
 800094e:	20c8      	movs	r0, #200	; 0xc8
 8000950:	f002 fd2a 	bl	80033a8 <HAL_Delay>
      lcd_goto(5,0);
 8000954:	2100      	movs	r1, #0
 8000956:	2005      	movs	r0, #5
 8000958:	f001 f904 	bl	8001b64 <lcd_goto>
      lcd_number(temp_numder[i]);
 800095c:	4a56      	ldr	r2, [pc, #344]	; (8000ab8 <SetParametrPlay+0x1a4>)
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	4413      	add	r3, r2
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	4618      	mov	r0, r3
 8000966:	f001 f94f 	bl	8001c08 <lcd_number>
      HAL_Delay(200);
 800096a:	20c8      	movs	r0, #200	; 0xc8
 800096c:	f002 fd1c 	bl	80033a8 <HAL_Delay>
     if(bt_plus() && i<6)
 8000970:	f002 f834 	bl	80029dc <read_adcn>
 8000974:	4603      	mov	r3, r0
 8000976:	461a      	mov	r2, r3
 8000978:	4b50      	ldr	r3, [pc, #320]	; (8000abc <SetParametrPlay+0x1a8>)
 800097a:	885b      	ldrh	r3, [r3, #2]
 800097c:	3b0a      	subs	r3, #10
 800097e:	429a      	cmp	r2, r3
 8000980:	db10      	blt.n	80009a4 <SetParametrPlay+0x90>
 8000982:	f002 f82b 	bl	80029dc <read_adcn>
 8000986:	4603      	mov	r3, r0
 8000988:	461a      	mov	r2, r3
 800098a:	4b4c      	ldr	r3, [pc, #304]	; (8000abc <SetParametrPlay+0x1a8>)
 800098c:	885b      	ldrh	r3, [r3, #2]
 800098e:	330a      	adds	r3, #10
 8000990:	429a      	cmp	r2, r3
 8000992:	dc07      	bgt.n	80009a4 <SetParametrPlay+0x90>
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	2b05      	cmp	r3, #5
 8000998:	dc04      	bgt.n	80009a4 <SetParametrPlay+0x90>
     {
    	 i++;
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	3301      	adds	r3, #1
 800099e:	603b      	str	r3, [r7, #0]
    	 count_=0;
 80009a0:	2300      	movs	r3, #0
 80009a2:	71fb      	strb	r3, [r7, #7]
     }
     if(bt_minus() && i!=0)
 80009a4:	f002 f81a 	bl	80029dc <read_adcn>
 80009a8:	4603      	mov	r3, r0
 80009aa:	461a      	mov	r2, r3
 80009ac:	4b43      	ldr	r3, [pc, #268]	; (8000abc <SetParametrPlay+0x1a8>)
 80009ae:	881b      	ldrh	r3, [r3, #0]
 80009b0:	3b0a      	subs	r3, #10
 80009b2:	429a      	cmp	r2, r3
 80009b4:	db10      	blt.n	80009d8 <SetParametrPlay+0xc4>
 80009b6:	f002 f811 	bl	80029dc <read_adcn>
 80009ba:	4603      	mov	r3, r0
 80009bc:	461a      	mov	r2, r3
 80009be:	4b3f      	ldr	r3, [pc, #252]	; (8000abc <SetParametrPlay+0x1a8>)
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	330a      	adds	r3, #10
 80009c4:	429a      	cmp	r2, r3
 80009c6:	dc07      	bgt.n	80009d8 <SetParametrPlay+0xc4>
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d004      	beq.n	80009d8 <SetParametrPlay+0xc4>
     {
    	 i--;
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	3b01      	subs	r3, #1
 80009d2:	603b      	str	r3, [r7, #0]
    	 count_=0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	71fb      	strb	r3, [r7, #7]
  while(count_<5)
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	2b04      	cmp	r3, #4
 80009dc:	d9ad      	bls.n	800093a <SetParametrPlay+0x26>
     }
     }

  p_work.number_cycles= temp_numder[i];
 80009de:	4a36      	ldr	r2, [pc, #216]	; (8000ab8 <SetParametrPlay+0x1a4>)
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	4413      	add	r3, r2
 80009e4:	781a      	ldrb	r2, [r3, #0]
 80009e6:	4b36      	ldr	r3, [pc, #216]	; (8000ac0 <SetParametrPlay+0x1ac>)
 80009e8:	701a      	strb	r2, [r3, #0]
  position=i;
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	4b30      	ldr	r3, [pc, #192]	; (8000ab0 <SetParametrPlay+0x19c>)
 80009f0:	701a      	strb	r2, [r3, #0]
	  count_=0;
 80009f2:	2300      	movs	r3, #0
 80009f4:	71fb      	strb	r3, [r7, #7]
      i=p_work.period;
 80009f6:	4b32      	ldr	r3, [pc, #200]	; (8000ac0 <SetParametrPlay+0x1ac>)
 80009f8:	785b      	ldrb	r3, [r3, #1]
 80009fa:	603b      	str	r3, [r7, #0]

    while(count_<5)
 80009fc:	e04a      	b.n	8000a94 <SetParametrPlay+0x180>
    {
          count_++;
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	3301      	adds	r3, #1
 8000a02:	71fb      	strb	r3, [r7, #7]
          lcd_goto(7,1);
 8000a04:	2101      	movs	r1, #1
 8000a06:	2007      	movs	r0, #7
 8000a08:	f001 f8ac 	bl	8001b64 <lcd_goto>
          lcd_string(" ");
 8000a0c:	482d      	ldr	r0, [pc, #180]	; (8000ac4 <SetParametrPlay+0x1b0>)
 8000a0e:	f001 f8df 	bl	8001bd0 <lcd_string>
          HAL_Delay(150);
 8000a12:	2096      	movs	r0, #150	; 0x96
 8000a14:	f002 fcc8 	bl	80033a8 <HAL_Delay>
          lcd_goto(7,1);
 8000a18:	2101      	movs	r1, #1
 8000a1a:	2007      	movs	r0, #7
 8000a1c:	f001 f8a2 	bl	8001b64 <lcd_goto>
          lcd_number(i);
 8000a20:	6838      	ldr	r0, [r7, #0]
 8000a22:	f001 f8f1 	bl	8001c08 <lcd_number>
          HAL_Delay(150);
 8000a26:	2096      	movs	r0, #150	; 0x96
 8000a28:	f002 fcbe 	bl	80033a8 <HAL_Delay>
         if(bt_plus() && i<9)
 8000a2c:	f001 ffd6 	bl	80029dc <read_adcn>
 8000a30:	4603      	mov	r3, r0
 8000a32:	461a      	mov	r2, r3
 8000a34:	4b21      	ldr	r3, [pc, #132]	; (8000abc <SetParametrPlay+0x1a8>)
 8000a36:	885b      	ldrh	r3, [r3, #2]
 8000a38:	3b0a      	subs	r3, #10
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	db10      	blt.n	8000a60 <SetParametrPlay+0x14c>
 8000a3e:	f001 ffcd 	bl	80029dc <read_adcn>
 8000a42:	4603      	mov	r3, r0
 8000a44:	461a      	mov	r2, r3
 8000a46:	4b1d      	ldr	r3, [pc, #116]	; (8000abc <SetParametrPlay+0x1a8>)
 8000a48:	885b      	ldrh	r3, [r3, #2]
 8000a4a:	330a      	adds	r3, #10
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	dc07      	bgt.n	8000a60 <SetParametrPlay+0x14c>
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	2b08      	cmp	r3, #8
 8000a54:	dc04      	bgt.n	8000a60 <SetParametrPlay+0x14c>
            {
        	 i++;
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	603b      	str	r3, [r7, #0]
        	 count_=0;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	71fb      	strb	r3, [r7, #7]
            }
         if(bt_minus() && i!=0)
 8000a60:	f001 ffbc 	bl	80029dc <read_adcn>
 8000a64:	4603      	mov	r3, r0
 8000a66:	461a      	mov	r2, r3
 8000a68:	4b14      	ldr	r3, [pc, #80]	; (8000abc <SetParametrPlay+0x1a8>)
 8000a6a:	881b      	ldrh	r3, [r3, #0]
 8000a6c:	3b0a      	subs	r3, #10
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	db10      	blt.n	8000a94 <SetParametrPlay+0x180>
 8000a72:	f001 ffb3 	bl	80029dc <read_adcn>
 8000a76:	4603      	mov	r3, r0
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4b10      	ldr	r3, [pc, #64]	; (8000abc <SetParametrPlay+0x1a8>)
 8000a7c:	881b      	ldrh	r3, [r3, #0]
 8000a7e:	330a      	adds	r3, #10
 8000a80:	429a      	cmp	r2, r3
 8000a82:	dc07      	bgt.n	8000a94 <SetParametrPlay+0x180>
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d004      	beq.n	8000a94 <SetParametrPlay+0x180>
        	 {
        	   i--;
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	3b01      	subs	r3, #1
 8000a8e:	603b      	str	r3, [r7, #0]
        	   count_=0;
 8000a90:	2300      	movs	r3, #0
 8000a92:	71fb      	strb	r3, [r7, #7]
    while(count_<5)
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	2b04      	cmp	r3, #4
 8000a98:	d9b1      	bls.n	80009fe <SetParametrPlay+0xea>
             }
    }
    p_work.period=i;
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	b2da      	uxtb	r2, r3
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <SetParametrPlay+0x1ac>)
 8000aa0:	705a      	strb	r2, [r3, #1]
    int_mem_write();
 8000aa2:	f002 f81b 	bl	8002adc <int_mem_write>
}
 8000aa6:	bf00      	nop
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000212 	.word	0x20000212
 8000ab4:	0800704c 	.word	0x0800704c
 8000ab8:	08007094 	.word	0x08007094
 8000abc:	20000214 	.word	0x20000214
 8000ac0:	2000021c 	.word	0x2000021c
 8000ac4:	08007050 	.word	0x08007050

08000ac8 <SetMode>:

void SetMode(void)                              //Set mode GAME
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
   lcd_goto(0,0);
 8000acc:	2100      	movs	r1, #0
 8000ace:	2000      	movs	r0, #0
 8000ad0:	f001 f848 	bl	8001b64 <lcd_goto>
   lcd_string("HACTP. MODE-");
 8000ad4:	4848      	ldr	r0, [pc, #288]	; (8000bf8 <SetMode+0x130>)
 8000ad6:	f001 f87b 	bl	8001bd0 <lcd_string>
   while(!(bt_ok()))
 8000ada:	e075      	b.n	8000bc8 <SetMode+0x100>
   {
	   	if(bt_plus() && p_work.mode<4 ) p_work.mode++;
 8000adc:	f001 ff7e 	bl	80029dc <read_adcn>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	4b45      	ldr	r3, [pc, #276]	; (8000bfc <SetMode+0x134>)
 8000ae6:	885b      	ldrh	r3, [r3, #2]
 8000ae8:	3b0a      	subs	r3, #10
 8000aea:	429a      	cmp	r2, r3
 8000aec:	db12      	blt.n	8000b14 <SetMode+0x4c>
 8000aee:	f001 ff75 	bl	80029dc <read_adcn>
 8000af2:	4603      	mov	r3, r0
 8000af4:	461a      	mov	r2, r3
 8000af6:	4b41      	ldr	r3, [pc, #260]	; (8000bfc <SetMode+0x134>)
 8000af8:	885b      	ldrh	r3, [r3, #2]
 8000afa:	330a      	adds	r3, #10
 8000afc:	429a      	cmp	r2, r3
 8000afe:	dc09      	bgt.n	8000b14 <SetMode+0x4c>
 8000b00:	4b3f      	ldr	r3, [pc, #252]	; (8000c00 <SetMode+0x138>)
 8000b02:	78db      	ldrb	r3, [r3, #3]
 8000b04:	2b03      	cmp	r3, #3
 8000b06:	d805      	bhi.n	8000b14 <SetMode+0x4c>
 8000b08:	4b3d      	ldr	r3, [pc, #244]	; (8000c00 <SetMode+0x138>)
 8000b0a:	78db      	ldrb	r3, [r3, #3]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	b2da      	uxtb	r2, r3
 8000b10:	4b3b      	ldr	r3, [pc, #236]	; (8000c00 <SetMode+0x138>)
 8000b12:	70da      	strb	r2, [r3, #3]
    	if(bt_minus() && p_work.mode!=0 ) p_work.mode--;
 8000b14:	f001 ff62 	bl	80029dc <read_adcn>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	4b37      	ldr	r3, [pc, #220]	; (8000bfc <SetMode+0x134>)
 8000b1e:	881b      	ldrh	r3, [r3, #0]
 8000b20:	3b0a      	subs	r3, #10
 8000b22:	429a      	cmp	r2, r3
 8000b24:	db12      	blt.n	8000b4c <SetMode+0x84>
 8000b26:	f001 ff59 	bl	80029dc <read_adcn>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4b33      	ldr	r3, [pc, #204]	; (8000bfc <SetMode+0x134>)
 8000b30:	881b      	ldrh	r3, [r3, #0]
 8000b32:	330a      	adds	r3, #10
 8000b34:	429a      	cmp	r2, r3
 8000b36:	dc09      	bgt.n	8000b4c <SetMode+0x84>
 8000b38:	4b31      	ldr	r3, [pc, #196]	; (8000c00 <SetMode+0x138>)
 8000b3a:	78db      	ldrb	r3, [r3, #3]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d005      	beq.n	8000b4c <SetMode+0x84>
 8000b40:	4b2f      	ldr	r3, [pc, #188]	; (8000c00 <SetMode+0x138>)
 8000b42:	78db      	ldrb	r3, [r3, #3]
 8000b44:	3b01      	subs	r3, #1
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	4b2d      	ldr	r3, [pc, #180]	; (8000c00 <SetMode+0x138>)
 8000b4a:	70da      	strb	r2, [r3, #3]
        switch (p_work.mode)
 8000b4c:	4b2c      	ldr	r3, [pc, #176]	; (8000c00 <SetMode+0x138>)
 8000b4e:	78db      	ldrb	r3, [r3, #3]
 8000b50:	2b04      	cmp	r3, #4
 8000b52:	d835      	bhi.n	8000bc0 <SetMode+0xf8>
 8000b54:	a201      	add	r2, pc, #4	; (adr r2, 8000b5c <SetMode+0x94>)
 8000b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b5a:	bf00      	nop
 8000b5c:	08000b71 	.word	0x08000b71
 8000b60:	08000b81 	.word	0x08000b81
 8000b64:	08000b91 	.word	0x08000b91
 8000b68:	08000bb1 	.word	0x08000bb1
 8000b6c:	08000ba1 	.word	0x08000ba1
    	{
    	 case game_beg:
		         {
			        lcd_goto(12, 0);
 8000b70:	2100      	movs	r1, #0
 8000b72:	200c      	movs	r0, #12
 8000b74:	f000 fff6 	bl	8001b64 <lcd_goto>
    		        lcd_string("BEG");
 8000b78:	4822      	ldr	r0, [pc, #136]	; (8000c04 <SetMode+0x13c>)
 8000b7a:	f001 f829 	bl	8001bd0 <lcd_string>
    		        break;
 8000b7e:	e01f      	b.n	8000bc0 <SetMode+0xf8>
    	        }
    	case game_invers:
    			{
    				lcd_goto(12, 0);
 8000b80:	2100      	movs	r1, #0
 8000b82:	200c      	movs	r0, #12
 8000b84:	f000 ffee 	bl	8001b64 <lcd_goto>
    	    		lcd_string("INV");
 8000b88:	481f      	ldr	r0, [pc, #124]	; (8000c08 <SetMode+0x140>)
 8000b8a:	f001 f821 	bl	8001bd0 <lcd_string>
    	    		break;
 8000b8e:	e017      	b.n	8000bc0 <SetMode+0xf8>
    			{
    				if(COUNT_LED!=10)
    				{}
    				else
    				{
    				lcd_goto(12, 0);
 8000b90:	2100      	movs	r1, #0
 8000b92:	200c      	movs	r0, #12
 8000b94:	f000 ffe6 	bl	8001b64 <lcd_goto>
    	    		lcd_string("DUB");
 8000b98:	481c      	ldr	r0, [pc, #112]	; (8000c0c <SetMode+0x144>)
 8000b9a:	f001 f819 	bl	8001bd0 <lcd_string>
    	    		break;
 8000b9e:	e00f      	b.n	8000bc0 <SetMode+0xf8>
    				}
    	    	}
    	case test:
    			{
    				lcd_goto(12, 0);
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	200c      	movs	r0, #12
 8000ba4:	f000 ffde 	bl	8001b64 <lcd_goto>
    	    		lcd_string("TST");
 8000ba8:	4819      	ldr	r0, [pc, #100]	; (8000c10 <SetMode+0x148>)
 8000baa:	f001 f811 	bl	8001bd0 <lcd_string>
    	    		break;
 8000bae:	e007      	b.n	8000bc0 <SetMode+0xf8>
    	    	}
    	case game_mem:
    			{
    				lcd_goto(12, 0);
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	200c      	movs	r0, #12
 8000bb4:	f000 ffd6 	bl	8001b64 <lcd_goto>
    			    lcd_string("MEM");
 8000bb8:	4816      	ldr	r0, [pc, #88]	; (8000c14 <SetMode+0x14c>)
 8000bba:	f001 f809 	bl	8001bd0 <lcd_string>
    			    break;
 8000bbe:	bf00      	nop

    			}
    	}
      HAL_Delay(500);
 8000bc0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bc4:	f002 fbf0 	bl	80033a8 <HAL_Delay>
   while(!(bt_ok()))
 8000bc8:	f001 ff08 	bl	80029dc <read_adcn>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b04      	cmp	r3, #4
 8000bd0:	d884      	bhi.n	8000adc <SetMode+0x14>
    }
   int_mem_write();
 8000bd2:	f001 ff83 	bl	8002adc <int_mem_write>
    lcd_clear();
 8000bd6:	f001 f967 	bl	8001ea8 <lcd_clear>
    indication();
 8000bda:	f7ff fde7 	bl	80007ac <indication>
     while((bt_ok()));
 8000bde:	bf00      	nop
 8000be0:	f001 fefc 	bl	80029dc <read_adcn>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b04      	cmp	r3, #4
 8000be8:	d9fa      	bls.n	8000be0 <SetMode+0x118>
   HAL_Delay(300);
 8000bea:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000bee:	f002 fbdb 	bl	80033a8 <HAL_Delay>
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	08007054 	.word	0x08007054
 8000bfc:	20000214 	.word	0x20000214
 8000c00:	2000021c 	.word	0x2000021c
 8000c04:	08007064 	.word	0x08007064
 8000c08:	08007068 	.word	0x08007068
 8000c0c:	0800706c 	.word	0x0800706c
 8000c10:	08007070 	.word	0x08007070
 8000c14:	08007074 	.word	0x08007074

08000c18 <ZumerOk>:

void  ZumerOk(void)
	{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
	   for(int i=0;i<3;i++)
 8000c1e:	2300      	movs	r3, #0
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	e016      	b.n	8000c52 <ZumerOk+0x3a>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000c24:	2201      	movs	r2, #1
 8000c26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c2a:	480e      	ldr	r0, [pc, #56]	; (8000c64 <ZumerOk+0x4c>)
 8000c2c:	f003 fd58 	bl	80046e0 <HAL_GPIO_WritePin>
			HAL_Delay(300);
 8000c30:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c34:	f002 fbb8 	bl	80033a8 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c3e:	4809      	ldr	r0, [pc, #36]	; (8000c64 <ZumerOk+0x4c>)
 8000c40:	f003 fd4e 	bl	80046e0 <HAL_GPIO_WritePin>
			HAL_Delay(300);
 8000c44:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c48:	f002 fbae 	bl	80033a8 <HAL_Delay>
	   for(int i=0;i<3;i++)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	dde5      	ble.n	8000c24 <ZumerOk+0xc>
	   }
	}
 8000c58:	bf00      	nop
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40020400 	.word	0x40020400

08000c68 <ZumerError>:
	void ZumerError (void)
	{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c72:	4807      	ldr	r0, [pc, #28]	; (8000c90 <ZumerError+0x28>)
 8000c74:	f003 fd34 	bl	80046e0 <HAL_GPIO_WritePin>
		HAL_Delay(2000);
 8000c78:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c7c:	f002 fb94 	bl	80033a8 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c86:	4802      	ldr	r0, [pc, #8]	; (8000c90 <ZumerError+0x28>)
 8000c88:	f003 fd2a 	bl	80046e0 <HAL_GPIO_WritePin>
	}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40020400 	.word	0x40020400

08000c94 <Zumer>:

void Zumer (void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 uint32_t count=0;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	607b      	str	r3, [r7, #4]
    while(count<100000)
 8000c9e:	e008      	b.n	8000cb2 <Zumer+0x1e>
    {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ca6:	480a      	ldr	r0, [pc, #40]	; (8000cd0 <Zumer+0x3c>)
 8000ca8:	f003 fd1a 	bl	80046e0 <HAL_GPIO_WritePin>
    	count++;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	607b      	str	r3, [r7, #4]
    while(count<100000)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4a07      	ldr	r2, [pc, #28]	; (8000cd4 <Zumer+0x40>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d9f2      	bls.n	8000ca0 <Zumer+0xc>
    }
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cc0:	4803      	ldr	r0, [pc, #12]	; (8000cd0 <Zumer+0x3c>)
 8000cc2:	f003 fd0d 	bl	80046e0 <HAL_GPIO_WritePin>
 }
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40020400 	.word	0x40020400
 8000cd4:	0001869f 	.word	0x0001869f

08000cd8 <proverka>:

void proverka (uint8_t flag) //���� ������ �������� �� ��������  flag_beg � ���� ���� ����� ������
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
  switch(flag)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	3b01      	subs	r3, #1
 8000ce6:	2b09      	cmp	r3, #9
 8000ce8:	f200 809b 	bhi.w	8000e22 <proverka+0x14a>
 8000cec:	a201      	add	r2, pc, #4	; (adr r2, 8000cf4 <proverka+0x1c>)
 8000cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cf2:	bf00      	nop
 8000cf4:	08000d1d 	.word	0x08000d1d
 8000cf8:	08000d33 	.word	0x08000d33
 8000cfc:	08000d49 	.word	0x08000d49
 8000d00:	08000d5f 	.word	0x08000d5f
 8000d04:	08000d75 	.word	0x08000d75
 8000d08:	08000d8b 	.word	0x08000d8b
 8000d0c:	08000da1 	.word	0x08000da1
 8000d10:	08000db7 	.word	0x08000db7
 8000d14:	08000dcd 	.word	0x08000dcd
 8000d18:	08000de5 	.word	0x08000de5
  {
     case 1:
    	 if(in_one()!=0)
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	4843      	ldr	r0, [pc, #268]	; (8000e2c <proverka+0x154>)
 8000d20:	f003 fcc6 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d068      	beq.n	8000dfc <proverka+0x124>
    	 {
    		 flag_beg=0;
 8000d2a:	4b41      	ldr	r3, [pc, #260]	; (8000e30 <proverka+0x158>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	701a      	strb	r2, [r3, #0]
    	 }
    	 break;
 8000d30:	e064      	b.n	8000dfc <proverka+0x124>
     case 2:
    	 if(in_two()!=0)
 8000d32:	2102      	movs	r1, #2
 8000d34:	483d      	ldr	r0, [pc, #244]	; (8000e2c <proverka+0x154>)
 8000d36:	f003 fcbb 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d05f      	beq.n	8000e00 <proverka+0x128>
    		 flag_beg=0;
 8000d40:	4b3b      	ldr	r3, [pc, #236]	; (8000e30 <proverka+0x158>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	701a      	strb	r2, [r3, #0]
         break;
 8000d46:	e05b      	b.n	8000e00 <proverka+0x128>
     case 3:
    	 if(in_three()!=0)
 8000d48:	2104      	movs	r1, #4
 8000d4a:	4838      	ldr	r0, [pc, #224]	; (8000e2c <proverka+0x154>)
 8000d4c:	f003 fcb0 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d056      	beq.n	8000e04 <proverka+0x12c>
    		 flag_beg=0;
 8000d56:	4b36      	ldr	r3, [pc, #216]	; (8000e30 <proverka+0x158>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	701a      	strb	r2, [r3, #0]
    	 break;
 8000d5c:	e052      	b.n	8000e04 <proverka+0x12c>
     case 4:
    	 if(in_four()!=0)
 8000d5e:	2108      	movs	r1, #8
 8000d60:	4832      	ldr	r0, [pc, #200]	; (8000e2c <proverka+0x154>)
 8000d62:	f003 fca5 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d04d      	beq.n	8000e08 <proverka+0x130>
    		 flag_beg=0;
 8000d6c:	4b30      	ldr	r3, [pc, #192]	; (8000e30 <proverka+0x158>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	701a      	strb	r2, [r3, #0]
    	 break;
 8000d72:	e049      	b.n	8000e08 <proverka+0x130>
     case 5:
    	 if(in_five()!=0)
 8000d74:	2110      	movs	r1, #16
 8000d76:	482d      	ldr	r0, [pc, #180]	; (8000e2c <proverka+0x154>)
 8000d78:	f003 fc9a 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d044      	beq.n	8000e0c <proverka+0x134>
    		 flag_beg=0;
 8000d82:	4b2b      	ldr	r3, [pc, #172]	; (8000e30 <proverka+0x158>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
    	 break;
 8000d88:	e040      	b.n	8000e0c <proverka+0x134>
     case 6:
    	if(in_six()!=0)
 8000d8a:	2120      	movs	r1, #32
 8000d8c:	4827      	ldr	r0, [pc, #156]	; (8000e2c <proverka+0x154>)
 8000d8e:	f003 fc8f 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d03b      	beq.n	8000e10 <proverka+0x138>
    		flag_beg=0;
 8000d98:	4b25      	ldr	r3, [pc, #148]	; (8000e30 <proverka+0x158>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
    	break;
 8000d9e:	e037      	b.n	8000e10 <proverka+0x138>

    case 7:
    	if(in_seven()!=0)
 8000da0:	2140      	movs	r1, #64	; 0x40
 8000da2:	4822      	ldr	r0, [pc, #136]	; (8000e2c <proverka+0x154>)
 8000da4:	f003 fc84 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d032      	beq.n	8000e14 <proverka+0x13c>
    		flag_beg=0;
 8000dae:	4b20      	ldr	r3, [pc, #128]	; (8000e30 <proverka+0x158>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	701a      	strb	r2, [r3, #0]
    	break;
 8000db4:	e02e      	b.n	8000e14 <proverka+0x13c>
    case 8:
    	if(in_eight()!=0)
 8000db6:	2180      	movs	r1, #128	; 0x80
 8000db8:	481c      	ldr	r0, [pc, #112]	; (8000e2c <proverka+0x154>)
 8000dba:	f003 fc79 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d029      	beq.n	8000e18 <proverka+0x140>
    		flag_beg=0;
 8000dc4:	4b1a      	ldr	r3, [pc, #104]	; (8000e30 <proverka+0x158>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
    	break;
 8000dca:	e025      	b.n	8000e18 <proverka+0x140>
    case 9:
    	if(in_nine()!=0)
 8000dcc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd0:	4816      	ldr	r0, [pc, #88]	; (8000e2c <proverka+0x154>)
 8000dd2:	f003 fc6d 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d01f      	beq.n	8000e1c <proverka+0x144>
    		flag_beg=0;
 8000ddc:	4b14      	ldr	r3, [pc, #80]	; (8000e30 <proverka+0x158>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	701a      	strb	r2, [r3, #0]
    	break;
 8000de2:	e01b      	b.n	8000e1c <proverka+0x144>
    case 10:
    	if(in_ten()!=0)
 8000de4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de8:	4810      	ldr	r0, [pc, #64]	; (8000e2c <proverka+0x154>)
 8000dea:	f003 fc61 	bl	80046b0 <HAL_GPIO_ReadPin>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d015      	beq.n	8000e20 <proverka+0x148>
    		flag_beg=0;
 8000df4:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <proverka+0x158>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]
    	break;
 8000dfa:	e011      	b.n	8000e20 <proverka+0x148>
    	 break;
 8000dfc:	bf00      	nop
 8000dfe:	e010      	b.n	8000e22 <proverka+0x14a>
         break;
 8000e00:	bf00      	nop
 8000e02:	e00e      	b.n	8000e22 <proverka+0x14a>
    	 break;
 8000e04:	bf00      	nop
 8000e06:	e00c      	b.n	8000e22 <proverka+0x14a>
    	 break;
 8000e08:	bf00      	nop
 8000e0a:	e00a      	b.n	8000e22 <proverka+0x14a>
    	 break;
 8000e0c:	bf00      	nop
 8000e0e:	e008      	b.n	8000e22 <proverka+0x14a>
    	break;
 8000e10:	bf00      	nop
 8000e12:	e006      	b.n	8000e22 <proverka+0x14a>
    	break;
 8000e14:	bf00      	nop
 8000e16:	e004      	b.n	8000e22 <proverka+0x14a>
    	break;
 8000e18:	bf00      	nop
 8000e1a:	e002      	b.n	8000e22 <proverka+0x14a>
    	break;
 8000e1c:	bf00      	nop
 8000e1e:	e000      	b.n	8000e22 <proverka+0x14a>
    	break;
 8000e20:	bf00      	nop
   }
}
 8000e22:	bf00      	nop
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40020000 	.word	0x40020000
 8000e30:	2000016d 	.word	0x2000016d

08000e34 <Beg>:
extern  param p_work;
extern uint8_t start_play,counter_number,random_numder[50],flag_beg,count_zumer,flag_zumer,count_mem,rand_number_duble_one[50],rand_number_duble_two[50];
//static uint8_t status=0,counter_beg=0,counter_cicl_beg=0;
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void Beg (void)                                 // ��� ������
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
		if((p_work.timer_game==p_work.period) )
 8000e38:	4b5c      	ldr	r3, [pc, #368]	; (8000fac <Beg+0x178>)
 8000e3a:	791b      	ldrb	r3, [r3, #4]
 8000e3c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	461a      	mov	r2, r3
 8000e44:	4b59      	ldr	r3, [pc, #356]	; (8000fac <Beg+0x178>)
 8000e46:	785b      	ldrb	r3, [r3, #1]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d142      	bne.n	8000ed2 <Beg+0x9e>
		{
			p_work.timer_game=0;
 8000e4c:	4a57      	ldr	r2, [pc, #348]	; (8000fac <Beg+0x178>)
 8000e4e:	7913      	ldrb	r3, [r2, #4]
 8000e50:	f36f 0303 	bfc	r3, #0, #4
 8000e54:	7113      	strb	r3, [r2, #4]
			counter_number++;
 8000e56:	4b56      	ldr	r3, [pc, #344]	; (8000fb0 <Beg+0x17c>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	b2da      	uxtb	r2, r3
 8000e5e:	4b54      	ldr	r3, [pc, #336]	; (8000fb0 <Beg+0x17c>)
 8000e60:	701a      	strb	r2, [r3, #0]
			off_all();
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e68:	4852      	ldr	r0, [pc, #328]	; (8000fb4 <Beg+0x180>)
 8000e6a:	f003 fc39 	bl	80046e0 <HAL_GPIO_WritePin>
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e74:	484f      	ldr	r0, [pc, #316]	; (8000fb4 <Beg+0x180>)
 8000e76:	f003 fc33 	bl	80046e0 <HAL_GPIO_WritePin>
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e80:	484c      	ldr	r0, [pc, #304]	; (8000fb4 <Beg+0x180>)
 8000e82:	f003 fc2d 	bl	80046e0 <HAL_GPIO_WritePin>
 8000e86:	2200      	movs	r2, #0
 8000e88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e8c:	4849      	ldr	r0, [pc, #292]	; (8000fb4 <Beg+0x180>)
 8000e8e:	f003 fc27 	bl	80046e0 <HAL_GPIO_WritePin>
 8000e92:	2200      	movs	r2, #0
 8000e94:	2104      	movs	r1, #4
 8000e96:	4848      	ldr	r0, [pc, #288]	; (8000fb8 <Beg+0x184>)
 8000e98:	f003 fc22 	bl	80046e0 <HAL_GPIO_WritePin>
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2108      	movs	r1, #8
 8000ea0:	4845      	ldr	r0, [pc, #276]	; (8000fb8 <Beg+0x184>)
 8000ea2:	f003 fc1d 	bl	80046e0 <HAL_GPIO_WritePin>
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2110      	movs	r1, #16
 8000eaa:	4843      	ldr	r0, [pc, #268]	; (8000fb8 <Beg+0x184>)
 8000eac:	f003 fc18 	bl	80046e0 <HAL_GPIO_WritePin>
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2120      	movs	r1, #32
 8000eb4:	4840      	ldr	r0, [pc, #256]	; (8000fb8 <Beg+0x184>)
 8000eb6:	f003 fc13 	bl	80046e0 <HAL_GPIO_WritePin>
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ec0:	483d      	ldr	r0, [pc, #244]	; (8000fb8 <Beg+0x184>)
 8000ec2:	f003 fc0d 	bl	80046e0 <HAL_GPIO_WritePin>
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ecc:	483a      	ldr	r0, [pc, #232]	; (8000fb8 <Beg+0x184>)
 8000ece:	f003 fc07 	bl	80046e0 <HAL_GPIO_WritePin>
		}
		if(counter_number<=p_work.number_cycles )
 8000ed2:	4b36      	ldr	r3, [pc, #216]	; (8000fac <Beg+0x178>)
 8000ed4:	781a      	ldrb	r2, [r3, #0]
 8000ed6:	4b36      	ldr	r3, [pc, #216]	; (8000fb0 <Beg+0x17c>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d313      	bcc.n	8000f06 <Beg+0xd2>
	    {
			count_timer=0;
 8000ede:	4b37      	ldr	r3, [pc, #220]	; (8000fbc <Beg+0x188>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	801a      	strh	r2, [r3, #0]
			onLedBeg(random_numder[counter_number]);
 8000ee4:	4b32      	ldr	r3, [pc, #200]	; (8000fb0 <Beg+0x17c>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b35      	ldr	r3, [pc, #212]	; (8000fc0 <Beg+0x18c>)
 8000eec:	5c9b      	ldrb	r3, [r3, r2]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 f86e 	bl	8000fd0 <onLedBeg>
			chekBotton(random_numder[counter_number]);
 8000ef4:	4b2e      	ldr	r3, [pc, #184]	; (8000fb0 <Beg+0x17c>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b31      	ldr	r3, [pc, #196]	; (8000fc0 <Beg+0x18c>)
 8000efc:	5c9b      	ldrb	r3, [r3, r2]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 f930 	bl	8001164 <chekBotton>
 8000f04:	e03d      	b.n	8000f82 <Beg+0x14e>
	    }
	    else
	    {
	    	off_all();
 8000f06:	2200      	movs	r2, #0
 8000f08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f0c:	4829      	ldr	r0, [pc, #164]	; (8000fb4 <Beg+0x180>)
 8000f0e:	f003 fbe7 	bl	80046e0 <HAL_GPIO_WritePin>
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f18:	4826      	ldr	r0, [pc, #152]	; (8000fb4 <Beg+0x180>)
 8000f1a:	f003 fbe1 	bl	80046e0 <HAL_GPIO_WritePin>
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f24:	4823      	ldr	r0, [pc, #140]	; (8000fb4 <Beg+0x180>)
 8000f26:	f003 fbdb 	bl	80046e0 <HAL_GPIO_WritePin>
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f30:	4820      	ldr	r0, [pc, #128]	; (8000fb4 <Beg+0x180>)
 8000f32:	f003 fbd5 	bl	80046e0 <HAL_GPIO_WritePin>
 8000f36:	2200      	movs	r2, #0
 8000f38:	2104      	movs	r1, #4
 8000f3a:	481f      	ldr	r0, [pc, #124]	; (8000fb8 <Beg+0x184>)
 8000f3c:	f003 fbd0 	bl	80046e0 <HAL_GPIO_WritePin>
 8000f40:	2200      	movs	r2, #0
 8000f42:	2108      	movs	r1, #8
 8000f44:	481c      	ldr	r0, [pc, #112]	; (8000fb8 <Beg+0x184>)
 8000f46:	f003 fbcb 	bl	80046e0 <HAL_GPIO_WritePin>
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2110      	movs	r1, #16
 8000f4e:	481a      	ldr	r0, [pc, #104]	; (8000fb8 <Beg+0x184>)
 8000f50:	f003 fbc6 	bl	80046e0 <HAL_GPIO_WritePin>
 8000f54:	2200      	movs	r2, #0
 8000f56:	2120      	movs	r1, #32
 8000f58:	4817      	ldr	r0, [pc, #92]	; (8000fb8 <Beg+0x184>)
 8000f5a:	f003 fbc1 	bl	80046e0 <HAL_GPIO_WritePin>
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f64:	4814      	ldr	r0, [pc, #80]	; (8000fb8 <Beg+0x184>)
 8000f66:	f003 fbbb 	bl	80046e0 <HAL_GPIO_WritePin>
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f70:	4811      	ldr	r0, [pc, #68]	; (8000fb8 <Beg+0x184>)
 8000f72:	f003 fbb5 	bl	80046e0 <HAL_GPIO_WritePin>
	    	start_play=2;
 8000f76:	4b13      	ldr	r3, [pc, #76]	; (8000fc4 <Beg+0x190>)
 8000f78:	2202      	movs	r2, #2
 8000f7a:	701a      	strb	r2, [r3, #0]
	    	flag_zumer=1;
 8000f7c:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <Beg+0x194>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
        }
		if(flag_beg==0) p_work.timer_game++;
 8000f82:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <Beg+0x198>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d10d      	bne.n	8000fa6 <Beg+0x172>
 8000f8a:	4b08      	ldr	r3, [pc, #32]	; (8000fac <Beg+0x178>)
 8000f8c:	791b      	ldrb	r3, [r3, #4]
 8000f8e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	3301      	adds	r3, #1
 8000f96:	f003 030f 	and.w	r3, r3, #15
 8000f9a:	b2d9      	uxtb	r1, r3
 8000f9c:	4a03      	ldr	r2, [pc, #12]	; (8000fac <Beg+0x178>)
 8000f9e:	7913      	ldrb	r3, [r2, #4]
 8000fa0:	f361 0303 	bfi	r3, r1, #0, #4
 8000fa4:	7113      	strb	r3, [r2, #4]


}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	2000021c 	.word	0x2000021c
 8000fb0:	200001a7 	.word	0x200001a7
 8000fb4:	40020000 	.word	0x40020000
 8000fb8:	40020400 	.word	0x40020400
 8000fbc:	2000016e 	.word	0x2000016e
 8000fc0:	20000174 	.word	0x20000174
 8000fc4:	200001a6 	.word	0x200001a6
 8000fc8:	200001a8 	.word	0x200001a8
 8000fcc:	2000016d 	.word	0x2000016d

08000fd0 <onLedBeg>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void onLedBeg (uint8_t on)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
	switch(on)
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	2b09      	cmp	r3, #9
 8000fde:	d859      	bhi.n	8001094 <onLedBeg+0xc4>
 8000fe0:	a201      	add	r2, pc, #4	; (adr r2, 8000fe8 <onLedBeg+0x18>)
 8000fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe6:	bf00      	nop
 8000fe8:	08001011 	.word	0x08001011
 8000fec:	0800101f 	.word	0x0800101f
 8000ff0:	0800102d 	.word	0x0800102d
 8000ff4:	0800103b 	.word	0x0800103b
 8000ff8:	08001049 	.word	0x08001049
 8000ffc:	08001055 	.word	0x08001055
 8001000:	08001061 	.word	0x08001061
 8001004:	0800106d 	.word	0x0800106d
 8001008:	08001079 	.word	0x08001079
 800100c:	08001087 	.word	0x08001087
	{
		case 0:
			on_one();
 8001010:	2201      	movs	r2, #1
 8001012:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001016:	4821      	ldr	r0, [pc, #132]	; (800109c <onLedBeg+0xcc>)
 8001018:	f003 fb62 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 800101c:	e03a      	b.n	8001094 <onLedBeg+0xc4>
		case 1:
			on_two();
 800101e:	2201      	movs	r2, #1
 8001020:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001024:	481d      	ldr	r0, [pc, #116]	; (800109c <onLedBeg+0xcc>)
 8001026:	f003 fb5b 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 800102a:	e033      	b.n	8001094 <onLedBeg+0xc4>
		case 2:
			on_three();
 800102c:	2201      	movs	r2, #1
 800102e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001032:	481a      	ldr	r0, [pc, #104]	; (800109c <onLedBeg+0xcc>)
 8001034:	f003 fb54 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 8001038:	e02c      	b.n	8001094 <onLedBeg+0xc4>
		case 3:
			on_four();
 800103a:	2201      	movs	r2, #1
 800103c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001040:	4816      	ldr	r0, [pc, #88]	; (800109c <onLedBeg+0xcc>)
 8001042:	f003 fb4d 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 8001046:	e025      	b.n	8001094 <onLedBeg+0xc4>
		case 4:
			on_five();
 8001048:	2201      	movs	r2, #1
 800104a:	2104      	movs	r1, #4
 800104c:	4814      	ldr	r0, [pc, #80]	; (80010a0 <onLedBeg+0xd0>)
 800104e:	f003 fb47 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 8001052:	e01f      	b.n	8001094 <onLedBeg+0xc4>
		case 5:
			on_six();
 8001054:	2201      	movs	r2, #1
 8001056:	2108      	movs	r1, #8
 8001058:	4811      	ldr	r0, [pc, #68]	; (80010a0 <onLedBeg+0xd0>)
 800105a:	f003 fb41 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 800105e:	e019      	b.n	8001094 <onLedBeg+0xc4>
		case 6:
			on_seven();
 8001060:	2201      	movs	r2, #1
 8001062:	2110      	movs	r1, #16
 8001064:	480e      	ldr	r0, [pc, #56]	; (80010a0 <onLedBeg+0xd0>)
 8001066:	f003 fb3b 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 800106a:	e013      	b.n	8001094 <onLedBeg+0xc4>
		case 7:
			on_eight();
 800106c:	2201      	movs	r2, #1
 800106e:	2120      	movs	r1, #32
 8001070:	480b      	ldr	r0, [pc, #44]	; (80010a0 <onLedBeg+0xd0>)
 8001072:	f003 fb35 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 8001076:	e00d      	b.n	8001094 <onLedBeg+0xc4>
		case 8:
			on_nine();
 8001078:	2201      	movs	r2, #1
 800107a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800107e:	4808      	ldr	r0, [pc, #32]	; (80010a0 <onLedBeg+0xd0>)
 8001080:	f003 fb2e 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 8001084:	e006      	b.n	8001094 <onLedBeg+0xc4>
		case 9:
			on_ten();
 8001086:	2201      	movs	r2, #1
 8001088:	f44f 7100 	mov.w	r1, #512	; 0x200
 800108c:	4804      	ldr	r0, [pc, #16]	; (80010a0 <onLedBeg+0xd0>)
 800108e:	f003 fb27 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 8001092:	bf00      	nop
	}
}
 8001094:	bf00      	nop
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000
 80010a0:	40020400 	.word	0x40020400

080010a4 <ifBottonOn>:

void ifBottonOn (uint8_t n)    // ���� ��������� ������ ������
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]
	  p_work.bal++;
 80010ae:	4b29      	ldr	r3, [pc, #164]	; (8001154 <ifBottonOn+0xb0>)
 80010b0:	789b      	ldrb	r3, [r3, #2]
 80010b2:	3301      	adds	r3, #1
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4b27      	ldr	r3, [pc, #156]	; (8001154 <ifBottonOn+0xb0>)
 80010b8:	709a      	strb	r2, [r3, #2]
	  off_all();
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010c0:	4825      	ldr	r0, [pc, #148]	; (8001158 <ifBottonOn+0xb4>)
 80010c2:	f003 fb0d 	bl	80046e0 <HAL_GPIO_WritePin>
 80010c6:	2200      	movs	r2, #0
 80010c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010cc:	4822      	ldr	r0, [pc, #136]	; (8001158 <ifBottonOn+0xb4>)
 80010ce:	f003 fb07 	bl	80046e0 <HAL_GPIO_WritePin>
 80010d2:	2200      	movs	r2, #0
 80010d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010d8:	481f      	ldr	r0, [pc, #124]	; (8001158 <ifBottonOn+0xb4>)
 80010da:	f003 fb01 	bl	80046e0 <HAL_GPIO_WritePin>
 80010de:	2200      	movs	r2, #0
 80010e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010e4:	481c      	ldr	r0, [pc, #112]	; (8001158 <ifBottonOn+0xb4>)
 80010e6:	f003 fafb 	bl	80046e0 <HAL_GPIO_WritePin>
 80010ea:	2200      	movs	r2, #0
 80010ec:	2104      	movs	r1, #4
 80010ee:	481b      	ldr	r0, [pc, #108]	; (800115c <ifBottonOn+0xb8>)
 80010f0:	f003 faf6 	bl	80046e0 <HAL_GPIO_WritePin>
 80010f4:	2200      	movs	r2, #0
 80010f6:	2108      	movs	r1, #8
 80010f8:	4818      	ldr	r0, [pc, #96]	; (800115c <ifBottonOn+0xb8>)
 80010fa:	f003 faf1 	bl	80046e0 <HAL_GPIO_WritePin>
 80010fe:	2200      	movs	r2, #0
 8001100:	2110      	movs	r1, #16
 8001102:	4816      	ldr	r0, [pc, #88]	; (800115c <ifBottonOn+0xb8>)
 8001104:	f003 faec 	bl	80046e0 <HAL_GPIO_WritePin>
 8001108:	2200      	movs	r2, #0
 800110a:	2120      	movs	r1, #32
 800110c:	4813      	ldr	r0, [pc, #76]	; (800115c <ifBottonOn+0xb8>)
 800110e:	f003 fae7 	bl	80046e0 <HAL_GPIO_WritePin>
 8001112:	2200      	movs	r2, #0
 8001114:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001118:	4810      	ldr	r0, [pc, #64]	; (800115c <ifBottonOn+0xb8>)
 800111a:	f003 fae1 	bl	80046e0 <HAL_GPIO_WritePin>
 800111e:	2200      	movs	r2, #0
 8001120:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001124:	480d      	ldr	r0, [pc, #52]	; (800115c <ifBottonOn+0xb8>)
 8001126:	f003 fadb 	bl	80046e0 <HAL_GPIO_WritePin>
	  flag_beg=n+1;
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	3301      	adds	r3, #1
 800112e:	b2da      	uxtb	r2, r3
 8001130:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <ifBottonOn+0xbc>)
 8001132:	701a      	strb	r2, [r3, #0]
	  p_work.timer_game=p_work.period;
 8001134:	4b07      	ldr	r3, [pc, #28]	; (8001154 <ifBottonOn+0xb0>)
 8001136:	785b      	ldrb	r3, [r3, #1]
 8001138:	f003 030f 	and.w	r3, r3, #15
 800113c:	b2d9      	uxtb	r1, r3
 800113e:	4a05      	ldr	r2, [pc, #20]	; (8001154 <ifBottonOn+0xb0>)
 8001140:	7913      	ldrb	r3, [r2, #4]
 8001142:	f361 0303 	bfi	r3, r1, #0, #4
 8001146:	7113      	strb	r3, [r2, #4]
	  Zumer();
 8001148:	f7ff fda4 	bl	8000c94 <Zumer>
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	2000021c 	.word	0x2000021c
 8001158:	40020000 	.word	0x40020000
 800115c:	40020400 	.word	0x40020400
 8001160:	2000016d 	.word	0x2000016d

08001164 <chekBotton>:

void chekBotton (uint8_t bot)   /// �������� ������ �� ������
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
	if(chekInputBotton(GPIOA,bot))
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	b29b      	uxth	r3, r3
 8001172:	4619      	mov	r1, r3
 8001174:	4806      	ldr	r0, [pc, #24]	; (8001190 <chekBotton+0x2c>)
 8001176:	f001 ff53 	bl	8003020 <chekInputBotton>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d003      	beq.n	8001188 <chekBotton+0x24>
		ifBottonOn(bot);
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff ff8e 	bl	80010a4 <ifBottonOn>
}
 8001188:	bf00      	nop
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40020000 	.word	0x40020000

08001194 <randomNumberDuble>:
extern uint8_t flag_beg,flag_zumer,time_random,counter_number,start_play;
extern uint16_t count_timer;
extern uint8_t rand_number_duble_one[50],rand_number_duble_two[50]; //    .

void randomNumberDuble (void)         //    
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
	uint8_t out=0,out_old;
 800119a:	2300      	movs	r3, #0
 800119c:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 800119e:	2301      	movs	r3, #1
 80011a0:	717b      	strb	r3, [r7, #5]
 80011a2:	e044      	b.n	800122e <randomNumberDuble+0x9a>
	{
		 if(time_random>50) {time_random=0;} else {time_random++;}
 80011a4:	4b39      	ldr	r3, [pc, #228]	; (800128c <randomNumberDuble+0xf8>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b32      	cmp	r3, #50	; 0x32
 80011aa:	d903      	bls.n	80011b4 <randomNumberDuble+0x20>
 80011ac:	4b37      	ldr	r3, [pc, #220]	; (800128c <randomNumberDuble+0xf8>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
 80011b2:	e005      	b.n	80011c0 <randomNumberDuble+0x2c>
 80011b4:	4b35      	ldr	r3, [pc, #212]	; (800128c <randomNumberDuble+0xf8>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	3301      	adds	r3, #1
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	4b33      	ldr	r3, [pc, #204]	; (800128c <randomNumberDuble+0xf8>)
 80011be:	701a      	strb	r2, [r3, #0]
		 time_random++;
 80011c0:	4b32      	ldr	r3, [pc, #200]	; (800128c <randomNumberDuble+0xf8>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	3301      	adds	r3, #1
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	4b30      	ldr	r3, [pc, #192]	; (800128c <randomNumberDuble+0xf8>)
 80011ca:	701a      	strb	r2, [r3, #0]
		out=(rand()%5);
 80011cc:	f004 ff32 	bl	8006034 <rand>
 80011d0:	4602      	mov	r2, r0
 80011d2:	4b2f      	ldr	r3, [pc, #188]	; (8001290 <randomNumberDuble+0xfc>)
 80011d4:	fb83 1302 	smull	r1, r3, r3, r2
 80011d8:	1059      	asrs	r1, r3, #1
 80011da:	17d3      	asrs	r3, r2, #31
 80011dc:	1ac9      	subs	r1, r1, r3
 80011de:	460b      	mov	r3, r1
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	440b      	add	r3, r1
 80011e4:	1ad1      	subs	r1, r2, r3
 80011e6:	460b      	mov	r3, r1
 80011e8:	71fb      	strb	r3, [r7, #7]
		srand(time_random);
 80011ea:	4b28      	ldr	r3, [pc, #160]	; (800128c <randomNumberDuble+0xf8>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f004 fef2 	bl	8005fd8 <srand>
	    while(out_old==out)
 80011f4:	e00e      	b.n	8001214 <randomNumberDuble+0x80>
	    {
	    	out=(rand()%5);
 80011f6:	f004 ff1d 	bl	8006034 <rand>
 80011fa:	4602      	mov	r2, r0
 80011fc:	4b24      	ldr	r3, [pc, #144]	; (8001290 <randomNumberDuble+0xfc>)
 80011fe:	fb83 1302 	smull	r1, r3, r3, r2
 8001202:	1059      	asrs	r1, r3, #1
 8001204:	17d3      	asrs	r3, r2, #31
 8001206:	1ac9      	subs	r1, r1, r3
 8001208:	460b      	mov	r3, r1
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	440b      	add	r3, r1
 800120e:	1ad1      	subs	r1, r2, r3
 8001210:	460b      	mov	r3, r1
 8001212:	71fb      	strb	r3, [r7, #7]
	    while(out_old==out)
 8001214:	79ba      	ldrb	r2, [r7, #6]
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	429a      	cmp	r2, r3
 800121a:	d0ec      	beq.n	80011f6 <randomNumberDuble+0x62>
	    }
	    out_old=out;
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	71bb      	strb	r3, [r7, #6]
	    rand_number_duble_one[i]=out;
 8001220:	797b      	ldrb	r3, [r7, #5]
 8001222:	491c      	ldr	r1, [pc, #112]	; (8001294 <randomNumberDuble+0x100>)
 8001224:	79fa      	ldrb	r2, [r7, #7]
 8001226:	54ca      	strb	r2, [r1, r3]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001228:	797b      	ldrb	r3, [r7, #5]
 800122a:	3301      	adds	r3, #1
 800122c:	717b      	strb	r3, [r7, #5]
 800122e:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <randomNumberDuble+0x104>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	797a      	ldrb	r2, [r7, #5]
 8001234:	429a      	cmp	r2, r3
 8001236:	d9b5      	bls.n	80011a4 <randomNumberDuble+0x10>
	}
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001238:	2301      	movs	r3, #1
 800123a:	713b      	strb	r3, [r7, #4]
 800123c:	e01b      	b.n	8001276 <randomNumberDuble+0xe2>
	{
		while(out_old==out)
		{
			out=(rand()%5);
 800123e:	f004 fef9 	bl	8006034 <rand>
 8001242:	4602      	mov	r2, r0
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <randomNumberDuble+0xfc>)
 8001246:	fb83 1302 	smull	r1, r3, r3, r2
 800124a:	1059      	asrs	r1, r3, #1
 800124c:	17d3      	asrs	r3, r2, #31
 800124e:	1ac9      	subs	r1, r1, r3
 8001250:	460b      	mov	r3, r1
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	440b      	add	r3, r1
 8001256:	1ad1      	subs	r1, r2, r3
 8001258:	460b      	mov	r3, r1
 800125a:	71fb      	strb	r3, [r7, #7]
		while(out_old==out)
 800125c:	79ba      	ldrb	r2, [r7, #6]
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	429a      	cmp	r2, r3
 8001262:	d0ec      	beq.n	800123e <randomNumberDuble+0xaa>
		}
		out_old=out;
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	71bb      	strb	r3, [r7, #6]
		rand_number_duble_two[i]=out;
 8001268:	793b      	ldrb	r3, [r7, #4]
 800126a:	490c      	ldr	r1, [pc, #48]	; (800129c <randomNumberDuble+0x108>)
 800126c:	79fa      	ldrb	r2, [r7, #7]
 800126e:	54ca      	strb	r2, [r1, r3]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001270:	793b      	ldrb	r3, [r7, #4]
 8001272:	3301      	adds	r3, #1
 8001274:	713b      	strb	r3, [r7, #4]
 8001276:	4b08      	ldr	r3, [pc, #32]	; (8001298 <randomNumberDuble+0x104>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	793a      	ldrb	r2, [r7, #4]
 800127c:	429a      	cmp	r2, r3
 800127e:	d9ed      	bls.n	800125c <randomNumberDuble+0xc8>
	}
}
 8001280:	bf00      	nop
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000170 	.word	0x20000170
 8001290:	66666667 	.word	0x66666667
 8001294:	200001ac 	.word	0x200001ac
 8001298:	2000021c 	.word	0x2000021c
 800129c:	200001e0 	.word	0x200001e0

080012a0 <out>:

int out (uint8_t one,uint8_t two)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	460a      	mov	r2, r1
 80012aa:	71fb      	strb	r3, [r7, #7]
 80012ac:	4613      	mov	r3, r2
 80012ae:	71bb      	strb	r3, [r7, #6]
	uint8_t chek=0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	73fb      	strb	r3, [r7, #15]
    switch(one)
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	3b01      	subs	r3, #1
 80012b8:	2b04      	cmp	r3, #4
 80012ba:	d84d      	bhi.n	8001358 <out+0xb8>
 80012bc:	a201      	add	r2, pc, #4	; (adr r2, 80012c4 <out+0x24>)
 80012be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c2:	bf00      	nop
 80012c4:	080012d9 	.word	0x080012d9
 80012c8:	080012ef 	.word	0x080012ef
 80012cc:	08001305 	.word	0x08001305
 80012d0:	0800131b 	.word	0x0800131b
 80012d4:	08001331 	.word	0x08001331
	{
    	case 1:
    		if(in_one()!=0)
 80012d8:	2101      	movs	r1, #1
 80012da:	484c      	ldr	r0, [pc, #304]	; (800140c <out+0x16c>)
 80012dc:	f003 f9e8 	bl	80046b0 <HAL_GPIO_ReadPin>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d02f      	beq.n	8001346 <out+0xa6>
    			chek++;
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	3301      	adds	r3, #1
 80012ea:	73fb      	strb	r3, [r7, #15]
    		break;
 80012ec:	e02b      	b.n	8001346 <out+0xa6>
    	case 2:
    		if(in_two()!=0)
 80012ee:	2102      	movs	r1, #2
 80012f0:	4846      	ldr	r0, [pc, #280]	; (800140c <out+0x16c>)
 80012f2:	f003 f9dd 	bl	80046b0 <HAL_GPIO_ReadPin>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d026      	beq.n	800134a <out+0xaa>
    			chek++;
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	3301      	adds	r3, #1
 8001300:	73fb      	strb	r3, [r7, #15]
    		break;
 8001302:	e022      	b.n	800134a <out+0xaa>
    	case 3:
    		if(in_three()!=0)
 8001304:	2104      	movs	r1, #4
 8001306:	4841      	ldr	r0, [pc, #260]	; (800140c <out+0x16c>)
 8001308:	f003 f9d2 	bl	80046b0 <HAL_GPIO_ReadPin>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d01d      	beq.n	800134e <out+0xae>
    			chek++;
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	3301      	adds	r3, #1
 8001316:	73fb      	strb	r3, [r7, #15]
  		   break;
 8001318:	e019      	b.n	800134e <out+0xae>
    	case 4:
    		if(in_four()!=0)
 800131a:	2108      	movs	r1, #8
 800131c:	483b      	ldr	r0, [pc, #236]	; (800140c <out+0x16c>)
 800131e:	f003 f9c7 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d014      	beq.n	8001352 <out+0xb2>
    			chek++;
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	3301      	adds	r3, #1
 800132c:	73fb      	strb	r3, [r7, #15]
  		   break;
 800132e:	e010      	b.n	8001352 <out+0xb2>
    	case 5:
    		if(in_five()!=0)
 8001330:	2110      	movs	r1, #16
 8001332:	4836      	ldr	r0, [pc, #216]	; (800140c <out+0x16c>)
 8001334:	f003 f9bc 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00b      	beq.n	8001356 <out+0xb6>
    			chek++;
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	3301      	adds	r3, #1
 8001342:	73fb      	strb	r3, [r7, #15]
  		   break;
 8001344:	e007      	b.n	8001356 <out+0xb6>
    		break;
 8001346:	bf00      	nop
 8001348:	e006      	b.n	8001358 <out+0xb8>
    		break;
 800134a:	bf00      	nop
 800134c:	e004      	b.n	8001358 <out+0xb8>
  		   break;
 800134e:	bf00      	nop
 8001350:	e002      	b.n	8001358 <out+0xb8>
  		   break;
 8001352:	bf00      	nop
 8001354:	e000      	b.n	8001358 <out+0xb8>
  		   break;
 8001356:	bf00      	nop
	}

    switch(two)
 8001358:	79bb      	ldrb	r3, [r7, #6]
 800135a:	3b01      	subs	r3, #1
 800135c:	2b04      	cmp	r3, #4
 800135e:	d84f      	bhi.n	8001400 <out+0x160>
 8001360:	a201      	add	r2, pc, #4	; (adr r2, 8001368 <out+0xc8>)
 8001362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001366:	bf00      	nop
 8001368:	0800137d 	.word	0x0800137d
 800136c:	08001393 	.word	0x08001393
 8001370:	080013a9 	.word	0x080013a9
 8001374:	080013bf 	.word	0x080013bf
 8001378:	080013d7 	.word	0x080013d7
	{
		case 1:
			if(in_six()!=0)
 800137c:	2120      	movs	r1, #32
 800137e:	4823      	ldr	r0, [pc, #140]	; (800140c <out+0x16c>)
 8001380:	f003 f996 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d031      	beq.n	80013ee <out+0x14e>
				chek++;
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	3301      	adds	r3, #1
 800138e:	73fb      	strb	r3, [r7, #15]
			break;
 8001390:	e02d      	b.n	80013ee <out+0x14e>
		case 2:
			if(in_seven()!=0)
 8001392:	2140      	movs	r1, #64	; 0x40
 8001394:	481d      	ldr	r0, [pc, #116]	; (800140c <out+0x16c>)
 8001396:	f003 f98b 	bl	80046b0 <HAL_GPIO_ReadPin>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d028      	beq.n	80013f2 <out+0x152>
				chek++;
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	3301      	adds	r3, #1
 80013a4:	73fb      	strb	r3, [r7, #15]
			break;
 80013a6:	e024      	b.n	80013f2 <out+0x152>
		case 3:
			if(in_eight()!=0)
 80013a8:	2180      	movs	r1, #128	; 0x80
 80013aa:	4818      	ldr	r0, [pc, #96]	; (800140c <out+0x16c>)
 80013ac:	f003 f980 	bl	80046b0 <HAL_GPIO_ReadPin>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d01f      	beq.n	80013f6 <out+0x156>
				chek++;
 80013b6:	7bfb      	ldrb	r3, [r7, #15]
 80013b8:	3301      	adds	r3, #1
 80013ba:	73fb      	strb	r3, [r7, #15]
			break;
 80013bc:	e01b      	b.n	80013f6 <out+0x156>
		case 4:
			if(in_nine()!=0)
 80013be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c2:	4812      	ldr	r0, [pc, #72]	; (800140c <out+0x16c>)
 80013c4:	f003 f974 	bl	80046b0 <HAL_GPIO_ReadPin>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d015      	beq.n	80013fa <out+0x15a>
				chek++;
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	3301      	adds	r3, #1
 80013d2:	73fb      	strb	r3, [r7, #15]
			break;
 80013d4:	e011      	b.n	80013fa <out+0x15a>
		case 5:
			if(in_ten()!=0)
 80013d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013da:	480c      	ldr	r0, [pc, #48]	; (800140c <out+0x16c>)
 80013dc:	f003 f968 	bl	80046b0 <HAL_GPIO_ReadPin>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d00b      	beq.n	80013fe <out+0x15e>
				chek++;
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
 80013e8:	3301      	adds	r3, #1
 80013ea:	73fb      	strb	r3, [r7, #15]
			break;
 80013ec:	e007      	b.n	80013fe <out+0x15e>
			break;
 80013ee:	bf00      	nop
 80013f0:	e006      	b.n	8001400 <out+0x160>
			break;
 80013f2:	bf00      	nop
 80013f4:	e004      	b.n	8001400 <out+0x160>
			break;
 80013f6:	bf00      	nop
 80013f8:	e002      	b.n	8001400 <out+0x160>
			break;
 80013fa:	bf00      	nop
 80013fc:	e000      	b.n	8001400 <out+0x160>
			break;
 80013fe:	bf00      	nop
	}
return chek;
 8001400:	7bfb      	ldrb	r3, [r7, #15]
}
 8001402:	4618      	mov	r0, r3
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40020000 	.word	0x40020000

08001410 <duble>:

void duble (void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	if((p_work.timer_game==p_work.period) )
 8001414:	4ba5      	ldr	r3, [pc, #660]	; (80016ac <duble+0x29c>)
 8001416:	791b      	ldrb	r3, [r3, #4]
 8001418:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800141c:	b2db      	uxtb	r3, r3
 800141e:	461a      	mov	r2, r3
 8001420:	4ba2      	ldr	r3, [pc, #648]	; (80016ac <duble+0x29c>)
 8001422:	785b      	ldrb	r3, [r3, #1]
 8001424:	429a      	cmp	r2, r3
 8001426:	d152      	bne.n	80014ce <duble+0xbe>
	{
		p_work.duble_two_trye=0;
 8001428:	4aa0      	ldr	r2, [pc, #640]	; (80016ac <duble+0x29c>)
 800142a:	7913      	ldrb	r3, [r2, #4]
 800142c:	f36f 1345 	bfc	r3, #5, #1
 8001430:	7113      	strb	r3, [r2, #4]
		p_work.duble_one_trye=0;
 8001432:	4a9e      	ldr	r2, [pc, #632]	; (80016ac <duble+0x29c>)
 8001434:	7913      	ldrb	r3, [r2, #4]
 8001436:	f36f 1304 	bfc	r3, #4, #1
 800143a:	7113      	strb	r3, [r2, #4]
		p_work.duble_one_flag=0;
 800143c:	4b9b      	ldr	r3, [pc, #620]	; (80016ac <duble+0x29c>)
 800143e:	2200      	movs	r2, #0
 8001440:	715a      	strb	r2, [r3, #5]
		p_work.duble_two_flag=0;
 8001442:	4b9a      	ldr	r3, [pc, #616]	; (80016ac <duble+0x29c>)
 8001444:	2200      	movs	r2, #0
 8001446:	719a      	strb	r2, [r3, #6]
		p_work.timer_game=0;
 8001448:	4a98      	ldr	r2, [pc, #608]	; (80016ac <duble+0x29c>)
 800144a:	7913      	ldrb	r3, [r2, #4]
 800144c:	f36f 0303 	bfc	r3, #0, #4
 8001450:	7113      	strb	r3, [r2, #4]
		counter_number++;
 8001452:	4b97      	ldr	r3, [pc, #604]	; (80016b0 <duble+0x2a0>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	3301      	adds	r3, #1
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4b95      	ldr	r3, [pc, #596]	; (80016b0 <duble+0x2a0>)
 800145c:	701a      	strb	r2, [r3, #0]
		off_all();
 800145e:	2200      	movs	r2, #0
 8001460:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001464:	4893      	ldr	r0, [pc, #588]	; (80016b4 <duble+0x2a4>)
 8001466:	f003 f93b 	bl	80046e0 <HAL_GPIO_WritePin>
 800146a:	2200      	movs	r2, #0
 800146c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001470:	4890      	ldr	r0, [pc, #576]	; (80016b4 <duble+0x2a4>)
 8001472:	f003 f935 	bl	80046e0 <HAL_GPIO_WritePin>
 8001476:	2200      	movs	r2, #0
 8001478:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800147c:	488d      	ldr	r0, [pc, #564]	; (80016b4 <duble+0x2a4>)
 800147e:	f003 f92f 	bl	80046e0 <HAL_GPIO_WritePin>
 8001482:	2200      	movs	r2, #0
 8001484:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001488:	488a      	ldr	r0, [pc, #552]	; (80016b4 <duble+0x2a4>)
 800148a:	f003 f929 	bl	80046e0 <HAL_GPIO_WritePin>
 800148e:	2200      	movs	r2, #0
 8001490:	2104      	movs	r1, #4
 8001492:	4889      	ldr	r0, [pc, #548]	; (80016b8 <duble+0x2a8>)
 8001494:	f003 f924 	bl	80046e0 <HAL_GPIO_WritePin>
 8001498:	2200      	movs	r2, #0
 800149a:	2108      	movs	r1, #8
 800149c:	4886      	ldr	r0, [pc, #536]	; (80016b8 <duble+0x2a8>)
 800149e:	f003 f91f 	bl	80046e0 <HAL_GPIO_WritePin>
 80014a2:	2200      	movs	r2, #0
 80014a4:	2110      	movs	r1, #16
 80014a6:	4884      	ldr	r0, [pc, #528]	; (80016b8 <duble+0x2a8>)
 80014a8:	f003 f91a 	bl	80046e0 <HAL_GPIO_WritePin>
 80014ac:	2200      	movs	r2, #0
 80014ae:	2120      	movs	r1, #32
 80014b0:	4881      	ldr	r0, [pc, #516]	; (80016b8 <duble+0x2a8>)
 80014b2:	f003 f915 	bl	80046e0 <HAL_GPIO_WritePin>
 80014b6:	2200      	movs	r2, #0
 80014b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014bc:	487e      	ldr	r0, [pc, #504]	; (80016b8 <duble+0x2a8>)
 80014be:	f003 f90f 	bl	80046e0 <HAL_GPIO_WritePin>
 80014c2:	2200      	movs	r2, #0
 80014c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014c8:	487b      	ldr	r0, [pc, #492]	; (80016b8 <duble+0x2a8>)
 80014ca:	f003 f909 	bl	80046e0 <HAL_GPIO_WritePin>
	}
	if( counter_number<=p_work.number_cycles )
 80014ce:	4b77      	ldr	r3, [pc, #476]	; (80016ac <duble+0x29c>)
 80014d0:	781a      	ldrb	r2, [r3, #0]
 80014d2:	4b77      	ldr	r3, [pc, #476]	; (80016b0 <duble+0x2a0>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	f0c0 80f6 	bcc.w	80016c8 <duble+0x2b8>
	{
		count_timer=0;
 80014dc:	4b77      	ldr	r3, [pc, #476]	; (80016bc <duble+0x2ac>)
 80014de:	2200      	movs	r2, #0
 80014e0:	801a      	strh	r2, [r3, #0]
		onLedDouble(rand_number_duble_one[counter_number],rand_number_duble_two[counter_number]);
 80014e2:	4b73      	ldr	r3, [pc, #460]	; (80016b0 <duble+0x2a0>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	461a      	mov	r2, r3
 80014e8:	4b75      	ldr	r3, [pc, #468]	; (80016c0 <duble+0x2b0>)
 80014ea:	5c9b      	ldrb	r3, [r3, r2]
 80014ec:	4a70      	ldr	r2, [pc, #448]	; (80016b0 <duble+0x2a0>)
 80014ee:	7812      	ldrb	r2, [r2, #0]
 80014f0:	4611      	mov	r1, r2
 80014f2:	4a74      	ldr	r2, [pc, #464]	; (80016c4 <duble+0x2b4>)
 80014f4:	5c52      	ldrb	r2, [r2, r1]
 80014f6:	4611      	mov	r1, r2
 80014f8:	4618      	mov	r0, r3
 80014fa:	f000 f9ad 	bl	8001858 <onLedDouble>

	switch(rand_number_duble_one[counter_number])
 80014fe:	4b6c      	ldr	r3, [pc, #432]	; (80016b0 <duble+0x2a0>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	461a      	mov	r2, r3
 8001504:	4b6e      	ldr	r3, [pc, #440]	; (80016c0 <duble+0x2b0>)
 8001506:	5c9b      	ldrb	r3, [r3, r2]
 8001508:	2b04      	cmp	r3, #4
 800150a:	d866      	bhi.n	80015da <duble+0x1ca>
 800150c:	a201      	add	r2, pc, #4	; (adr r2, 8001514 <duble+0x104>)
 800150e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001512:	bf00      	nop
 8001514:	08001529 	.word	0x08001529
 8001518:	08001549 	.word	0x08001549
 800151c:	08001569 	.word	0x08001569
 8001520:	08001589 	.word	0x08001589
 8001524:	080015a9 	.word	0x080015a9
	{
		case 0:
			if(!(in_one()))
 8001528:	2101      	movs	r1, #1
 800152a:	4862      	ldr	r0, [pc, #392]	; (80016b4 <duble+0x2a4>)
 800152c:	f003 f8c0 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d148      	bne.n	80015c8 <duble+0x1b8>
			{
				p_work.duble_one_trye=1;
 8001536:	4a5d      	ldr	r2, [pc, #372]	; (80016ac <duble+0x29c>)
 8001538:	7913      	ldrb	r3, [r2, #4]
 800153a:	f043 0310 	orr.w	r3, r3, #16
 800153e:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=1;
 8001540:	4b5a      	ldr	r3, [pc, #360]	; (80016ac <duble+0x29c>)
 8001542:	2201      	movs	r2, #1
 8001544:	715a      	strb	r2, [r3, #5]
			}
				break;
 8001546:	e03f      	b.n	80015c8 <duble+0x1b8>
		case 1:
			if(!(in_two()))
 8001548:	2102      	movs	r1, #2
 800154a:	485a      	ldr	r0, [pc, #360]	; (80016b4 <duble+0x2a4>)
 800154c:	f003 f8b0 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d13a      	bne.n	80015cc <duble+0x1bc>
			{
				p_work.duble_one_trye=1;
 8001556:	4a55      	ldr	r2, [pc, #340]	; (80016ac <duble+0x29c>)
 8001558:	7913      	ldrb	r3, [r2, #4]
 800155a:	f043 0310 	orr.w	r3, r3, #16
 800155e:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=2;
 8001560:	4b52      	ldr	r3, [pc, #328]	; (80016ac <duble+0x29c>)
 8001562:	2202      	movs	r2, #2
 8001564:	715a      	strb	r2, [r3, #5]
			}
				break;
 8001566:	e031      	b.n	80015cc <duble+0x1bc>
		case 2:
			if(!(in_three()))
 8001568:	2104      	movs	r1, #4
 800156a:	4852      	ldr	r0, [pc, #328]	; (80016b4 <duble+0x2a4>)
 800156c:	f003 f8a0 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d12c      	bne.n	80015d0 <duble+0x1c0>
			{
				p_work.duble_one_trye=1;
 8001576:	4a4d      	ldr	r2, [pc, #308]	; (80016ac <duble+0x29c>)
 8001578:	7913      	ldrb	r3, [r2, #4]
 800157a:	f043 0310 	orr.w	r3, r3, #16
 800157e:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=3;
 8001580:	4b4a      	ldr	r3, [pc, #296]	; (80016ac <duble+0x29c>)
 8001582:	2203      	movs	r2, #3
 8001584:	715a      	strb	r2, [r3, #5]
			}
				break;
 8001586:	e023      	b.n	80015d0 <duble+0x1c0>
		case 3:
			if(!(in_four()))
 8001588:	2108      	movs	r1, #8
 800158a:	484a      	ldr	r0, [pc, #296]	; (80016b4 <duble+0x2a4>)
 800158c:	f003 f890 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d11e      	bne.n	80015d4 <duble+0x1c4>
			{
				p_work.duble_one_trye=1;
 8001596:	4a45      	ldr	r2, [pc, #276]	; (80016ac <duble+0x29c>)
 8001598:	7913      	ldrb	r3, [r2, #4]
 800159a:	f043 0310 	orr.w	r3, r3, #16
 800159e:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=4;
 80015a0:	4b42      	ldr	r3, [pc, #264]	; (80016ac <duble+0x29c>)
 80015a2:	2204      	movs	r2, #4
 80015a4:	715a      	strb	r2, [r3, #5]
			}
				break;
 80015a6:	e015      	b.n	80015d4 <duble+0x1c4>
		case 4:
			if(!(in_five()))
 80015a8:	2110      	movs	r1, #16
 80015aa:	4842      	ldr	r0, [pc, #264]	; (80016b4 <duble+0x2a4>)
 80015ac:	f003 f880 	bl	80046b0 <HAL_GPIO_ReadPin>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d110      	bne.n	80015d8 <duble+0x1c8>
			{
				p_work.duble_one_trye=1;
 80015b6:	4a3d      	ldr	r2, [pc, #244]	; (80016ac <duble+0x29c>)
 80015b8:	7913      	ldrb	r3, [r2, #4]
 80015ba:	f043 0310 	orr.w	r3, r3, #16
 80015be:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=5;
 80015c0:	4b3a      	ldr	r3, [pc, #232]	; (80016ac <duble+0x29c>)
 80015c2:	2205      	movs	r2, #5
 80015c4:	715a      	strb	r2, [r3, #5]
			}
				break;
 80015c6:	e007      	b.n	80015d8 <duble+0x1c8>
				break;
 80015c8:	bf00      	nop
 80015ca:	e006      	b.n	80015da <duble+0x1ca>
				break;
 80015cc:	bf00      	nop
 80015ce:	e004      	b.n	80015da <duble+0x1ca>
				break;
 80015d0:	bf00      	nop
 80015d2:	e002      	b.n	80015da <duble+0x1ca>
				break;
 80015d4:	bf00      	nop
 80015d6:	e000      	b.n	80015da <duble+0x1ca>
				break;
 80015d8:	bf00      	nop
	}

	switch(rand_number_duble_two[counter_number])     //sekond half
 80015da:	4b35      	ldr	r3, [pc, #212]	; (80016b0 <duble+0x2a0>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	4b38      	ldr	r3, [pc, #224]	; (80016c4 <duble+0x2b4>)
 80015e2:	5c9b      	ldrb	r3, [r3, r2]
 80015e4:	2b04      	cmp	r3, #4
 80015e6:	f200 80b7 	bhi.w	8001758 <duble+0x348>
 80015ea:	a201      	add	r2, pc, #4	; (adr r2, 80015f0 <duble+0x1e0>)
 80015ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f0:	08001605 	.word	0x08001605
 80015f4:	08001627 	.word	0x08001627
 80015f8:	08001649 	.word	0x08001649
 80015fc:	08001669 	.word	0x08001669
 8001600:	0800168b 	.word	0x0800168b
	{
		case 0:
			if(!(in_six()))
 8001604:	2120      	movs	r1, #32
 8001606:	482b      	ldr	r0, [pc, #172]	; (80016b4 <duble+0x2a4>)
 8001608:	f003 f852 	bl	80046b0 <HAL_GPIO_ReadPin>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	f040 8099 	bne.w	8001746 <duble+0x336>
			{
				p_work.duble_two_trye=1;
 8001614:	4a25      	ldr	r2, [pc, #148]	; (80016ac <duble+0x29c>)
 8001616:	7913      	ldrb	r3, [r2, #4]
 8001618:	f043 0320 	orr.w	r3, r3, #32
 800161c:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=1;
 800161e:	4b23      	ldr	r3, [pc, #140]	; (80016ac <duble+0x29c>)
 8001620:	2201      	movs	r2, #1
 8001622:	719a      	strb	r2, [r3, #6]
			}
			break;
 8001624:	e08f      	b.n	8001746 <duble+0x336>
		case 1:
			if(!(in_seven()))
 8001626:	2140      	movs	r1, #64	; 0x40
 8001628:	4822      	ldr	r0, [pc, #136]	; (80016b4 <duble+0x2a4>)
 800162a:	f003 f841 	bl	80046b0 <HAL_GPIO_ReadPin>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	f040 808a 	bne.w	800174a <duble+0x33a>
    		{
				p_work.duble_two_trye=1;
 8001636:	4a1d      	ldr	r2, [pc, #116]	; (80016ac <duble+0x29c>)
 8001638:	7913      	ldrb	r3, [r2, #4]
 800163a:	f043 0320 	orr.w	r3, r3, #32
 800163e:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=2;
 8001640:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <duble+0x29c>)
 8001642:	2202      	movs	r2, #2
 8001644:	719a      	strb	r2, [r3, #6]
    		}
			break;
 8001646:	e080      	b.n	800174a <duble+0x33a>
		case 2:
			if(!(in_eight()))
 8001648:	2180      	movs	r1, #128	; 0x80
 800164a:	481a      	ldr	r0, [pc, #104]	; (80016b4 <duble+0x2a4>)
 800164c:	f003 f830 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d17b      	bne.n	800174e <duble+0x33e>
    		{
				p_work.duble_two_trye=1;
 8001656:	4a15      	ldr	r2, [pc, #84]	; (80016ac <duble+0x29c>)
 8001658:	7913      	ldrb	r3, [r2, #4]
 800165a:	f043 0320 	orr.w	r3, r3, #32
 800165e:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=3;
 8001660:	4b12      	ldr	r3, [pc, #72]	; (80016ac <duble+0x29c>)
 8001662:	2203      	movs	r2, #3
 8001664:	719a      	strb	r2, [r3, #6]
    		}
			break;
 8001666:	e072      	b.n	800174e <duble+0x33e>
		case 3:
			if(!(in_nine()))
 8001668:	f44f 7180 	mov.w	r1, #256	; 0x100
 800166c:	4811      	ldr	r0, [pc, #68]	; (80016b4 <duble+0x2a4>)
 800166e:	f003 f81f 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d16c      	bne.n	8001752 <duble+0x342>
    		{
				p_work.duble_two_trye=1;
 8001678:	4a0c      	ldr	r2, [pc, #48]	; (80016ac <duble+0x29c>)
 800167a:	7913      	ldrb	r3, [r2, #4]
 800167c:	f043 0320 	orr.w	r3, r3, #32
 8001680:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=4;
 8001682:	4b0a      	ldr	r3, [pc, #40]	; (80016ac <duble+0x29c>)
 8001684:	2204      	movs	r2, #4
 8001686:	719a      	strb	r2, [r3, #6]
    		}
			break;
 8001688:	e063      	b.n	8001752 <duble+0x342>
		case 4:
			if(!(in_ten()))
 800168a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800168e:	4809      	ldr	r0, [pc, #36]	; (80016b4 <duble+0x2a4>)
 8001690:	f003 f80e 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d15d      	bne.n	8001756 <duble+0x346>
    		{
				p_work.duble_two_trye=1;
 800169a:	4a04      	ldr	r2, [pc, #16]	; (80016ac <duble+0x29c>)
 800169c:	7913      	ldrb	r3, [r2, #4]
 800169e:	f043 0320 	orr.w	r3, r3, #32
 80016a2:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=5;
 80016a4:	4b01      	ldr	r3, [pc, #4]	; (80016ac <duble+0x29c>)
 80016a6:	2205      	movs	r2, #5
 80016a8:	719a      	strb	r2, [r3, #6]
            }
			break;
 80016aa:	e054      	b.n	8001756 <duble+0x346>
 80016ac:	2000021c 	.word	0x2000021c
 80016b0:	200001a7 	.word	0x200001a7
 80016b4:	40020000 	.word	0x40020000
 80016b8:	40020400 	.word	0x40020400
 80016bc:	2000016e 	.word	0x2000016e
 80016c0:	200001ac 	.word	0x200001ac
 80016c4:	200001e0 	.word	0x200001e0
	}

	}
	else
	{
		off_all();
 80016c8:	2200      	movs	r2, #0
 80016ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ce:	485c      	ldr	r0, [pc, #368]	; (8001840 <duble+0x430>)
 80016d0:	f003 f806 	bl	80046e0 <HAL_GPIO_WritePin>
 80016d4:	2200      	movs	r2, #0
 80016d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016da:	4859      	ldr	r0, [pc, #356]	; (8001840 <duble+0x430>)
 80016dc:	f003 f800 	bl	80046e0 <HAL_GPIO_WritePin>
 80016e0:	2200      	movs	r2, #0
 80016e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016e6:	4856      	ldr	r0, [pc, #344]	; (8001840 <duble+0x430>)
 80016e8:	f002 fffa 	bl	80046e0 <HAL_GPIO_WritePin>
 80016ec:	2200      	movs	r2, #0
 80016ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016f2:	4853      	ldr	r0, [pc, #332]	; (8001840 <duble+0x430>)
 80016f4:	f002 fff4 	bl	80046e0 <HAL_GPIO_WritePin>
 80016f8:	2200      	movs	r2, #0
 80016fa:	2104      	movs	r1, #4
 80016fc:	4851      	ldr	r0, [pc, #324]	; (8001844 <duble+0x434>)
 80016fe:	f002 ffef 	bl	80046e0 <HAL_GPIO_WritePin>
 8001702:	2200      	movs	r2, #0
 8001704:	2108      	movs	r1, #8
 8001706:	484f      	ldr	r0, [pc, #316]	; (8001844 <duble+0x434>)
 8001708:	f002 ffea 	bl	80046e0 <HAL_GPIO_WritePin>
 800170c:	2200      	movs	r2, #0
 800170e:	2110      	movs	r1, #16
 8001710:	484c      	ldr	r0, [pc, #304]	; (8001844 <duble+0x434>)
 8001712:	f002 ffe5 	bl	80046e0 <HAL_GPIO_WritePin>
 8001716:	2200      	movs	r2, #0
 8001718:	2120      	movs	r1, #32
 800171a:	484a      	ldr	r0, [pc, #296]	; (8001844 <duble+0x434>)
 800171c:	f002 ffe0 	bl	80046e0 <HAL_GPIO_WritePin>
 8001720:	2200      	movs	r2, #0
 8001722:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001726:	4847      	ldr	r0, [pc, #284]	; (8001844 <duble+0x434>)
 8001728:	f002 ffda 	bl	80046e0 <HAL_GPIO_WritePin>
 800172c:	2200      	movs	r2, #0
 800172e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001732:	4844      	ldr	r0, [pc, #272]	; (8001844 <duble+0x434>)
 8001734:	f002 ffd4 	bl	80046e0 <HAL_GPIO_WritePin>
		start_play=2;
 8001738:	4b43      	ldr	r3, [pc, #268]	; (8001848 <duble+0x438>)
 800173a:	2202      	movs	r2, #2
 800173c:	701a      	strb	r2, [r3, #0]
		flag_zumer=1;
 800173e:	4b43      	ldr	r3, [pc, #268]	; (800184c <duble+0x43c>)
 8001740:	2201      	movs	r2, #1
 8001742:	701a      	strb	r2, [r3, #0]
 8001744:	e008      	b.n	8001758 <duble+0x348>
			break;
 8001746:	bf00      	nop
 8001748:	e006      	b.n	8001758 <duble+0x348>
			break;
 800174a:	bf00      	nop
 800174c:	e004      	b.n	8001758 <duble+0x348>
			break;
 800174e:	bf00      	nop
 8001750:	e002      	b.n	8001758 <duble+0x348>
			break;
 8001752:	bf00      	nop
 8001754:	e000      	b.n	8001758 <duble+0x348>
			break;
 8001756:	bf00      	nop
	}
	if(p_work.duble_two_trye==1 &&  p_work.duble_one_trye==1 && flag_beg!=10)
 8001758:	4b3d      	ldr	r3, [pc, #244]	; (8001850 <duble+0x440>)
 800175a:	791b      	ldrb	r3, [r3, #4]
 800175c:	f003 0320 	and.w	r3, r3, #32
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	d057      	beq.n	8001816 <duble+0x406>
 8001766:	4b3a      	ldr	r3, [pc, #232]	; (8001850 <duble+0x440>)
 8001768:	791b      	ldrb	r3, [r3, #4]
 800176a:	f003 0310 	and.w	r3, r3, #16
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2b00      	cmp	r3, #0
 8001772:	d050      	beq.n	8001816 <duble+0x406>
 8001774:	4b37      	ldr	r3, [pc, #220]	; (8001854 <duble+0x444>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b0a      	cmp	r3, #10
 800177a:	d04c      	beq.n	8001816 <duble+0x406>
	{
		p_work.bal++;
 800177c:	4b34      	ldr	r3, [pc, #208]	; (8001850 <duble+0x440>)
 800177e:	789b      	ldrb	r3, [r3, #2]
 8001780:	3301      	adds	r3, #1
 8001782:	b2da      	uxtb	r2, r3
 8001784:	4b32      	ldr	r3, [pc, #200]	; (8001850 <duble+0x440>)
 8001786:	709a      	strb	r2, [r3, #2]
		off_all();
 8001788:	2200      	movs	r2, #0
 800178a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800178e:	482c      	ldr	r0, [pc, #176]	; (8001840 <duble+0x430>)
 8001790:	f002 ffa6 	bl	80046e0 <HAL_GPIO_WritePin>
 8001794:	2200      	movs	r2, #0
 8001796:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800179a:	4829      	ldr	r0, [pc, #164]	; (8001840 <duble+0x430>)
 800179c:	f002 ffa0 	bl	80046e0 <HAL_GPIO_WritePin>
 80017a0:	2200      	movs	r2, #0
 80017a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017a6:	4826      	ldr	r0, [pc, #152]	; (8001840 <duble+0x430>)
 80017a8:	f002 ff9a 	bl	80046e0 <HAL_GPIO_WritePin>
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017b2:	4823      	ldr	r0, [pc, #140]	; (8001840 <duble+0x430>)
 80017b4:	f002 ff94 	bl	80046e0 <HAL_GPIO_WritePin>
 80017b8:	2200      	movs	r2, #0
 80017ba:	2104      	movs	r1, #4
 80017bc:	4821      	ldr	r0, [pc, #132]	; (8001844 <duble+0x434>)
 80017be:	f002 ff8f 	bl	80046e0 <HAL_GPIO_WritePin>
 80017c2:	2200      	movs	r2, #0
 80017c4:	2108      	movs	r1, #8
 80017c6:	481f      	ldr	r0, [pc, #124]	; (8001844 <duble+0x434>)
 80017c8:	f002 ff8a 	bl	80046e0 <HAL_GPIO_WritePin>
 80017cc:	2200      	movs	r2, #0
 80017ce:	2110      	movs	r1, #16
 80017d0:	481c      	ldr	r0, [pc, #112]	; (8001844 <duble+0x434>)
 80017d2:	f002 ff85 	bl	80046e0 <HAL_GPIO_WritePin>
 80017d6:	2200      	movs	r2, #0
 80017d8:	2120      	movs	r1, #32
 80017da:	481a      	ldr	r0, [pc, #104]	; (8001844 <duble+0x434>)
 80017dc:	f002 ff80 	bl	80046e0 <HAL_GPIO_WritePin>
 80017e0:	2200      	movs	r2, #0
 80017e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017e6:	4817      	ldr	r0, [pc, #92]	; (8001844 <duble+0x434>)
 80017e8:	f002 ff7a 	bl	80046e0 <HAL_GPIO_WritePin>
 80017ec:	2200      	movs	r2, #0
 80017ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017f2:	4814      	ldr	r0, [pc, #80]	; (8001844 <duble+0x434>)
 80017f4:	f002 ff74 	bl	80046e0 <HAL_GPIO_WritePin>
		Zumer();
 80017f8:	f7ff fa4c 	bl	8000c94 <Zumer>
		flag_beg=10;
 80017fc:	4b15      	ldr	r3, [pc, #84]	; (8001854 <duble+0x444>)
 80017fe:	220a      	movs	r2, #10
 8001800:	701a      	strb	r2, [r3, #0]
		p_work.timer_game=p_work.period;
 8001802:	4b13      	ldr	r3, [pc, #76]	; (8001850 <duble+0x440>)
 8001804:	785b      	ldrb	r3, [r3, #1]
 8001806:	f003 030f 	and.w	r3, r3, #15
 800180a:	b2d9      	uxtb	r1, r3
 800180c:	4a10      	ldr	r2, [pc, #64]	; (8001850 <duble+0x440>)
 800180e:	7913      	ldrb	r3, [r2, #4]
 8001810:	f361 0303 	bfi	r3, r1, #0, #4
 8001814:	7113      	strb	r3, [r2, #4]
	}
	if(flag_beg==0) p_work.timer_game++;
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <duble+0x444>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d10d      	bne.n	800183a <duble+0x42a>
 800181e:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <duble+0x440>)
 8001820:	791b      	ldrb	r3, [r3, #4]
 8001822:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001826:	b2db      	uxtb	r3, r3
 8001828:	3301      	adds	r3, #1
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	b2d9      	uxtb	r1, r3
 8001830:	4a07      	ldr	r2, [pc, #28]	; (8001850 <duble+0x440>)
 8001832:	7913      	ldrb	r3, [r2, #4]
 8001834:	f361 0303 	bfi	r3, r1, #0, #4
 8001838:	7113      	strb	r3, [r2, #4]
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40020000 	.word	0x40020000
 8001844:	40020400 	.word	0x40020400
 8001848:	200001a6 	.word	0x200001a6
 800184c:	200001a8 	.word	0x200001a8
 8001850:	2000021c 	.word	0x2000021c
 8001854:	2000016d 	.word	0x2000016d

08001858 <onLedDouble>:

void onLedDouble (uint8_t one,uint8_t two)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	460a      	mov	r2, r1
 8001862:	71fb      	strb	r3, [r7, #7]
 8001864:	4613      	mov	r3, r2
 8001866:	71bb      	strb	r3, [r7, #6]
	switch(one)
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	2b04      	cmp	r3, #4
 800186c:	d82e      	bhi.n	80018cc <onLedDouble+0x74>
 800186e:	a201      	add	r2, pc, #4	; (adr r2, 8001874 <onLedDouble+0x1c>)
 8001870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001874:	08001889 	.word	0x08001889
 8001878:	08001897 	.word	0x08001897
 800187c:	080018a5 	.word	0x080018a5
 8001880:	080018b3 	.word	0x080018b3
 8001884:	080018c1 	.word	0x080018c1
	{
		case 0:
			on_one();
 8001888:	2201      	movs	r2, #1
 800188a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800188e:	4829      	ldr	r0, [pc, #164]	; (8001934 <onLedDouble+0xdc>)
 8001890:	f002 ff26 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 8001894:	e01a      	b.n	80018cc <onLedDouble+0x74>
		case 1:
			on_two();
 8001896:	2201      	movs	r2, #1
 8001898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800189c:	4825      	ldr	r0, [pc, #148]	; (8001934 <onLedDouble+0xdc>)
 800189e:	f002 ff1f 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 80018a2:	e013      	b.n	80018cc <onLedDouble+0x74>
		case 2:
			on_three();
 80018a4:	2201      	movs	r2, #1
 80018a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018aa:	4822      	ldr	r0, [pc, #136]	; (8001934 <onLedDouble+0xdc>)
 80018ac:	f002 ff18 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 80018b0:	e00c      	b.n	80018cc <onLedDouble+0x74>
		case 3:
			on_four();
 80018b2:	2201      	movs	r2, #1
 80018b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018b8:	481e      	ldr	r0, [pc, #120]	; (8001934 <onLedDouble+0xdc>)
 80018ba:	f002 ff11 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 80018be:	e005      	b.n	80018cc <onLedDouble+0x74>
		case 4:
			on_five();
 80018c0:	2201      	movs	r2, #1
 80018c2:	2104      	movs	r1, #4
 80018c4:	481c      	ldr	r0, [pc, #112]	; (8001938 <onLedDouble+0xe0>)
 80018c6:	f002 ff0b 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 80018ca:	bf00      	nop
	}
	switch(two)
 80018cc:	79bb      	ldrb	r3, [r7, #6]
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d82c      	bhi.n	800192c <onLedDouble+0xd4>
 80018d2:	a201      	add	r2, pc, #4	; (adr r2, 80018d8 <onLedDouble+0x80>)
 80018d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d8:	080018ed 	.word	0x080018ed
 80018dc:	080018f9 	.word	0x080018f9
 80018e0:	08001905 	.word	0x08001905
 80018e4:	08001911 	.word	0x08001911
 80018e8:	0800191f 	.word	0x0800191f
	{
		case 0:
			on_six();
 80018ec:	2201      	movs	r2, #1
 80018ee:	2108      	movs	r1, #8
 80018f0:	4811      	ldr	r0, [pc, #68]	; (8001938 <onLedDouble+0xe0>)
 80018f2:	f002 fef5 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 80018f6:	e019      	b.n	800192c <onLedDouble+0xd4>
		case 1:
			on_seven();
 80018f8:	2201      	movs	r2, #1
 80018fa:	2110      	movs	r1, #16
 80018fc:	480e      	ldr	r0, [pc, #56]	; (8001938 <onLedDouble+0xe0>)
 80018fe:	f002 feef 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 8001902:	e013      	b.n	800192c <onLedDouble+0xd4>
		case 2:
			on_eight();
 8001904:	2201      	movs	r2, #1
 8001906:	2120      	movs	r1, #32
 8001908:	480b      	ldr	r0, [pc, #44]	; (8001938 <onLedDouble+0xe0>)
 800190a:	f002 fee9 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 800190e:	e00d      	b.n	800192c <onLedDouble+0xd4>
		case 3:
			on_nine();
 8001910:	2201      	movs	r2, #1
 8001912:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001916:	4808      	ldr	r0, [pc, #32]	; (8001938 <onLedDouble+0xe0>)
 8001918:	f002 fee2 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 800191c:	e006      	b.n	800192c <onLedDouble+0xd4>
		case 4:
			on_ten();
 800191e:	2201      	movs	r2, #1
 8001920:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001924:	4804      	ldr	r0, [pc, #16]	; (8001938 <onLedDouble+0xe0>)
 8001926:	f002 fedb 	bl	80046e0 <HAL_GPIO_WritePin>
		    break;
 800192a:	bf00      	nop
	}
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40020000 	.word	0x40020000
 8001938:	40020400 	.word	0x40020400

0800193c <write_comanda>:
#include"i2c.h"
extern uint8_t ledon,adress_i2c;
uint8_t stringS=4;
void write_comanda(uint8_t comanda)      //������- �������� �������.
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af02      	add	r7, sp, #8
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
	uint8_t st,ml,tmp; //��������� ����������.
	uint8_t *ptmp=&tmp;
 8001946:	f107 0309 	add.w	r3, r7, #9
 800194a:	60fb      	str	r3, [r7, #12]
	st=(comanda & 0xf0);
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	f023 030f 	bic.w	r3, r3, #15
 8001952:	72fb      	strb	r3, [r7, #11]
	ml=((comanda<<4)& 0xf0);
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	72bb      	strb	r3, [r7, #10]
	if (ledon==1)
 800195a:	4b3a      	ldr	r3, [pc, #232]	; (8001a44 <write_comanda+0x108>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d105      	bne.n	800196e <write_comanda+0x32>
	{
		tmp=(st |0x0C);
 8001962:	7afb      	ldrb	r3, [r7, #11]
 8001964:	f043 030c 	orr.w	r3, r3, #12
 8001968:	b2db      	uxtb	r3, r3
 800196a:	727b      	strb	r3, [r7, #9]
 800196c:	e004      	b.n	8001978 <write_comanda+0x3c>
	}
	else
	{
		tmp=(st |0x04);
 800196e:	7afb      	ldrb	r3, [r7, #11]
 8001970:	f043 0304 	orr.w	r3, r3, #4
 8001974:	b2db      	uxtb	r3, r3
 8001976:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001978:	4b33      	ldr	r3, [pc, #204]	; (8001a48 <write_comanda+0x10c>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	b29b      	uxth	r3, r3
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	b299      	uxth	r1, r3
 8001982:	f04f 33ff 	mov.w	r3, #4294967295
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	2301      	movs	r3, #1
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	482f      	ldr	r0, [pc, #188]	; (8001a4c <write_comanda+0x110>)
 800198e:	f003 f829 	bl	80049e4 <HAL_I2C_Master_Transmit>
    if (ledon==1)
 8001992:	4b2c      	ldr	r3, [pc, #176]	; (8001a44 <write_comanda+0x108>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d105      	bne.n	80019a6 <write_comanda+0x6a>
	{
		tmp=tmp&0xFB;
 800199a:	7a7b      	ldrb	r3, [r7, #9]
 800199c:	f023 0304 	bic.w	r3, r3, #4
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	727b      	strb	r3, [r7, #9]
 80019a4:	e004      	b.n	80019b0 <write_comanda+0x74>
	}
	else
	{
		tmp=tmp&0xF3;
 80019a6:	7a7b      	ldrb	r3, [r7, #9]
 80019a8:	f023 030c 	bic.w	r3, r3, #12
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	727b      	strb	r3, [r7, #9]
	}
    HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 80019b0:	4b25      	ldr	r3, [pc, #148]	; (8001a48 <write_comanda+0x10c>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	b299      	uxth	r1, r3
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	2301      	movs	r3, #1
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	4821      	ldr	r0, [pc, #132]	; (8001a4c <write_comanda+0x110>)
 80019c6:	f003 f80d 	bl	80049e4 <HAL_I2C_Master_Transmit>

	if (ledon==1)
 80019ca:	4b1e      	ldr	r3, [pc, #120]	; (8001a44 <write_comanda+0x108>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d105      	bne.n	80019de <write_comanda+0xa2>
	{
		tmp=(ml |0x0C);
 80019d2:	7abb      	ldrb	r3, [r7, #10]
 80019d4:	f043 030c 	orr.w	r3, r3, #12
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	727b      	strb	r3, [r7, #9]
 80019dc:	e004      	b.n	80019e8 <write_comanda+0xac>
	}
	else
	{
		tmp=(ml |0x04);
 80019de:	7abb      	ldrb	r3, [r7, #10]
 80019e0:	f043 0304 	orr.w	r3, r3, #4
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 80019e8:	4b17      	ldr	r3, [pc, #92]	; (8001a48 <write_comanda+0x10c>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	b299      	uxth	r1, r3
 80019f2:	f04f 33ff 	mov.w	r3, #4294967295
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	2301      	movs	r3, #1
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	4813      	ldr	r0, [pc, #76]	; (8001a4c <write_comanda+0x110>)
 80019fe:	f002 fff1 	bl	80049e4 <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001a02:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <write_comanda+0x108>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d105      	bne.n	8001a16 <write_comanda+0xda>
	{
		tmp=tmp&0xFB;
 8001a0a:	7a7b      	ldrb	r3, [r7, #9]
 8001a0c:	f023 0304 	bic.w	r3, r3, #4
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	727b      	strb	r3, [r7, #9]
 8001a14:	e004      	b.n	8001a20 <write_comanda+0xe4>
	}
	else
	{
		tmp=tmp&0xF3;
 8001a16:	7a7b      	ldrb	r3, [r7, #9]
 8001a18:	f023 030c 	bic.w	r3, r3, #12
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <write_comanda+0x10c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	b299      	uxth	r1, r3
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	2301      	movs	r3, #1
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	4805      	ldr	r0, [pc, #20]	; (8001a4c <write_comanda+0x110>)
 8001a36:	f002 ffd5 	bl	80049e4 <HAL_I2C_Master_Transmit>
}
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000001 	.word	0x20000001
 8001a48:	2000016c 	.word	0x2000016c
 8001a4c:	200000d0 	.word	0x200000d0

08001a50 <write_data>:

void write_data (uint8_t data)               //�������� ������.
{  uint8_t st,ml,tmp;
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af02      	add	r7, sp, #8
 8001a56:	4603      	mov	r3, r0
 8001a58:	71fb      	strb	r3, [r7, #7]
   uint8_t *ptmp=&tmp;
 8001a5a:	f107 0309 	add.w	r3, r7, #9
 8001a5e:	60fb      	str	r3, [r7, #12]
	st=(data & 0xf0);
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	f023 030f 	bic.w	r3, r3, #15
 8001a66:	72fb      	strb	r3, [r7, #11]
	ml=((data<<4)& 0xF0);
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	011b      	lsls	r3, r3, #4
 8001a6c:	72bb      	strb	r3, [r7, #10]
 if (ledon==1)
 8001a6e:	4b3a      	ldr	r3, [pc, #232]	; (8001b58 <write_data+0x108>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d105      	bne.n	8001a82 <write_data+0x32>
	{
		tmp=(st |0x0D);
 8001a76:	7afb      	ldrb	r3, [r7, #11]
 8001a78:	f043 030d 	orr.w	r3, r3, #13
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	727b      	strb	r3, [r7, #9]
 8001a80:	e004      	b.n	8001a8c <write_data+0x3c>
	}
	else
	{
		tmp=(st |0x05);
 8001a82:	7afb      	ldrb	r3, [r7, #11]
 8001a84:	f043 0305 	orr.w	r3, r3, #5
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001a8c:	4b33      	ldr	r3, [pc, #204]	; (8001b5c <write_data+0x10c>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	b299      	uxth	r1, r3
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	482f      	ldr	r0, [pc, #188]	; (8001b60 <write_data+0x110>)
 8001aa2:	f002 ff9f 	bl	80049e4 <HAL_I2C_Master_Transmit>
  if (ledon==1)
 8001aa6:	4b2c      	ldr	r3, [pc, #176]	; (8001b58 <write_data+0x108>)
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d105      	bne.n	8001aba <write_data+0x6a>
	{
		tmp=tmp&0xfB;
 8001aae:	7a7b      	ldrb	r3, [r7, #9]
 8001ab0:	f023 0304 	bic.w	r3, r3, #4
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	727b      	strb	r3, [r7, #9]
 8001ab8:	e004      	b.n	8001ac4 <write_data+0x74>
	}
	else
	{
		tmp=tmp&0xf3;
 8001aba:	7a7b      	ldrb	r3, [r7, #9]
 8001abc:	f023 030c 	bic.w	r3, r3, #12
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	727b      	strb	r3, [r7, #9]
	}
  HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001ac4:	4b25      	ldr	r3, [pc, #148]	; (8001b5c <write_data+0x10c>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	b299      	uxth	r1, r3
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	4821      	ldr	r0, [pc, #132]	; (8001b60 <write_data+0x110>)
 8001ada:	f002 ff83 	bl	80049e4 <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001ade:	4b1e      	ldr	r3, [pc, #120]	; (8001b58 <write_data+0x108>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d105      	bne.n	8001af2 <write_data+0xa2>
	{tmp=(ml |0x0d);
 8001ae6:	7abb      	ldrb	r3, [r7, #10]
 8001ae8:	f043 030d 	orr.w	r3, r3, #13
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	727b      	strb	r3, [r7, #9]
 8001af0:	e004      	b.n	8001afc <write_data+0xac>
	}
	else
	{
		tmp=(ml |0x05);
 8001af2:	7abb      	ldrb	r3, [r7, #10]
 8001af4:	f043 0305 	orr.w	r3, r3, #5
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001afc:	4b17      	ldr	r3, [pc, #92]	; (8001b5c <write_data+0x10c>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	b299      	uxth	r1, r3
 8001b06:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	4813      	ldr	r0, [pc, #76]	; (8001b60 <write_data+0x110>)
 8001b12:	f002 ff67 	bl	80049e4 <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001b16:	4b10      	ldr	r3, [pc, #64]	; (8001b58 <write_data+0x108>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d105      	bne.n	8001b2a <write_data+0xda>
	{
		tmp=tmp&0xfb;
 8001b1e:	7a7b      	ldrb	r3, [r7, #9]
 8001b20:	f023 0304 	bic.w	r3, r3, #4
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	727b      	strb	r3, [r7, #9]
 8001b28:	e004      	b.n	8001b34 <write_data+0xe4>
	}
	else
	{
		tmp=tmp&0xf3;
 8001b2a:	7a7b      	ldrb	r3, [r7, #9]
 8001b2c:	f023 030c 	bic.w	r3, r3, #12
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001b34:	4b09      	ldr	r3, [pc, #36]	; (8001b5c <write_data+0x10c>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	b299      	uxth	r1, r3
 8001b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	2301      	movs	r3, #1
 8001b46:	68fa      	ldr	r2, [r7, #12]
 8001b48:	4805      	ldr	r0, [pc, #20]	; (8001b60 <write_data+0x110>)
 8001b4a:	f002 ff4b 	bl	80049e4 <HAL_I2C_Master_Transmit>
}
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000001 	.word	0x20000001
 8001b5c:	2000016c 	.word	0x2000016c
 8001b60:	200000d0 	.word	0x200000d0

08001b64 <lcd_goto>:

void lcd_goto( uint8_t x, uint8_t y) // ������ �� (X,Y)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	460a      	mov	r2, r1
 8001b6e:	71fb      	strb	r3, [r7, #7]
 8001b70:	4613      	mov	r3, r2
 8001b72:	71bb      	strb	r3, [r7, #6]
	if (stringS==2)
 8001b74:	4b15      	ldr	r3, [pc, #84]	; (8001bcc <lcd_goto+0x68>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d105      	bne.n	8001b88 <lcd_goto+0x24>
	{
		if (y==1)
 8001b7c:	79bb      	ldrb	r3, [r7, #6]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d102      	bne.n	8001b88 <lcd_goto+0x24>
		{
		x=64+x;}
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	3340      	adds	r3, #64	; 0x40
 8001b86:	71fb      	strb	r3, [r7, #7]
	}

	if (stringS==4)
 8001b88:	4b10      	ldr	r3, [pc, #64]	; (8001bcc <lcd_goto+0x68>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2b04      	cmp	r3, #4
 8001b8e:	d111      	bne.n	8001bb4 <lcd_goto+0x50>
	{
		if (y==1)
 8001b90:	79bb      	ldrb	r3, [r7, #6]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d102      	bne.n	8001b9c <lcd_goto+0x38>
		{
			x=(x+0x40);
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	3340      	adds	r3, #64	; 0x40
 8001b9a:	71fb      	strb	r3, [r7, #7]
		}

		if (y==2)
 8001b9c:	79bb      	ldrb	r3, [r7, #6]
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d102      	bne.n	8001ba8 <lcd_goto+0x44>
		{
			x=(x+0x14);
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	3314      	adds	r3, #20
 8001ba6:	71fb      	strb	r3, [r7, #7]
		}
		if(y==3)
 8001ba8:	79bb      	ldrb	r3, [r7, #6]
 8001baa:	2b03      	cmp	r3, #3
 8001bac:	d102      	bne.n	8001bb4 <lcd_goto+0x50>
		{
			x=x+0x54;
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	3354      	adds	r3, #84	; 0x54
 8001bb2:	71fb      	strb	r3, [r7, #7]
		}
	}
	x=x |0x80;
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001bba:	71fb      	strb	r3, [r7, #7]
write_comanda(x);
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff febc 	bl	800193c <write_comanda>
}
 8001bc4:	bf00      	nop
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20000000 	.word	0x20000000

08001bd0 <lcd_string>:


void  lcd_string ( const char *streeng)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
	for(uint8_t count=0;*streeng!='\0';count++)
 8001bd8:	2300      	movs	r3, #0
 8001bda:	73fb      	strb	r3, [r7, #15]
 8001bdc:	e00a      	b.n	8001bf4 <lcd_string+0x24>
	{
		write_data(*streeng);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff ff34 	bl	8001a50 <write_data>
        streeng++;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3301      	adds	r3, #1
 8001bec:	607b      	str	r3, [r7, #4]
	for(uint8_t count=0;*streeng!='\0';count++)
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	73fb      	strb	r3, [r7, #15]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1f0      	bne.n	8001bde <lcd_string+0xe>
	}

}
 8001bfc:	bf00      	nop
 8001bfe:	bf00      	nop
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <lcd_number>:

void	lcd_number (int num)  // ������ �����
{   int tmp1;
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
	uint8_t Nmp;
	if (num<0)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	da05      	bge.n	8001c22 <lcd_number+0x1a>
	{
		lcd_string("-");
 8001c16:	483c      	ldr	r0, [pc, #240]	; (8001d08 <lcd_number+0x100>)
 8001c18:	f7ff ffda 	bl	8001bd0 <lcd_string>
		num=(0-num);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	425b      	negs	r3, r3
 8001c20:	607b      	str	r3, [r7, #4]
	}
	tmp1=num;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	60fb      	str	r3, [r7, #12]

	if (num>=10000)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	dd14      	ble.n	8001c5a <lcd_number+0x52>
	{
		Nmp=tmp1/10000;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4a36      	ldr	r2, [pc, #216]	; (8001d0c <lcd_number+0x104>)
 8001c34:	fb82 1203 	smull	r1, r2, r2, r3
 8001c38:	1312      	asrs	r2, r2, #12
 8001c3a:	17db      	asrs	r3, r3, #31
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001c40:	7afb      	ldrb	r3, [r7, #11]
 8001c42:	3330      	adds	r3, #48	; 0x30
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff ff02 	bl	8001a50 <write_data>
		tmp1=tmp1-(Nmp*10000);
 8001c4c:	7afb      	ldrb	r3, [r7, #11]
 8001c4e:	4a30      	ldr	r2, [pc, #192]	; (8001d10 <lcd_number+0x108>)
 8001c50:	fb02 f303 	mul.w	r3, r2, r3
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	4413      	add	r3, r2
 8001c58:	60fb      	str	r3, [r7, #12]
	}

	if (num>=1000)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c60:	db14      	blt.n	8001c8c <lcd_number+0x84>
	{
		Nmp=tmp1/1000;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4a2b      	ldr	r2, [pc, #172]	; (8001d14 <lcd_number+0x10c>)
 8001c66:	fb82 1203 	smull	r1, r2, r2, r3
 8001c6a:	1192      	asrs	r2, r2, #6
 8001c6c:	17db      	asrs	r3, r3, #31
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001c72:	7afb      	ldrb	r3, [r7, #11]
 8001c74:	3330      	adds	r3, #48	; 0x30
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff fee9 	bl	8001a50 <write_data>
		tmp1=tmp1-(Nmp*1000);
 8001c7e:	7afb      	ldrb	r3, [r7, #11]
 8001c80:	4a25      	ldr	r2, [pc, #148]	; (8001d18 <lcd_number+0x110>)
 8001c82:	fb02 f303 	mul.w	r3, r2, r3
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	4413      	add	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]
	}

	if (num>=100)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b63      	cmp	r3, #99	; 0x63
 8001c90:	dd15      	ble.n	8001cbe <lcd_number+0xb6>
	{
		Nmp=tmp1/100;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	4a21      	ldr	r2, [pc, #132]	; (8001d1c <lcd_number+0x114>)
 8001c96:	fb82 1203 	smull	r1, r2, r2, r3
 8001c9a:	1152      	asrs	r2, r2, #5
 8001c9c:	17db      	asrs	r3, r3, #31
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001ca2:	7afb      	ldrb	r3, [r7, #11]
 8001ca4:	3330      	adds	r3, #48	; 0x30
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff fed1 	bl	8001a50 <write_data>
		tmp1=tmp1-(Nmp*100);
 8001cae:	7afb      	ldrb	r3, [r7, #11]
 8001cb0:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8001cb4:	fb02 f303 	mul.w	r3, r2, r3
 8001cb8:	68fa      	ldr	r2, [r7, #12]
 8001cba:	4413      	add	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
	}

	if (num>=10)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2b09      	cmp	r3, #9
 8001cc2:	dd15      	ble.n	8001cf0 <lcd_number+0xe8>
	{
		Nmp=(tmp1/10);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4a16      	ldr	r2, [pc, #88]	; (8001d20 <lcd_number+0x118>)
 8001cc8:	fb82 1203 	smull	r1, r2, r2, r3
 8001ccc:	1092      	asrs	r2, r2, #2
 8001cce:	17db      	asrs	r3, r3, #31
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001cd4:	7afb      	ldrb	r3, [r7, #11]
 8001cd6:	3330      	adds	r3, #48	; 0x30
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff feb8 	bl	8001a50 <write_data>
		tmp1=tmp1-(Nmp*10);
 8001ce0:	7afb      	ldrb	r3, [r7, #11]
 8001ce2:	f06f 0209 	mvn.w	r2, #9
 8001ce6:	fb02 f303 	mul.w	r3, r2, r3
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	4413      	add	r3, r2
 8001cee:	60fb      	str	r3, [r7, #12]
	}
	write_data(tmp1+48);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	3330      	adds	r3, #48	; 0x30
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff fea9 	bl	8001a50 <write_data>
}
 8001cfe:	bf00      	nop
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	08007078 	.word	0x08007078
 8001d0c:	68db8bad 	.word	0x68db8bad
 8001d10:	ffffd8f0 	.word	0xffffd8f0
 8001d14:	10624dd3 	.word	0x10624dd3
 8001d18:	fffffc18 	.word	0xfffffc18
 8001d1c:	51eb851f 	.word	0x51eb851f
 8001d20:	66666667 	.word	0x66666667

08001d24 <lcd_init>:

void lcd_init (void) //�������������
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af02      	add	r7, sp, #8
	//uint8_t c=0;
	 for(uint8_t i=0,j;i<128;i++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	73fb      	strb	r3, [r7, #15]
 8001d2e:	e016      	b.n	8001d5e <lcd_init+0x3a>
	  	   {
	  	 	  j=HAL_I2C_IsDeviceReady(&hi2c1, i<<1, 1, 10);
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	b299      	uxth	r1, r3
 8001d38:	230a      	movs	r3, #10
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	4858      	ldr	r0, [pc, #352]	; (8001ea0 <lcd_init+0x17c>)
 8001d3e:	f002 ff4f 	bl	8004be0 <HAL_I2C_IsDeviceReady>
 8001d42:	4603      	mov	r3, r0
 8001d44:	71fb      	strb	r3, [r7, #7]
	            if((j==HAL_OK) && (i!=80))
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d105      	bne.n	8001d58 <lcd_init+0x34>
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	2b50      	cmp	r3, #80	; 0x50
 8001d50:	d002      	beq.n	8001d58 <lcd_init+0x34>
	            {
	            		adress_i2c=i;
 8001d52:	4a54      	ldr	r2, [pc, #336]	; (8001ea4 <lcd_init+0x180>)
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	7013      	strb	r3, [r2, #0]
	 for(uint8_t i=0,j;i<128;i++)
 8001d58:	7bfb      	ldrb	r3, [r7, #15]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	73fb      	strb	r3, [r7, #15]
 8001d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	dae4      	bge.n	8001d30 <lcd_init+0xc>
	            }
	  	   }

	uint8_t temp;
	uint8_t *point=&temp;
 8001d66:	1dbb      	adds	r3, r7, #6
 8001d68:	60bb      	str	r3, [r7, #8]
	HAL_Delay(15);
 8001d6a:	200f      	movs	r0, #15
 8001d6c:	f001 fb1c 	bl	80033a8 <HAL_Delay>
	temp=0x34;
 8001d70:	2334      	movs	r3, #52	; 0x34
 8001d72:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001d74:	4b4b      	ldr	r3, [pc, #300]	; (8001ea4 <lcd_init+0x180>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	b299      	uxth	r1, r3
 8001d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	2301      	movs	r3, #1
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	4845      	ldr	r0, [pc, #276]	; (8001ea0 <lcd_init+0x17c>)
 8001d8a:	f002 fe2b 	bl	80049e4 <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 8001d8e:	2001      	movs	r0, #1
 8001d90:	f001 fb0a 	bl	80033a8 <HAL_Delay>
	temp=0x30;
 8001d94:	2330      	movs	r3, #48	; 0x30
 8001d96:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001d98:	4b42      	ldr	r3, [pc, #264]	; (8001ea4 <lcd_init+0x180>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	b299      	uxth	r1, r3
 8001da2:	f04f 33ff 	mov.w	r3, #4294967295
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	2301      	movs	r3, #1
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	483c      	ldr	r0, [pc, #240]	; (8001ea0 <lcd_init+0x17c>)
 8001dae:	f002 fe19 	bl	80049e4 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8001db2:	2005      	movs	r0, #5
 8001db4:	f001 faf8 	bl	80033a8 <HAL_Delay>
	temp=0x34;
 8001db8:	2334      	movs	r3, #52	; 0x34
 8001dba:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point, 1, HAL_MAX_DELAY);
 8001dbc:	4b39      	ldr	r3, [pc, #228]	; (8001ea4 <lcd_init+0x180>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	b299      	uxth	r1, r3
 8001dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	2301      	movs	r3, #1
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	4833      	ldr	r0, [pc, #204]	; (8001ea0 <lcd_init+0x17c>)
 8001dd2:	f002 fe07 	bl	80049e4 <HAL_I2C_Master_Transmit>
	temp=0x30;
 8001dd6:	2330      	movs	r3, #48	; 0x30
 8001dd8:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(1);
 8001dda:	2001      	movs	r0, #1
 8001ddc:	f001 fae4 	bl	80033a8 <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point, 1, HAL_MAX_DELAY);
 8001de0:	4b30      	ldr	r3, [pc, #192]	; (8001ea4 <lcd_init+0x180>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	b29b      	uxth	r3, r3
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	b299      	uxth	r1, r3
 8001dea:	f04f 33ff 	mov.w	r3, #4294967295
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	2301      	movs	r3, #1
 8001df2:	68ba      	ldr	r2, [r7, #8]
 8001df4:	482a      	ldr	r0, [pc, #168]	; (8001ea0 <lcd_init+0x17c>)
 8001df6:	f002 fdf5 	bl	80049e4 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001dfa:	2001      	movs	r0, #1
 8001dfc:	f001 fad4 	bl	80033a8 <HAL_Delay>
	temp=0x24;
 8001e00:	2324      	movs	r3, #36	; 0x24
 8001e02:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001e04:	4b27      	ldr	r3, [pc, #156]	; (8001ea4 <lcd_init+0x180>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	b299      	uxth	r1, r3
 8001e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	2301      	movs	r3, #1
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	4821      	ldr	r0, [pc, #132]	; (8001ea0 <lcd_init+0x17c>)
 8001e1a:	f002 fde3 	bl	80049e4 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001e1e:	2001      	movs	r0, #1
 8001e20:	f001 fac2 	bl	80033a8 <HAL_Delay>
	temp=0x20;
 8001e24:	2320      	movs	r3, #32
 8001e26:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001e28:	4b1e      	ldr	r3, [pc, #120]	; (8001ea4 <lcd_init+0x180>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	b299      	uxth	r1, r3
 8001e32:	f04f 33ff 	mov.w	r3, #4294967295
 8001e36:	9300      	str	r3, [sp, #0]
 8001e38:	2301      	movs	r3, #1
 8001e3a:	68ba      	ldr	r2, [r7, #8]
 8001e3c:	4818      	ldr	r0, [pc, #96]	; (8001ea0 <lcd_init+0x17c>)
 8001e3e:	f002 fdd1 	bl	80049e4 <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 8001e42:	2001      	movs	r0, #1
 8001e44:	f001 fab0 	bl	80033a8 <HAL_Delay>
    write_comanda(0b00101000);
 8001e48:	2028      	movs	r0, #40	; 0x28
 8001e4a:	f7ff fd77 	bl	800193c <write_comanda>
    HAL_Delay(1);
 8001e4e:	2001      	movs	r0, #1
 8001e50:	f001 faaa 	bl	80033a8 <HAL_Delay>
	write_comanda(0b00001001);
 8001e54:	2009      	movs	r0, #9
 8001e56:	f7ff fd71 	bl	800193c <write_comanda>

	HAL_Delay(1);
 8001e5a:	2001      	movs	r0, #1
 8001e5c:	f001 faa4 	bl	80033a8 <HAL_Delay>
	write_comanda(0x01);
 8001e60:	2001      	movs	r0, #1
 8001e62:	f7ff fd6b 	bl	800193c <write_comanda>
	HAL_Delay(2);
 8001e66:	2002      	movs	r0, #2
 8001e68:	f001 fa9e 	bl	80033a8 <HAL_Delay>

	write_comanda(0x06);
 8001e6c:	2006      	movs	r0, #6
 8001e6e:	f7ff fd65 	bl	800193c <write_comanda>
	HAL_Delay(1);
 8001e72:	2001      	movs	r0, #1
 8001e74:	f001 fa98 	bl	80033a8 <HAL_Delay>

	write_comanda(0x0c); // ������ ������ 0xd,(_) 0x0e
 8001e78:	200c      	movs	r0, #12
 8001e7a:	f7ff fd5f 	bl	800193c <write_comanda>
	HAL_Delay(1);
 8001e7e:	2001      	movs	r0, #1
 8001e80:	f001 fa92 	bl	80033a8 <HAL_Delay>

	write_comanda(0x02);
 8001e84:	2002      	movs	r0, #2
 8001e86:	f7ff fd59 	bl	800193c <write_comanda>
	HAL_Delay(2);
 8001e8a:	2002      	movs	r0, #2
 8001e8c:	f001 fa8c 	bl	80033a8 <HAL_Delay>
	lcd_goto(0,0);
 8001e90:	2100      	movs	r1, #0
 8001e92:	2000      	movs	r0, #0
 8001e94:	f7ff fe66 	bl	8001b64 <lcd_goto>
}
 8001e98:	bf00      	nop
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	200000d0 	.word	0x200000d0
 8001ea4:	2000016c 	.word	0x2000016c

08001ea8 <lcd_clear>:

void lcd_clear (void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
lcd_goto(0, 0);
 8001eac:	2100      	movs	r1, #0
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f7ff fe58 	bl	8001b64 <lcd_goto>
lcd_string("                ");
 8001eb4:	4805      	ldr	r0, [pc, #20]	; (8001ecc <lcd_clear+0x24>)
 8001eb6:	f7ff fe8b 	bl	8001bd0 <lcd_string>
lcd_goto(0, 1);
 8001eba:	2101      	movs	r1, #1
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	f7ff fe51 	bl	8001b64 <lcd_goto>
lcd_string("                ");
 8001ec2:	4802      	ldr	r0, [pc, #8]	; (8001ecc <lcd_clear+0x24>)
 8001ec4:	f7ff fe84 	bl	8001bd0 <lcd_string>
}
 8001ec8:	bf00      	nop
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	0800707c 	.word	0x0800707c

08001ed0 <invert>:
#include "inverse.h"
extern uint16_t count_timer;
extern  param p_work;
extern uint8_t start_play,counter_number,random_numder[50],flag_beg,count_zumer,flag_zumer,count_mem,rand_number_duble_one[50],rand_number_duble_two[50];
void invert (void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
      if((p_work.timer_game==p_work.period))
 8001ed4:	4b5c      	ldr	r3, [pc, #368]	; (8002048 <invert+0x178>)
 8001ed6:	791b      	ldrb	r3, [r3, #4]
 8001ed8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	461a      	mov	r2, r3
 8001ee0:	4b59      	ldr	r3, [pc, #356]	; (8002048 <invert+0x178>)
 8001ee2:	785b      	ldrb	r3, [r3, #1]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d142      	bne.n	8001f6e <invert+0x9e>
		 {
    	  	  p_work.timer_game=0;
 8001ee8:	4a57      	ldr	r2, [pc, #348]	; (8002048 <invert+0x178>)
 8001eea:	7913      	ldrb	r3, [r2, #4]
 8001eec:	f36f 0303 	bfc	r3, #0, #4
 8001ef0:	7113      	strb	r3, [r2, #4]
    	  	  counter_number++;
 8001ef2:	4b56      	ldr	r3, [pc, #344]	; (800204c <invert+0x17c>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	b2da      	uxtb	r2, r3
 8001efa:	4b54      	ldr	r3, [pc, #336]	; (800204c <invert+0x17c>)
 8001efc:	701a      	strb	r2, [r3, #0]
    	  	//off_all_invert_half ();
    	  	//COUNT_LED !=10 ? off_all_invert_half ():off_all_invert();
	    	  if (COUNT_LED ==10)
	    	  {
	    		  off_all_invert();
 8001efe:	2201      	movs	r2, #1
 8001f00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f04:	4852      	ldr	r0, [pc, #328]	; (8002050 <invert+0x180>)
 8001f06:	f002 fbeb 	bl	80046e0 <HAL_GPIO_WritePin>
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f10:	484f      	ldr	r0, [pc, #316]	; (8002050 <invert+0x180>)
 8001f12:	f002 fbe5 	bl	80046e0 <HAL_GPIO_WritePin>
 8001f16:	2201      	movs	r2, #1
 8001f18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f1c:	484c      	ldr	r0, [pc, #304]	; (8002050 <invert+0x180>)
 8001f1e:	f002 fbdf 	bl	80046e0 <HAL_GPIO_WritePin>
 8001f22:	2201      	movs	r2, #1
 8001f24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f28:	4849      	ldr	r0, [pc, #292]	; (8002050 <invert+0x180>)
 8001f2a:	f002 fbd9 	bl	80046e0 <HAL_GPIO_WritePin>
 8001f2e:	2201      	movs	r2, #1
 8001f30:	2104      	movs	r1, #4
 8001f32:	4848      	ldr	r0, [pc, #288]	; (8002054 <invert+0x184>)
 8001f34:	f002 fbd4 	bl	80046e0 <HAL_GPIO_WritePin>
 8001f38:	2201      	movs	r2, #1
 8001f3a:	2108      	movs	r1, #8
 8001f3c:	4845      	ldr	r0, [pc, #276]	; (8002054 <invert+0x184>)
 8001f3e:	f002 fbcf 	bl	80046e0 <HAL_GPIO_WritePin>
 8001f42:	2201      	movs	r2, #1
 8001f44:	2110      	movs	r1, #16
 8001f46:	4843      	ldr	r0, [pc, #268]	; (8002054 <invert+0x184>)
 8001f48:	f002 fbca 	bl	80046e0 <HAL_GPIO_WritePin>
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	2120      	movs	r1, #32
 8001f50:	4840      	ldr	r0, [pc, #256]	; (8002054 <invert+0x184>)
 8001f52:	f002 fbc5 	bl	80046e0 <HAL_GPIO_WritePin>
 8001f56:	2201      	movs	r2, #1
 8001f58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f5c:	483d      	ldr	r0, [pc, #244]	; (8002054 <invert+0x184>)
 8001f5e:	f002 fbbf 	bl	80046e0 <HAL_GPIO_WritePin>
 8001f62:	2201      	movs	r2, #1
 8001f64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f68:	483a      	ldr	r0, [pc, #232]	; (8002054 <invert+0x184>)
 8001f6a:	f002 fbb9 	bl	80046e0 <HAL_GPIO_WritePin>
	    	  {
	    		  off_all_invert_half();
	    	  }
    	  }

      if( counter_number<=p_work.number_cycles )
 8001f6e:	4b36      	ldr	r3, [pc, #216]	; (8002048 <invert+0x178>)
 8001f70:	781a      	ldrb	r2, [r3, #0]
 8001f72:	4b36      	ldr	r3, [pc, #216]	; (800204c <invert+0x17c>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d313      	bcc.n	8001fa2 <invert+0xd2>
	    {
	    	count_timer=0;
 8001f7a:	4b37      	ldr	r3, [pc, #220]	; (8002058 <invert+0x188>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	801a      	strh	r2, [r3, #0]
	    	onLedInvert(random_numder[counter_number]);
 8001f80:	4b32      	ldr	r3, [pc, #200]	; (800204c <invert+0x17c>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4b35      	ldr	r3, [pc, #212]	; (800205c <invert+0x18c>)
 8001f88:	5c9b      	ldrb	r3, [r3, r2]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 f86e 	bl	800206c <onLedInvert>
	    	chekBottonInvert(random_numder[counter_number]);
 8001f90:	4b2e      	ldr	r3, [pc, #184]	; (800204c <invert+0x17c>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b31      	ldr	r3, [pc, #196]	; (800205c <invert+0x18c>)
 8001f98:	5c9b      	ldrb	r3, [r3, r2]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f000 f930 	bl	8002200 <chekBottonInvert>
 8001fa0:	e03d      	b.n	800201e <invert+0x14e>
	    }
	    else
	    {
	    	off_all();
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fa8:	4829      	ldr	r0, [pc, #164]	; (8002050 <invert+0x180>)
 8001faa:	f002 fb99 	bl	80046e0 <HAL_GPIO_WritePin>
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fb4:	4826      	ldr	r0, [pc, #152]	; (8002050 <invert+0x180>)
 8001fb6:	f002 fb93 	bl	80046e0 <HAL_GPIO_WritePin>
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fc0:	4823      	ldr	r0, [pc, #140]	; (8002050 <invert+0x180>)
 8001fc2:	f002 fb8d 	bl	80046e0 <HAL_GPIO_WritePin>
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fcc:	4820      	ldr	r0, [pc, #128]	; (8002050 <invert+0x180>)
 8001fce:	f002 fb87 	bl	80046e0 <HAL_GPIO_WritePin>
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2104      	movs	r1, #4
 8001fd6:	481f      	ldr	r0, [pc, #124]	; (8002054 <invert+0x184>)
 8001fd8:	f002 fb82 	bl	80046e0 <HAL_GPIO_WritePin>
 8001fdc:	2200      	movs	r2, #0
 8001fde:	2108      	movs	r1, #8
 8001fe0:	481c      	ldr	r0, [pc, #112]	; (8002054 <invert+0x184>)
 8001fe2:	f002 fb7d 	bl	80046e0 <HAL_GPIO_WritePin>
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	2110      	movs	r1, #16
 8001fea:	481a      	ldr	r0, [pc, #104]	; (8002054 <invert+0x184>)
 8001fec:	f002 fb78 	bl	80046e0 <HAL_GPIO_WritePin>
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2120      	movs	r1, #32
 8001ff4:	4817      	ldr	r0, [pc, #92]	; (8002054 <invert+0x184>)
 8001ff6:	f002 fb73 	bl	80046e0 <HAL_GPIO_WritePin>
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002000:	4814      	ldr	r0, [pc, #80]	; (8002054 <invert+0x184>)
 8002002:	f002 fb6d 	bl	80046e0 <HAL_GPIO_WritePin>
 8002006:	2200      	movs	r2, #0
 8002008:	f44f 7100 	mov.w	r1, #512	; 0x200
 800200c:	4811      	ldr	r0, [pc, #68]	; (8002054 <invert+0x184>)
 800200e:	f002 fb67 	bl	80046e0 <HAL_GPIO_WritePin>
	    	start_play=2;
 8002012:	4b13      	ldr	r3, [pc, #76]	; (8002060 <invert+0x190>)
 8002014:	2202      	movs	r2, #2
 8002016:	701a      	strb	r2, [r3, #0]
	    	flag_zumer=1;
 8002018:	4b12      	ldr	r3, [pc, #72]	; (8002064 <invert+0x194>)
 800201a:	2201      	movs	r2, #1
 800201c:	701a      	strb	r2, [r3, #0]
	    }
	    if(flag_beg==0)p_work.timer_game++;
 800201e:	4b12      	ldr	r3, [pc, #72]	; (8002068 <invert+0x198>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10d      	bne.n	8002042 <invert+0x172>
 8002026:	4b08      	ldr	r3, [pc, #32]	; (8002048 <invert+0x178>)
 8002028:	791b      	ldrb	r3, [r3, #4]
 800202a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800202e:	b2db      	uxtb	r3, r3
 8002030:	3301      	adds	r3, #1
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	b2d9      	uxtb	r1, r3
 8002038:	4a03      	ldr	r2, [pc, #12]	; (8002048 <invert+0x178>)
 800203a:	7913      	ldrb	r3, [r2, #4]
 800203c:	f361 0303 	bfi	r3, r1, #0, #4
 8002040:	7113      	strb	r3, [r2, #4]
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	2000021c 	.word	0x2000021c
 800204c:	200001a7 	.word	0x200001a7
 8002050:	40020000 	.word	0x40020000
 8002054:	40020400 	.word	0x40020400
 8002058:	2000016e 	.word	0x2000016e
 800205c:	20000174 	.word	0x20000174
 8002060:	200001a6 	.word	0x200001a6
 8002064:	200001a8 	.word	0x200001a8
 8002068:	2000016d 	.word	0x2000016d

0800206c <onLedInvert>:
void onLedInvert(uint8_t on)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
		switch(on)
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	2b09      	cmp	r3, #9
 800207a:	d859      	bhi.n	8002130 <onLedInvert+0xc4>
 800207c:	a201      	add	r2, pc, #4	; (adr r2, 8002084 <onLedInvert+0x18>)
 800207e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002082:	bf00      	nop
 8002084:	080020ad 	.word	0x080020ad
 8002088:	080020bb 	.word	0x080020bb
 800208c:	080020c9 	.word	0x080020c9
 8002090:	080020d7 	.word	0x080020d7
 8002094:	080020e5 	.word	0x080020e5
 8002098:	080020f1 	.word	0x080020f1
 800209c:	080020fd 	.word	0x080020fd
 80020a0:	08002109 	.word	0x08002109
 80020a4:	08002115 	.word	0x08002115
 80020a8:	08002123 	.word	0x08002123
		{
			case 0:
				on_one_invert();
 80020ac:	2200      	movs	r2, #0
 80020ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020b2:	4821      	ldr	r0, [pc, #132]	; (8002138 <onLedInvert+0xcc>)
 80020b4:	f002 fb14 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 80020b8:	e03a      	b.n	8002130 <onLedInvert+0xc4>
			case 1:
				on_two_invert();
 80020ba:	2200      	movs	r2, #0
 80020bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020c0:	481d      	ldr	r0, [pc, #116]	; (8002138 <onLedInvert+0xcc>)
 80020c2:	f002 fb0d 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 80020c6:	e033      	b.n	8002130 <onLedInvert+0xc4>
			case 2:
				on_three_invert();
 80020c8:	2200      	movs	r2, #0
 80020ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020ce:	481a      	ldr	r0, [pc, #104]	; (8002138 <onLedInvert+0xcc>)
 80020d0:	f002 fb06 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 80020d4:	e02c      	b.n	8002130 <onLedInvert+0xc4>
			case 3:
				on_four_invert();
 80020d6:	2200      	movs	r2, #0
 80020d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020dc:	4816      	ldr	r0, [pc, #88]	; (8002138 <onLedInvert+0xcc>)
 80020de:	f002 faff 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 80020e2:	e025      	b.n	8002130 <onLedInvert+0xc4>
			case 4:
				on_five_invert();
 80020e4:	2200      	movs	r2, #0
 80020e6:	2104      	movs	r1, #4
 80020e8:	4814      	ldr	r0, [pc, #80]	; (800213c <onLedInvert+0xd0>)
 80020ea:	f002 faf9 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 80020ee:	e01f      	b.n	8002130 <onLedInvert+0xc4>
			case 5:
				on_six_invert();
 80020f0:	2200      	movs	r2, #0
 80020f2:	2108      	movs	r1, #8
 80020f4:	4811      	ldr	r0, [pc, #68]	; (800213c <onLedInvert+0xd0>)
 80020f6:	f002 faf3 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 80020fa:	e019      	b.n	8002130 <onLedInvert+0xc4>
			case 6:
				on_seven_invert();
 80020fc:	2200      	movs	r2, #0
 80020fe:	2110      	movs	r1, #16
 8002100:	480e      	ldr	r0, [pc, #56]	; (800213c <onLedInvert+0xd0>)
 8002102:	f002 faed 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 8002106:	e013      	b.n	8002130 <onLedInvert+0xc4>
			case 7:
				on_eight_invert();
 8002108:	2200      	movs	r2, #0
 800210a:	2120      	movs	r1, #32
 800210c:	480b      	ldr	r0, [pc, #44]	; (800213c <onLedInvert+0xd0>)
 800210e:	f002 fae7 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 8002112:	e00d      	b.n	8002130 <onLedInvert+0xc4>
			case 8:
				on_nine_invert();
 8002114:	2200      	movs	r2, #0
 8002116:	f44f 7180 	mov.w	r1, #256	; 0x100
 800211a:	4808      	ldr	r0, [pc, #32]	; (800213c <onLedInvert+0xd0>)
 800211c:	f002 fae0 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 8002120:	e006      	b.n	8002130 <onLedInvert+0xc4>
			case 9:
				on_ten_invert();
 8002122:	2200      	movs	r2, #0
 8002124:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002128:	4804      	ldr	r0, [pc, #16]	; (800213c <onLedInvert+0xd0>)
 800212a:	f002 fad9 	bl	80046e0 <HAL_GPIO_WritePin>
			    break;
 800212e:	bf00      	nop
		}
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40020000 	.word	0x40020000
 800213c:	40020400 	.word	0x40020400

08002140 <ifBottonOnInvert>:

void ifBottonOnInvert (uint8_t n)    // ���� ��������� ������ ������
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	71fb      	strb	r3, [r7, #7]
	  p_work.bal++;
 800214a:	4b29      	ldr	r3, [pc, #164]	; (80021f0 <ifBottonOnInvert+0xb0>)
 800214c:	789b      	ldrb	r3, [r3, #2]
 800214e:	3301      	adds	r3, #1
 8002150:	b2da      	uxtb	r2, r3
 8002152:	4b27      	ldr	r3, [pc, #156]	; (80021f0 <ifBottonOnInvert+0xb0>)
 8002154:	709a      	strb	r2, [r3, #2]
	  //COUNT_LED !=10 ? off_all_invert_half () : off_all_invert();
	 // off_all_invert();
	  if (COUNT_LED ==10)
	  {
		  off_all_invert();
 8002156:	2201      	movs	r2, #1
 8002158:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800215c:	4825      	ldr	r0, [pc, #148]	; (80021f4 <ifBottonOnInvert+0xb4>)
 800215e:	f002 fabf 	bl	80046e0 <HAL_GPIO_WritePin>
 8002162:	2201      	movs	r2, #1
 8002164:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002168:	4822      	ldr	r0, [pc, #136]	; (80021f4 <ifBottonOnInvert+0xb4>)
 800216a:	f002 fab9 	bl	80046e0 <HAL_GPIO_WritePin>
 800216e:	2201      	movs	r2, #1
 8002170:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002174:	481f      	ldr	r0, [pc, #124]	; (80021f4 <ifBottonOnInvert+0xb4>)
 8002176:	f002 fab3 	bl	80046e0 <HAL_GPIO_WritePin>
 800217a:	2201      	movs	r2, #1
 800217c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002180:	481c      	ldr	r0, [pc, #112]	; (80021f4 <ifBottonOnInvert+0xb4>)
 8002182:	f002 faad 	bl	80046e0 <HAL_GPIO_WritePin>
 8002186:	2201      	movs	r2, #1
 8002188:	2104      	movs	r1, #4
 800218a:	481b      	ldr	r0, [pc, #108]	; (80021f8 <ifBottonOnInvert+0xb8>)
 800218c:	f002 faa8 	bl	80046e0 <HAL_GPIO_WritePin>
 8002190:	2201      	movs	r2, #1
 8002192:	2108      	movs	r1, #8
 8002194:	4818      	ldr	r0, [pc, #96]	; (80021f8 <ifBottonOnInvert+0xb8>)
 8002196:	f002 faa3 	bl	80046e0 <HAL_GPIO_WritePin>
 800219a:	2201      	movs	r2, #1
 800219c:	2110      	movs	r1, #16
 800219e:	4816      	ldr	r0, [pc, #88]	; (80021f8 <ifBottonOnInvert+0xb8>)
 80021a0:	f002 fa9e 	bl	80046e0 <HAL_GPIO_WritePin>
 80021a4:	2201      	movs	r2, #1
 80021a6:	2120      	movs	r1, #32
 80021a8:	4813      	ldr	r0, [pc, #76]	; (80021f8 <ifBottonOnInvert+0xb8>)
 80021aa:	f002 fa99 	bl	80046e0 <HAL_GPIO_WritePin>
 80021ae:	2201      	movs	r2, #1
 80021b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021b4:	4810      	ldr	r0, [pc, #64]	; (80021f8 <ifBottonOnInvert+0xb8>)
 80021b6:	f002 fa93 	bl	80046e0 <HAL_GPIO_WritePin>
 80021ba:	2201      	movs	r2, #1
 80021bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021c0:	480d      	ldr	r0, [pc, #52]	; (80021f8 <ifBottonOnInvert+0xb8>)
 80021c2:	f002 fa8d 	bl	80046e0 <HAL_GPIO_WritePin>
	  }
	  else
	  {
		  off_all_invert_half();
	  }
	  flag_beg=n+1;
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	3301      	adds	r3, #1
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	4b0b      	ldr	r3, [pc, #44]	; (80021fc <ifBottonOnInvert+0xbc>)
 80021ce:	701a      	strb	r2, [r3, #0]
	  p_work.timer_game=p_work.period;
 80021d0:	4b07      	ldr	r3, [pc, #28]	; (80021f0 <ifBottonOnInvert+0xb0>)
 80021d2:	785b      	ldrb	r3, [r3, #1]
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	b2d9      	uxtb	r1, r3
 80021da:	4a05      	ldr	r2, [pc, #20]	; (80021f0 <ifBottonOnInvert+0xb0>)
 80021dc:	7913      	ldrb	r3, [r2, #4]
 80021de:	f361 0303 	bfi	r3, r1, #0, #4
 80021e2:	7113      	strb	r3, [r2, #4]
	  Zumer();
 80021e4:	f7fe fd56 	bl	8000c94 <Zumer>
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	2000021c 	.word	0x2000021c
 80021f4:	40020000 	.word	0x40020000
 80021f8:	40020400 	.word	0x40020400
 80021fc:	2000016d 	.word	0x2000016d

08002200 <chekBottonInvert>:

void chekBottonInvert (uint8_t bot)   /// �������� ������ �� ������
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	71fb      	strb	r3, [r7, #7]
	if(chekInputBotton(GPIOA,bot))
 800220a:	79fb      	ldrb	r3, [r7, #7]
 800220c:	b29b      	uxth	r3, r3
 800220e:	4619      	mov	r1, r3
 8002210:	4806      	ldr	r0, [pc, #24]	; (800222c <chekBottonInvert+0x2c>)
 8002212:	f000 ff05 	bl	8003020 <chekInputBotton>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d003      	beq.n	8002224 <chekBottonInvert+0x24>
		ifBottonOnInvert(bot);
 800221c:	79fb      	ldrb	r3, [r7, #7]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff ff8e 	bl	8002140 <ifBottonOnInvert>
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40020000 	.word	0x40020000

08002230 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002234:	f001 f846 	bl	80032c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002238:	f000 f9fc 	bl	8002634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800223c:	f000 fb0a 	bl	8002854 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002240:	f000 fab6 	bl	80027b0 <MX_I2C1_Init>
  MX_ADC1_Init();
 8002244:	f000 fa60 	bl	8002708 <MX_ADC1_Init>
  MX_TIM10_Init();
 8002248:	f000 fae0 	bl	800280c <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 800224c:	f7ff fd6a 	bl	8001d24 <lcd_init>
  //HAL_TIM_Base_Start(&htim10);
  HAL_TIM_Base_Start_IT(&htim10);
 8002250:	488b      	ldr	r0, [pc, #556]	; (8002480 <main+0x250>)
 8002252:	f003 fc91 	bl	8005b78 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  off_all();
 8002256:	2200      	movs	r2, #0
 8002258:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800225c:	4889      	ldr	r0, [pc, #548]	; (8002484 <main+0x254>)
 800225e:	f002 fa3f 	bl	80046e0 <HAL_GPIO_WritePin>
 8002262:	2200      	movs	r2, #0
 8002264:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002268:	4886      	ldr	r0, [pc, #536]	; (8002484 <main+0x254>)
 800226a:	f002 fa39 	bl	80046e0 <HAL_GPIO_WritePin>
 800226e:	2200      	movs	r2, #0
 8002270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002274:	4883      	ldr	r0, [pc, #524]	; (8002484 <main+0x254>)
 8002276:	f002 fa33 	bl	80046e0 <HAL_GPIO_WritePin>
 800227a:	2200      	movs	r2, #0
 800227c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002280:	4880      	ldr	r0, [pc, #512]	; (8002484 <main+0x254>)
 8002282:	f002 fa2d 	bl	80046e0 <HAL_GPIO_WritePin>
 8002286:	2200      	movs	r2, #0
 8002288:	2104      	movs	r1, #4
 800228a:	487f      	ldr	r0, [pc, #508]	; (8002488 <main+0x258>)
 800228c:	f002 fa28 	bl	80046e0 <HAL_GPIO_WritePin>
 8002290:	2200      	movs	r2, #0
 8002292:	2108      	movs	r1, #8
 8002294:	487c      	ldr	r0, [pc, #496]	; (8002488 <main+0x258>)
 8002296:	f002 fa23 	bl	80046e0 <HAL_GPIO_WritePin>
 800229a:	2200      	movs	r2, #0
 800229c:	2110      	movs	r1, #16
 800229e:	487a      	ldr	r0, [pc, #488]	; (8002488 <main+0x258>)
 80022a0:	f002 fa1e 	bl	80046e0 <HAL_GPIO_WritePin>
 80022a4:	2200      	movs	r2, #0
 80022a6:	2120      	movs	r1, #32
 80022a8:	4877      	ldr	r0, [pc, #476]	; (8002488 <main+0x258>)
 80022aa:	f002 fa19 	bl	80046e0 <HAL_GPIO_WritePin>
 80022ae:	2200      	movs	r2, #0
 80022b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022b4:	4874      	ldr	r0, [pc, #464]	; (8002488 <main+0x258>)
 80022b6:	f002 fa13 	bl	80046e0 <HAL_GPIO_WritePin>
 80022ba:	2200      	movs	r2, #0
 80022bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022c0:	4871      	ldr	r0, [pc, #452]	; (8002488 <main+0x258>)
 80022c2:	f002 fa0d 	bl	80046e0 <HAL_GPIO_WritePin>
  if(read_adcn()<5) Setbotton();
 80022c6:	f000 fb89 	bl	80029dc <read_adcn>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b04      	cmp	r3, #4
 80022ce:	d801      	bhi.n	80022d4 <main+0xa4>
 80022d0:	f7fe f970 	bl	80005b4 <Setbotton>
   HAL_Delay(1000);
 80022d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022d8:	f001 f866 	bl	80033a8 <HAL_Delay>
  SystemMem();
 80022dc:	f000 fba8 	bl	8002a30 <SystemMem>
  indication();
 80022e0:	f7fe fa64 	bl	80007ac <indication>
  start_play=3;
 80022e4:	4b69      	ldr	r3, [pc, #420]	; (800248c <main+0x25c>)
 80022e6:	2203      	movs	r2, #3
 80022e8:	701a      	strb	r2, [r3, #0]
while (1)
{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 lcd_goto(14,1);
 80022ea:	2101      	movs	r1, #1
 80022ec:	200e      	movs	r0, #14
 80022ee:	f7ff fc39 	bl	8001b64 <lcd_goto>
	 lcd_number(p_work.bal);
 80022f2:	4b67      	ldr	r3, [pc, #412]	; (8002490 <main+0x260>)
 80022f4:	789b      	ldrb	r3, [r3, #2]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff fc86 	bl	8001c08 <lcd_number>
	if(flag_onoff==1)  // стоп/ старт    !(GPIOB->IDR&(GPIO_IDR_ID10)) &&(debonse(20,GPIOB,10))
 80022fc:	4b65      	ldr	r3, [pc, #404]	; (8002494 <main+0x264>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d164      	bne.n	80023ce <main+0x19e>
	{
		start_play=3;
 8002304:	4b61      	ldr	r3, [pc, #388]	; (800248c <main+0x25c>)
 8002306:	2203      	movs	r2, #3
 8002308:	701a      	strb	r2, [r3, #0]
		ledon=0;
 800230a:	4b63      	ldr	r3, [pc, #396]	; (8002498 <main+0x268>)
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]
		lcd_clear();
 8002310:	f7ff fdca 	bl	8001ea8 <lcd_clear>
		p_work.bal=0;
 8002314:	4b5e      	ldr	r3, [pc, #376]	; (8002490 <main+0x260>)
 8002316:	2200      	movs	r2, #0
 8002318:	709a      	strb	r2, [r3, #2]
	//	p_work.mode==game_invers ? off_all_invert():off_all();
		off_all();
 800231a:	2200      	movs	r2, #0
 800231c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002320:	4858      	ldr	r0, [pc, #352]	; (8002484 <main+0x254>)
 8002322:	f002 f9dd 	bl	80046e0 <HAL_GPIO_WritePin>
 8002326:	2200      	movs	r2, #0
 8002328:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800232c:	4855      	ldr	r0, [pc, #340]	; (8002484 <main+0x254>)
 800232e:	f002 f9d7 	bl	80046e0 <HAL_GPIO_WritePin>
 8002332:	2200      	movs	r2, #0
 8002334:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002338:	4852      	ldr	r0, [pc, #328]	; (8002484 <main+0x254>)
 800233a:	f002 f9d1 	bl	80046e0 <HAL_GPIO_WritePin>
 800233e:	2200      	movs	r2, #0
 8002340:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002344:	484f      	ldr	r0, [pc, #316]	; (8002484 <main+0x254>)
 8002346:	f002 f9cb 	bl	80046e0 <HAL_GPIO_WritePin>
 800234a:	2200      	movs	r2, #0
 800234c:	2104      	movs	r1, #4
 800234e:	484e      	ldr	r0, [pc, #312]	; (8002488 <main+0x258>)
 8002350:	f002 f9c6 	bl	80046e0 <HAL_GPIO_WritePin>
 8002354:	2200      	movs	r2, #0
 8002356:	2108      	movs	r1, #8
 8002358:	484b      	ldr	r0, [pc, #300]	; (8002488 <main+0x258>)
 800235a:	f002 f9c1 	bl	80046e0 <HAL_GPIO_WritePin>
 800235e:	2200      	movs	r2, #0
 8002360:	2110      	movs	r1, #16
 8002362:	4849      	ldr	r0, [pc, #292]	; (8002488 <main+0x258>)
 8002364:	f002 f9bc 	bl	80046e0 <HAL_GPIO_WritePin>
 8002368:	2200      	movs	r2, #0
 800236a:	2120      	movs	r1, #32
 800236c:	4846      	ldr	r0, [pc, #280]	; (8002488 <main+0x258>)
 800236e:	f002 f9b7 	bl	80046e0 <HAL_GPIO_WritePin>
 8002372:	2200      	movs	r2, #0
 8002374:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002378:	4843      	ldr	r0, [pc, #268]	; (8002488 <main+0x258>)
 800237a:	f002 f9b1 	bl	80046e0 <HAL_GPIO_WritePin>
 800237e:	2200      	movs	r2, #0
 8002380:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002384:	4840      	ldr	r0, [pc, #256]	; (8002488 <main+0x258>)
 8002386:	f002 f9ab 	bl	80046e0 <HAL_GPIO_WritePin>
		while(!(GPIOB->IDR&(GPIO_IDR_ID10)));
 800238a:	bf00      	nop
 800238c:	4b3e      	ldr	r3, [pc, #248]	; (8002488 <main+0x258>)
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002394:	2b00      	cmp	r3, #0
 8002396:	d0f9      	beq.n	800238c <main+0x15c>
		while((GPIOB->IDR&(GPIO_IDR_ID10))&& (debonse(20,GPIOB,10)) )
 8002398:	bf00      	nop
 800239a:	4b3b      	ldr	r3, [pc, #236]	; (8002488 <main+0x258>)
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d007      	beq.n	80023b6 <main+0x186>
 80023a6:	220a      	movs	r2, #10
 80023a8:	4937      	ldr	r1, [pc, #220]	; (8002488 <main+0x258>)
 80023aa:	2014      	movs	r0, #20
 80023ac:	f000 fe50 	bl	8003050 <debonse>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f1      	bne.n	800239a <main+0x16a>
		{}
		while(!(GPIOB->IDR&(GPIO_IDR_ID10)));
 80023b6:	bf00      	nop
 80023b8:	4b33      	ldr	r3, [pc, #204]	; (8002488 <main+0x258>)
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0f9      	beq.n	80023b8 <main+0x188>
		ledon=1;
 80023c4:	4b34      	ldr	r3, [pc, #208]	; (8002498 <main+0x268>)
 80023c6:	2201      	movs	r2, #1
 80023c8:	701a      	strb	r2, [r3, #0]
		indication();
 80023ca:	f7fe f9ef 	bl	80007ac <indication>
	}

	if(flag_zumer==1)  // ��������� ������
 80023ce:	4b33      	ldr	r3, [pc, #204]	; (800249c <main+0x26c>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d10d      	bne.n	80023f2 <main+0x1c2>
	{
		p_work.bal==p_work.number_cycles ? ZumerOk():ZumerError();
 80023d6:	4b2e      	ldr	r3, [pc, #184]	; (8002490 <main+0x260>)
 80023d8:	789a      	ldrb	r2, [r3, #2]
 80023da:	4b2d      	ldr	r3, [pc, #180]	; (8002490 <main+0x260>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d102      	bne.n	80023e8 <main+0x1b8>
 80023e2:	f7fe fc19 	bl	8000c18 <ZumerOk>
 80023e6:	e001      	b.n	80023ec <main+0x1bc>
 80023e8:	f7fe fc3e 	bl	8000c68 <ZumerError>
		flag_zumer=0;
 80023ec:	4b2b      	ldr	r3, [pc, #172]	; (800249c <main+0x26c>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	701a      	strb	r2, [r3, #0]
	}
	if(p_work.mode==game_invers || p_work.mode==game_beg)
 80023f2:	4b27      	ldr	r3, [pc, #156]	; (8002490 <main+0x260>)
 80023f4:	78db      	ldrb	r3, [r3, #3]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d003      	beq.n	8002402 <main+0x1d2>
 80023fa:	4b25      	ldr	r3, [pc, #148]	; (8002490 <main+0x260>)
 80023fc:	78db      	ldrb	r3, [r3, #3]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d104      	bne.n	800240c <main+0x1dc>
	{
		proverka(flag_beg);//���� ������ �������� �� ��������  flag_beg � ���� ���� ����� ������
 8002402:	4b27      	ldr	r3, [pc, #156]	; (80024a0 <main+0x270>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f7fe fc66 	bl	8000cd8 <proverka>
	}

	if((out(p_work.duble_one_flag,p_work.duble_two_flag))==2 && p_work.mode==game_duble)
 800240c:	4b20      	ldr	r3, [pc, #128]	; (8002490 <main+0x260>)
 800240e:	795b      	ldrb	r3, [r3, #5]
 8002410:	4a1f      	ldr	r2, [pc, #124]	; (8002490 <main+0x260>)
 8002412:	7992      	ldrb	r2, [r2, #6]
 8002414:	4611      	mov	r1, r2
 8002416:	4618      	mov	r0, r3
 8002418:	f7fe ff42 	bl	80012a0 <out>
 800241c:	4603      	mov	r3, r0
 800241e:	2b02      	cmp	r3, #2
 8002420:	d106      	bne.n	8002430 <main+0x200>
 8002422:	4b1b      	ldr	r3, [pc, #108]	; (8002490 <main+0x260>)
 8002424:	78db      	ldrb	r3, [r3, #3]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d102      	bne.n	8002430 <main+0x200>
	{
		flag_beg=0;
 800242a:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <main+0x270>)
 800242c:	2200      	movs	r2, #0
 800242e:	701a      	strb	r2, [r3, #0]
	}


	 if(bt_ok()) SetParametrPlay();
 8002430:	f000 fad4 	bl	80029dc <read_adcn>
 8002434:	4603      	mov	r3, r0
 8002436:	2b04      	cmp	r3, #4
 8002438:	d801      	bhi.n	800243e <main+0x20e>
 800243a:	f7fe fa6b 	bl	8000914 <SetParametrPlay>


   if(!(in_one()) && start_play==0 )
 800243e:	2101      	movs	r1, #1
 8002440:	4810      	ldr	r0, [pc, #64]	; (8002484 <main+0x254>)
 8002442:	f002 f935 	bl	80046b0 <HAL_GPIO_ReadPin>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	f040 8086 	bne.w	800255a <main+0x32a>
 800244e:	4b0f      	ldr	r3, [pc, #60]	; (800248c <main+0x25c>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	2b00      	cmp	r3, #0
 8002454:	f040 8081 	bne.w	800255a <main+0x32a>
	{
	      p_work.mode==game_duble?randomNumberDuble():RandomNumber();// формируем ряд случайных чисел
 8002458:	4b0d      	ldr	r3, [pc, #52]	; (8002490 <main+0x260>)
 800245a:	78db      	ldrb	r3, [r3, #3]
 800245c:	2b02      	cmp	r3, #2
 800245e:	d102      	bne.n	8002466 <main+0x236>
 8002460:	f7fe fe98 	bl	8001194 <randomNumberDuble>
 8002464:	e001      	b.n	800246a <main+0x23a>
 8002466:	f7fe fa19 	bl	800089c <RandomNumber>

	      if(p_work.mode==game_invers || p_work.mode==game_beg)
 800246a:	4b09      	ldr	r3, [pc, #36]	; (8002490 <main+0x260>)
 800246c:	78db      	ldrb	r3, [r3, #3]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d003      	beq.n	800247a <main+0x24a>
 8002472:	4b07      	ldr	r3, [pc, #28]	; (8002490 <main+0x260>)
 8002474:	78db      	ldrb	r3, [r3, #3]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d114      	bne.n	80024a4 <main+0x274>
	    	  	RandomNumber();
 800247a:	f7fe fa0f 	bl	800089c <RandomNumber>
 800247e:	e017      	b.n	80024b0 <main+0x280>
 8002480:	20000124 	.word	0x20000124
 8002484:	40020000 	.word	0x40020000
 8002488:	40020400 	.word	0x40020400
 800248c:	200001a6 	.word	0x200001a6
 8002490:	2000021c 	.word	0x2000021c
 8002494:	20000213 	.word	0x20000213
 8002498:	20000001 	.word	0x20000001
 800249c:	200001a8 	.word	0x200001a8
 80024a0:	2000016d 	.word	0x2000016d
	      else if(p_work.mode==game_duble)
 80024a4:	4b5a      	ldr	r3, [pc, #360]	; (8002610 <main+0x3e0>)
 80024a6:	78db      	ldrb	r3, [r3, #3]
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d101      	bne.n	80024b0 <main+0x280>
				randomNumberDuble();
 80024ac:	f7fe fe72 	bl	8001194 <randomNumberDuble>
	      else
	      {

	      }
	   	  counter_number=1;
 80024b0:	4b58      	ldr	r3, [pc, #352]	; (8002614 <main+0x3e4>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	701a      	strb	r2, [r3, #0]
	      p_work.timer_game=0;
 80024b6:	4a56      	ldr	r2, [pc, #344]	; (8002610 <main+0x3e0>)
 80024b8:	7913      	ldrb	r3, [r2, #4]
 80024ba:	f36f 0303 	bfc	r3, #0, #4
 80024be:	7113      	strb	r3, [r2, #4]
	      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80024c0:	2200      	movs	r2, #0
 80024c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024c6:	4854      	ldr	r0, [pc, #336]	; (8002618 <main+0x3e8>)
 80024c8:	f002 f90a 	bl	80046e0 <HAL_GPIO_WritePin>
	      while(!(in_one()));
 80024cc:	bf00      	nop
 80024ce:	2101      	movs	r1, #1
 80024d0:	4851      	ldr	r0, [pc, #324]	; (8002618 <main+0x3e8>)
 80024d2:	f002 f8ed 	bl	80046b0 <HAL_GPIO_ReadPin>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0f8      	beq.n	80024ce <main+0x29e>
	      start_play=1;
 80024dc:	4b4f      	ldr	r3, [pc, #316]	; (800261c <main+0x3ec>)
 80024de:	2201      	movs	r2, #1
 80024e0:	701a      	strb	r2, [r3, #0]
	      if(p_work.mode==game_invers)
 80024e2:	4b4b      	ldr	r3, [pc, #300]	; (8002610 <main+0x3e0>)
 80024e4:	78db      	ldrb	r3, [r3, #3]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d137      	bne.n	800255a <main+0x32a>
	      {
	    	  //off_all_invert();
	    	  if (COUNT_LED ==10)
	    	  {
	    		  off_all_invert();
 80024ea:	2201      	movs	r2, #1
 80024ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024f0:	4849      	ldr	r0, [pc, #292]	; (8002618 <main+0x3e8>)
 80024f2:	f002 f8f5 	bl	80046e0 <HAL_GPIO_WritePin>
 80024f6:	2201      	movs	r2, #1
 80024f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024fc:	4846      	ldr	r0, [pc, #280]	; (8002618 <main+0x3e8>)
 80024fe:	f002 f8ef 	bl	80046e0 <HAL_GPIO_WritePin>
 8002502:	2201      	movs	r2, #1
 8002504:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002508:	4843      	ldr	r0, [pc, #268]	; (8002618 <main+0x3e8>)
 800250a:	f002 f8e9 	bl	80046e0 <HAL_GPIO_WritePin>
 800250e:	2201      	movs	r2, #1
 8002510:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002514:	4840      	ldr	r0, [pc, #256]	; (8002618 <main+0x3e8>)
 8002516:	f002 f8e3 	bl	80046e0 <HAL_GPIO_WritePin>
 800251a:	2201      	movs	r2, #1
 800251c:	2104      	movs	r1, #4
 800251e:	4840      	ldr	r0, [pc, #256]	; (8002620 <main+0x3f0>)
 8002520:	f002 f8de 	bl	80046e0 <HAL_GPIO_WritePin>
 8002524:	2201      	movs	r2, #1
 8002526:	2108      	movs	r1, #8
 8002528:	483d      	ldr	r0, [pc, #244]	; (8002620 <main+0x3f0>)
 800252a:	f002 f8d9 	bl	80046e0 <HAL_GPIO_WritePin>
 800252e:	2201      	movs	r2, #1
 8002530:	2110      	movs	r1, #16
 8002532:	483b      	ldr	r0, [pc, #236]	; (8002620 <main+0x3f0>)
 8002534:	f002 f8d4 	bl	80046e0 <HAL_GPIO_WritePin>
 8002538:	2201      	movs	r2, #1
 800253a:	2120      	movs	r1, #32
 800253c:	4838      	ldr	r0, [pc, #224]	; (8002620 <main+0x3f0>)
 800253e:	f002 f8cf 	bl	80046e0 <HAL_GPIO_WritePin>
 8002542:	2201      	movs	r2, #1
 8002544:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002548:	4835      	ldr	r0, [pc, #212]	; (8002620 <main+0x3f0>)
 800254a:	f002 f8c9 	bl	80046e0 <HAL_GPIO_WritePin>
 800254e:	2201      	movs	r2, #1
 8002550:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002554:	4832      	ldr	r0, [pc, #200]	; (8002620 <main+0x3f0>)
 8002556:	f002 f8c3 	bl	80046e0 <HAL_GPIO_WritePin>
	    		  off_all_invert_half();
	    	  }
	      }
	  }

   if(time_random>50) {time_random=0;} else {time_random++;}       // ��������� Srand
 800255a:	4b32      	ldr	r3, [pc, #200]	; (8002624 <main+0x3f4>)
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b32      	cmp	r3, #50	; 0x32
 8002560:	d903      	bls.n	800256a <main+0x33a>
 8002562:	4b30      	ldr	r3, [pc, #192]	; (8002624 <main+0x3f4>)
 8002564:	2200      	movs	r2, #0
 8002566:	701a      	strb	r2, [r3, #0]
 8002568:	e005      	b.n	8002576 <main+0x346>
 800256a:	4b2e      	ldr	r3, [pc, #184]	; (8002624 <main+0x3f4>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	3301      	adds	r3, #1
 8002570:	b2da      	uxtb	r2, r3
 8002572:	4b2c      	ldr	r3, [pc, #176]	; (8002624 <main+0x3f4>)
 8002574:	701a      	strb	r2, [r3, #0]

          if(bt_reset())
 8002576:	f000 fa31 	bl	80029dc <read_adcn>
 800257a:	4603      	mov	r3, r0
 800257c:	461a      	mov	r2, r3
 800257e:	4b2a      	ldr	r3, [pc, #168]	; (8002628 <main+0x3f8>)
 8002580:	88db      	ldrh	r3, [r3, #6]
 8002582:	3b0a      	subs	r3, #10
 8002584:	429a      	cmp	r2, r3
 8002586:	db3e      	blt.n	8002606 <main+0x3d6>
 8002588:	f000 fa28 	bl	80029dc <read_adcn>
 800258c:	4603      	mov	r3, r0
 800258e:	461a      	mov	r2, r3
 8002590:	4b25      	ldr	r3, [pc, #148]	; (8002628 <main+0x3f8>)
 8002592:	88db      	ldrh	r3, [r3, #6]
 8002594:	330a      	adds	r3, #10
 8002596:	429a      	cmp	r2, r3
 8002598:	dc35      	bgt.n	8002606 <main+0x3d6>
            {
                 count_timer=0;
 800259a:	4b24      	ldr	r3, [pc, #144]	; (800262c <main+0x3fc>)
 800259c:	2200      	movs	r2, #0
 800259e:	801a      	strh	r2, [r3, #0]
    	         while(bt_reset())
 80025a0:	e003      	b.n	80025aa <main+0x37a>
    	         {
    	        	 if(count_timer>20) break;
 80025a2:	4b22      	ldr	r3, [pc, #136]	; (800262c <main+0x3fc>)
 80025a4:	881b      	ldrh	r3, [r3, #0]
 80025a6:	2b14      	cmp	r3, #20
 80025a8:	d812      	bhi.n	80025d0 <main+0x3a0>
    	         while(bt_reset())
 80025aa:	f000 fa17 	bl	80029dc <read_adcn>
 80025ae:	4603      	mov	r3, r0
 80025b0:	461a      	mov	r2, r3
 80025b2:	4b1d      	ldr	r3, [pc, #116]	; (8002628 <main+0x3f8>)
 80025b4:	88db      	ldrh	r3, [r3, #6]
 80025b6:	3b0a      	subs	r3, #10
 80025b8:	429a      	cmp	r2, r3
 80025ba:	db0a      	blt.n	80025d2 <main+0x3a2>
 80025bc:	f000 fa0e 	bl	80029dc <read_adcn>
 80025c0:	4603      	mov	r3, r0
 80025c2:	461a      	mov	r2, r3
 80025c4:	4b18      	ldr	r3, [pc, #96]	; (8002628 <main+0x3f8>)
 80025c6:	88db      	ldrh	r3, [r3, #6]
 80025c8:	330a      	adds	r3, #10
 80025ca:	429a      	cmp	r2, r3
 80025cc:	dde9      	ble.n	80025a2 <main+0x372>
 80025ce:	e000      	b.n	80025d2 <main+0x3a2>
    	        	 if(count_timer>20) break;
 80025d0:	bf00      	nop
    	         }
    	         if(count_timer>10)
 80025d2:	4b16      	ldr	r3, [pc, #88]	; (800262c <main+0x3fc>)
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	2b0a      	cmp	r3, #10
 80025d8:	d902      	bls.n	80025e0 <main+0x3b0>
                 {
            	   	 SetMode();
 80025da:	f7fe fa75 	bl	8000ac8 <SetMode>
 80025de:	e012      	b.n	8002606 <main+0x3d6>
                 }
            else
            {
            	p_work.bal=0;
 80025e0:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <main+0x3e0>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	709a      	strb	r2, [r3, #2]
            	lcd_goto(15,1);
 80025e6:	2101      	movs	r1, #1
 80025e8:	200f      	movs	r0, #15
 80025ea:	f7ff fabb 	bl	8001b64 <lcd_goto>
                lcd_string(" ");
 80025ee:	4810      	ldr	r0, [pc, #64]	; (8002630 <main+0x400>)
 80025f0:	f7ff faee 	bl	8001bd0 <lcd_string>
                on_one();
 80025f4:	2201      	movs	r2, #1
 80025f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025fa:	4807      	ldr	r0, [pc, #28]	; (8002618 <main+0x3e8>)
 80025fc:	f002 f870 	bl	80046e0 <HAL_GPIO_WritePin>
                start_play=0;
 8002600:	4b06      	ldr	r3, [pc, #24]	; (800261c <main+0x3ec>)
 8002602:	2200      	movs	r2, #0
 8002604:	701a      	strb	r2, [r3, #0]
            }

            }

  HAL_Delay(100);
 8002606:	2064      	movs	r0, #100	; 0x64
 8002608:	f000 fece 	bl	80033a8 <HAL_Delay>
	 lcd_goto(14,1);
 800260c:	e66d      	b.n	80022ea <main+0xba>
 800260e:	bf00      	nop
 8002610:	2000021c 	.word	0x2000021c
 8002614:	200001a7 	.word	0x200001a7
 8002618:	40020000 	.word	0x40020000
 800261c:	200001a6 	.word	0x200001a6
 8002620:	40020400 	.word	0x40020400
 8002624:	20000170 	.word	0x20000170
 8002628:	20000214 	.word	0x20000214
 800262c:	2000016e 	.word	0x2000016e
 8002630:	08007090 	.word	0x08007090

08002634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b094      	sub	sp, #80	; 0x50
 8002638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800263a:	f107 0320 	add.w	r3, r7, #32
 800263e:	2230      	movs	r2, #48	; 0x30
 8002640:	2100      	movs	r1, #0
 8002642:	4618      	mov	r0, r3
 8002644:	f003 fe27 	bl	8006296 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002648:	f107 030c 	add.w	r3, r7, #12
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	605a      	str	r2, [r3, #4]
 8002652:	609a      	str	r2, [r3, #8]
 8002654:	60da      	str	r2, [r3, #12]
 8002656:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002658:	2300      	movs	r3, #0
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	4b28      	ldr	r3, [pc, #160]	; (8002700 <SystemClock_Config+0xcc>)
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	4a27      	ldr	r2, [pc, #156]	; (8002700 <SystemClock_Config+0xcc>)
 8002662:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002666:	6413      	str	r3, [r2, #64]	; 0x40
 8002668:	4b25      	ldr	r3, [pc, #148]	; (8002700 <SystemClock_Config+0xcc>)
 800266a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002674:	2300      	movs	r3, #0
 8002676:	607b      	str	r3, [r7, #4]
 8002678:	4b22      	ldr	r3, [pc, #136]	; (8002704 <SystemClock_Config+0xd0>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002680:	4a20      	ldr	r2, [pc, #128]	; (8002704 <SystemClock_Config+0xd0>)
 8002682:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002686:	6013      	str	r3, [r2, #0]
 8002688:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <SystemClock_Config+0xd0>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002690:	607b      	str	r3, [r7, #4]
 8002692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002694:	2301      	movs	r3, #1
 8002696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800269c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800269e:	2302      	movs	r3, #2
 80026a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80026a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80026a8:	2319      	movs	r3, #25
 80026aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80026ac:	23a8      	movs	r3, #168	; 0xa8
 80026ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026b0:	2302      	movs	r3, #2
 80026b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80026b4:	2304      	movs	r3, #4
 80026b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026b8:	f107 0320 	add.w	r3, r7, #32
 80026bc:	4618      	mov	r0, r3
 80026be:	f002 fdc7 	bl	8005250 <HAL_RCC_OscConfig>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80026c8:	f000 f982 	bl	80029d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026cc:	230f      	movs	r3, #15
 80026ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026d0:	2302      	movs	r3, #2
 80026d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80026d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80026dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026e2:	f107 030c 	add.w	r3, r7, #12
 80026e6:	2102      	movs	r1, #2
 80026e8:	4618      	mov	r0, r3
 80026ea:	f003 f829 	bl	8005740 <HAL_RCC_ClockConfig>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80026f4:	f000 f96c 	bl	80029d0 <Error_Handler>
  }
}
 80026f8:	bf00      	nop
 80026fa:	3750      	adds	r7, #80	; 0x50
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40023800 	.word	0x40023800
 8002704:	40007000 	.word	0x40007000

08002708 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800270e:	463b      	mov	r3, r7
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	609a      	str	r2, [r3, #8]
 8002718:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800271a:	4b22      	ldr	r3, [pc, #136]	; (80027a4 <MX_ADC1_Init+0x9c>)
 800271c:	4a22      	ldr	r2, [pc, #136]	; (80027a8 <MX_ADC1_Init+0xa0>)
 800271e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002720:	4b20      	ldr	r3, [pc, #128]	; (80027a4 <MX_ADC1_Init+0x9c>)
 8002722:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002726:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8002728:	4b1e      	ldr	r3, [pc, #120]	; (80027a4 <MX_ADC1_Init+0x9c>)
 800272a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800272e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002730:	4b1c      	ldr	r3, [pc, #112]	; (80027a4 <MX_ADC1_Init+0x9c>)
 8002732:	2200      	movs	r2, #0
 8002734:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002736:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <MX_ADC1_Init+0x9c>)
 8002738:	2200      	movs	r2, #0
 800273a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800273c:	4b19      	ldr	r3, [pc, #100]	; (80027a4 <MX_ADC1_Init+0x9c>)
 800273e:	2200      	movs	r2, #0
 8002740:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002744:	4b17      	ldr	r3, [pc, #92]	; (80027a4 <MX_ADC1_Init+0x9c>)
 8002746:	2200      	movs	r2, #0
 8002748:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800274a:	4b16      	ldr	r3, [pc, #88]	; (80027a4 <MX_ADC1_Init+0x9c>)
 800274c:	4a17      	ldr	r2, [pc, #92]	; (80027ac <MX_ADC1_Init+0xa4>)
 800274e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002750:	4b14      	ldr	r3, [pc, #80]	; (80027a4 <MX_ADC1_Init+0x9c>)
 8002752:	2200      	movs	r2, #0
 8002754:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002756:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <MX_ADC1_Init+0x9c>)
 8002758:	2201      	movs	r2, #1
 800275a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800275c:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <MX_ADC1_Init+0x9c>)
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002764:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <MX_ADC1_Init+0x9c>)
 8002766:	2201      	movs	r2, #1
 8002768:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800276a:	480e      	ldr	r0, [pc, #56]	; (80027a4 <MX_ADC1_Init+0x9c>)
 800276c:	f000 fe40 	bl	80033f0 <HAL_ADC_Init>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8002776:	f000 f92b 	bl	80029d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800277a:	2308      	movs	r3, #8
 800277c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800277e:	2301      	movs	r3, #1
 8002780:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002782:	2300      	movs	r3, #0
 8002784:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002786:	463b      	mov	r3, r7
 8002788:	4619      	mov	r1, r3
 800278a:	4806      	ldr	r0, [pc, #24]	; (80027a4 <MX_ADC1_Init+0x9c>)
 800278c:	f000 fff4 	bl	8003778 <HAL_ADC_ConfigChannel>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8002796:	f000 f91b 	bl	80029d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800279a:	bf00      	nop
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000088 	.word	0x20000088
 80027a8:	40012000 	.word	0x40012000
 80027ac:	0f000001 	.word	0x0f000001

080027b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027b4:	4b12      	ldr	r3, [pc, #72]	; (8002800 <MX_I2C1_Init+0x50>)
 80027b6:	4a13      	ldr	r2, [pc, #76]	; (8002804 <MX_I2C1_Init+0x54>)
 80027b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80027ba:	4b11      	ldr	r3, [pc, #68]	; (8002800 <MX_I2C1_Init+0x50>)
 80027bc:	4a12      	ldr	r2, [pc, #72]	; (8002808 <MX_I2C1_Init+0x58>)
 80027be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027c0:	4b0f      	ldr	r3, [pc, #60]	; (8002800 <MX_I2C1_Init+0x50>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80027c6:	4b0e      	ldr	r3, [pc, #56]	; (8002800 <MX_I2C1_Init+0x50>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027cc:	4b0c      	ldr	r3, [pc, #48]	; (8002800 <MX_I2C1_Init+0x50>)
 80027ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027d4:	4b0a      	ldr	r3, [pc, #40]	; (8002800 <MX_I2C1_Init+0x50>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80027da:	4b09      	ldr	r3, [pc, #36]	; (8002800 <MX_I2C1_Init+0x50>)
 80027dc:	2200      	movs	r2, #0
 80027de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027e0:	4b07      	ldr	r3, [pc, #28]	; (8002800 <MX_I2C1_Init+0x50>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <MX_I2C1_Init+0x50>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027ec:	4804      	ldr	r0, [pc, #16]	; (8002800 <MX_I2C1_Init+0x50>)
 80027ee:	f001 ffb5 	bl	800475c <HAL_I2C_Init>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80027f8:	f000 f8ea 	bl	80029d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027fc:	bf00      	nop
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	200000d0 	.word	0x200000d0
 8002804:	40005400 	.word	0x40005400
 8002808:	000186a0 	.word	0x000186a0

0800280c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002810:	4b0e      	ldr	r3, [pc, #56]	; (800284c <MX_TIM10_Init+0x40>)
 8002812:	4a0f      	ldr	r2, [pc, #60]	; (8002850 <MX_TIM10_Init+0x44>)
 8002814:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 41999;
 8002816:	4b0d      	ldr	r3, [pc, #52]	; (800284c <MX_TIM10_Init+0x40>)
 8002818:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800281c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281e:	4b0b      	ldr	r3, [pc, #44]	; (800284c <MX_TIM10_Init+0x40>)
 8002820:	2200      	movs	r2, #0
 8002822:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 199;
 8002824:	4b09      	ldr	r3, [pc, #36]	; (800284c <MX_TIM10_Init+0x40>)
 8002826:	22c7      	movs	r2, #199	; 0xc7
 8002828:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800282a:	4b08      	ldr	r3, [pc, #32]	; (800284c <MX_TIM10_Init+0x40>)
 800282c:	2200      	movs	r2, #0
 800282e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002830:	4b06      	ldr	r3, [pc, #24]	; (800284c <MX_TIM10_Init+0x40>)
 8002832:	2200      	movs	r2, #0
 8002834:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002836:	4805      	ldr	r0, [pc, #20]	; (800284c <MX_TIM10_Init+0x40>)
 8002838:	f003 f94e 	bl	8005ad8 <HAL_TIM_Base_Init>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002842:	f000 f8c5 	bl	80029d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002846:	bf00      	nop
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000124 	.word	0x20000124
 8002850:	40014400 	.word	0x40014400

08002854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08a      	sub	sp, #40	; 0x28
 8002858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285a:	f107 0314 	add.w	r3, r7, #20
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
 8002862:	605a      	str	r2, [r3, #4]
 8002864:	609a      	str	r2, [r3, #8]
 8002866:	60da      	str	r2, [r3, #12]
 8002868:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	4b54      	ldr	r3, [pc, #336]	; (80029c0 <MX_GPIO_Init+0x16c>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	4a53      	ldr	r2, [pc, #332]	; (80029c0 <MX_GPIO_Init+0x16c>)
 8002874:	f043 0304 	orr.w	r3, r3, #4
 8002878:	6313      	str	r3, [r2, #48]	; 0x30
 800287a:	4b51      	ldr	r3, [pc, #324]	; (80029c0 <MX_GPIO_Init+0x16c>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	f003 0304 	and.w	r3, r3, #4
 8002882:	613b      	str	r3, [r7, #16]
 8002884:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	4b4d      	ldr	r3, [pc, #308]	; (80029c0 <MX_GPIO_Init+0x16c>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	4a4c      	ldr	r2, [pc, #304]	; (80029c0 <MX_GPIO_Init+0x16c>)
 8002890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002894:	6313      	str	r3, [r2, #48]	; 0x30
 8002896:	4b4a      	ldr	r3, [pc, #296]	; (80029c0 <MX_GPIO_Init+0x16c>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
 80028a6:	4b46      	ldr	r3, [pc, #280]	; (80029c0 <MX_GPIO_Init+0x16c>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	4a45      	ldr	r2, [pc, #276]	; (80029c0 <MX_GPIO_Init+0x16c>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6313      	str	r3, [r2, #48]	; 0x30
 80028b2:	4b43      	ldr	r3, [pc, #268]	; (80029c0 <MX_GPIO_Init+0x16c>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	607b      	str	r3, [r7, #4]
 80028c2:	4b3f      	ldr	r3, [pc, #252]	; (80029c0 <MX_GPIO_Init+0x16c>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	4a3e      	ldr	r2, [pc, #248]	; (80029c0 <MX_GPIO_Init+0x16c>)
 80028c8:	f043 0302 	orr.w	r3, r3, #2
 80028cc:	6313      	str	r3, [r2, #48]	; 0x30
 80028ce:	4b3c      	ldr	r3, [pc, #240]	; (80029c0 <MX_GPIO_Init+0x16c>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	607b      	str	r3, [r7, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 80028da:	2200      	movs	r2, #0
 80028dc:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 80028e0:	4838      	ldr	r0, [pc, #224]	; (80029c4 <MX_GPIO_Init+0x170>)
 80028e2:	f001 fefd 	bl	80046e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, out5_Pin|zumer_Pin|out6_Pin|out7_Pin
 80028e6:	2200      	movs	r2, #0
 80028e8:	f241 313c 	movw	r1, #4924	; 0x133c
 80028ec:	4836      	ldr	r0, [pc, #216]	; (80029c8 <MX_GPIO_Init+0x174>)
 80028ee:	f001 fef7 	bl	80046e0 <HAL_GPIO_WritePin>
                          |out8_Pin|out9_Pin|out10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, out1_Pin|out2_Pin|out3_Pin|out4_Pin, GPIO_PIN_RESET);
 80028f2:	2200      	movs	r2, #0
 80028f4:	f44f 411c 	mov.w	r1, #39936	; 0x9c00
 80028f8:	4834      	ldr	r0, [pc, #208]	; (80029cc <MX_GPIO_Init+0x178>)
 80028fa:	f001 fef1 	bl	80046e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80028fe:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002904:	2301      	movs	r3, #1
 8002906:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002908:	2300      	movs	r3, #0
 800290a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290c:	2300      	movs	r3, #0
 800290e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002910:	f107 0314 	add.w	r3, r7, #20
 8002914:	4619      	mov	r1, r3
 8002916:	482b      	ldr	r0, [pc, #172]	; (80029c4 <MX_GPIO_Init+0x170>)
 8002918:	f001 fd46 	bl	80043a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : in1_Pin in2_Pin in3_Pin in4_Pin
                           in5_Pin in6_Pin in7_Pin in8_Pin
                           in9_Pin in10_Pin */
  GPIO_InitStruct.Pin = in1_Pin|in2_Pin|in3_Pin|in4_Pin
 800291c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002920:	617b      	str	r3, [r7, #20]
                          |in5_Pin|in6_Pin|in7_Pin|in8_Pin
                          |in9_Pin|in10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002926:	2301      	movs	r3, #1
 8002928:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800292a:	f107 0314 	add.w	r3, r7, #20
 800292e:	4619      	mov	r1, r3
 8002930:	4826      	ldr	r0, [pc, #152]	; (80029cc <MX_GPIO_Init+0x178>)
 8002932:	f001 fd39 	bl	80043a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : out5_Pin zumer_Pin out6_Pin out7_Pin
                           out8_Pin out9_Pin out10_Pin */
  GPIO_InitStruct.Pin = out5_Pin|zumer_Pin|out6_Pin|out7_Pin
 8002936:	f241 333c 	movw	r3, #4924	; 0x133c
 800293a:	617b      	str	r3, [r7, #20]
                          |out8_Pin|out9_Pin|out10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800293c:	2301      	movs	r3, #1
 800293e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002944:	2300      	movs	r3, #0
 8002946:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	4619      	mov	r1, r3
 800294e:	481e      	ldr	r0, [pc, #120]	; (80029c8 <MX_GPIO_Init+0x174>)
 8002950:	f001 fd2a 	bl	80043a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800295a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800295e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002960:	2301      	movs	r3, #1
 8002962:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002964:	f107 0314 	add.w	r3, r7, #20
 8002968:	4619      	mov	r1, r3
 800296a:	4817      	ldr	r0, [pc, #92]	; (80029c8 <MX_GPIO_Init+0x174>)
 800296c:	f001 fd1c 	bl	80043a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002970:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002974:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002976:	2300      	movs	r3, #0
 8002978:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800297a:	2301      	movs	r3, #1
 800297c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297e:	f107 0314 	add.w	r3, r7, #20
 8002982:	4619      	mov	r1, r3
 8002984:	4810      	ldr	r0, [pc, #64]	; (80029c8 <MX_GPIO_Init+0x174>)
 8002986:	f001 fd0f 	bl	80043a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : out1_Pin out2_Pin out3_Pin out4_Pin */
  GPIO_InitStruct.Pin = out1_Pin|out2_Pin|out3_Pin|out4_Pin;
 800298a:	f44f 431c 	mov.w	r3, #39936	; 0x9c00
 800298e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002990:	2301      	movs	r3, #1
 8002992:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002994:	2300      	movs	r3, #0
 8002996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002998:	2300      	movs	r3, #0
 800299a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299c:	f107 0314 	add.w	r3, r7, #20
 80029a0:	4619      	mov	r1, r3
 80029a2:	480a      	ldr	r0, [pc, #40]	; (80029cc <MX_GPIO_Init+0x178>)
 80029a4:	f001 fd00 	bl	80043a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80029a8:	2200      	movs	r2, #0
 80029aa:	2100      	movs	r1, #0
 80029ac:	2028      	movs	r0, #40	; 0x28
 80029ae:	f001 f9dc 	bl	8003d6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029b2:	2028      	movs	r0, #40	; 0x28
 80029b4:	f001 f9f5 	bl	8003da2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029b8:	bf00      	nop
 80029ba:	3728      	adds	r7, #40	; 0x28
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40023800 	.word	0x40023800
 80029c4:	40020800 	.word	0x40020800
 80029c8:	40020400 	.word	0x40020400
 80029cc:	40020000 	.word	0x40020000

080029d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029d4:	b672      	cpsid	i
}
 80029d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029d8:	e7fe      	b.n	80029d8 <Error_Handler+0x8>
	...

080029dc <read_adcn>:
uint32_t errors;
extern const uint8_t temp_numder[7];
extern uint8_t position;

uint16_t read_adcn (void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
uint16_t our=0;
 80029e2:	2300      	movs	r3, #0
 80029e4:	80fb      	strh	r3, [r7, #6]
HAL_ADC_Start(&hadc1);
 80029e6:	4811      	ldr	r0, [pc, #68]	; (8002a2c <read_adcn+0x50>)
 80029e8:	f000 fd46 	bl	8003478 <HAL_ADC_Start>
for(uint8_t i=0;i<4;i++)
 80029ec:	2300      	movs	r3, #0
 80029ee:	717b      	strb	r3, [r7, #5]
 80029f0:	e00e      	b.n	8002a10 <read_adcn+0x34>
{
	HAL_ADC_PollForConversion(&hadc1, 10);
 80029f2:	210a      	movs	r1, #10
 80029f4:	480d      	ldr	r0, [pc, #52]	; (8002a2c <read_adcn+0x50>)
 80029f6:	f000 fe26 	bl	8003646 <HAL_ADC_PollForConversion>
	our=HAL_ADC_GetValue(&hadc1);
 80029fa:	480c      	ldr	r0, [pc, #48]	; (8002a2c <read_adcn+0x50>)
 80029fc:	f000 feae 	bl	800375c <HAL_ADC_GetValue>
 8002a00:	4603      	mov	r3, r0
 8002a02:	80fb      	strh	r3, [r7, #6]
	our+=our;
 8002a04:	88fb      	ldrh	r3, [r7, #6]
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	80fb      	strh	r3, [r7, #6]
for(uint8_t i=0;i<4;i++)
 8002a0a:	797b      	ldrb	r3, [r7, #5]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	717b      	strb	r3, [r7, #5]
 8002a10:	797b      	ldrb	r3, [r7, #5]
 8002a12:	2b03      	cmp	r3, #3
 8002a14:	d9ed      	bls.n	80029f2 <read_adcn+0x16>
}
our=our/2;
 8002a16:	88fb      	ldrh	r3, [r7, #6]
 8002a18:	085b      	lsrs	r3, r3, #1
 8002a1a:	80fb      	strh	r3, [r7, #6]
HAL_ADC_Stop(&hadc1);
 8002a1c:	4803      	ldr	r0, [pc, #12]	; (8002a2c <read_adcn+0x50>)
 8002a1e:	f000 fddf 	bl	80035e0 <HAL_ADC_Stop>
return our;
 8002a22:	88fb      	ldrh	r3, [r7, #6]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	20000088 	.word	0x20000088

08002a30 <SystemMem>:



void SystemMem (void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
	 button._minus = FLASH_Read(ADDRESS_MINUS);
 8002a34:	4819      	ldr	r0, [pc, #100]	; (8002a9c <SystemMem+0x6c>)
 8002a36:	f000 f845 	bl	8002ac4 <FLASH_Read>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	4b18      	ldr	r3, [pc, #96]	; (8002aa0 <SystemMem+0x70>)
 8002a40:	801a      	strh	r2, [r3, #0]
     button._plus  = FLASH_Read(ADDRESS_PLUS);
 8002a42:	4818      	ldr	r0, [pc, #96]	; (8002aa4 <SystemMem+0x74>)
 8002a44:	f000 f83e 	bl	8002ac4 <FLASH_Read>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	4b14      	ldr	r3, [pc, #80]	; (8002aa0 <SystemMem+0x70>)
 8002a4e:	805a      	strh	r2, [r3, #2]
	 button._reset = FLASH_Read(ADDRESS_RESET);
 8002a50:	4815      	ldr	r0, [pc, #84]	; (8002aa8 <SystemMem+0x78>)
 8002a52:	f000 f837 	bl	8002ac4 <FLASH_Read>
 8002a56:	4603      	mov	r3, r0
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <SystemMem+0x70>)
 8002a5c:	80da      	strh	r2, [r3, #6]
     p_work.mode   = FLASH_Read(ADDRESS_MODE);
 8002a5e:	4813      	ldr	r0, [pc, #76]	; (8002aac <SystemMem+0x7c>)
 8002a60:	f000 f830 	bl	8002ac4 <FLASH_Read>
 8002a64:	4603      	mov	r3, r0
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <SystemMem+0x80>)
 8002a6a:	70da      	strb	r2, [r3, #3]
     position      = FLASH_Read(ADDRESS_CICLES);
 8002a6c:	4811      	ldr	r0, [pc, #68]	; (8002ab4 <SystemMem+0x84>)
 8002a6e:	f000 f829 	bl	8002ac4 <FLASH_Read>
 8002a72:	4603      	mov	r3, r0
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	4b10      	ldr	r3, [pc, #64]	; (8002ab8 <SystemMem+0x88>)
 8002a78:	701a      	strb	r2, [r3, #0]
     p_work.number_cycles= temp_numder[ position];
 8002a7a:	4b0f      	ldr	r3, [pc, #60]	; (8002ab8 <SystemMem+0x88>)
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b0e      	ldr	r3, [pc, #56]	; (8002abc <SystemMem+0x8c>)
 8002a82:	5c9a      	ldrb	r2, [r3, r2]
 8002a84:	4b0a      	ldr	r3, [pc, #40]	; (8002ab0 <SystemMem+0x80>)
 8002a86:	701a      	strb	r2, [r3, #0]
	 p_work.period= FLASH_Read(ADDRESS_PERIOD);
 8002a88:	480d      	ldr	r0, [pc, #52]	; (8002ac0 <SystemMem+0x90>)
 8002a8a:	f000 f81b 	bl	8002ac4 <FLASH_Read>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	4b07      	ldr	r3, [pc, #28]	; (8002ab0 <SystemMem+0x80>)
 8002a94:	705a      	strb	r2, [r3, #1]
	 {
		 write_memory(100,1);
		 p_work.period=1;
	 }
	 */
}
 8002a96:	bf00      	nop
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	08020000 	.word	0x08020000
 8002aa0:	20000214 	.word	0x20000214
 8002aa4:	08020002 	.word	0x08020002
 8002aa8:	08020004 	.word	0x08020004
 8002aac:	08020006 	.word	0x08020006
 8002ab0:	2000021c 	.word	0x2000021c
 8002ab4:	08020008 	.word	0x08020008
 8002ab8:	20000212 	.word	0x20000212
 8002abc:	08007094 	.word	0x08007094
 8002ac0:	0802000a 	.word	0x0802000a

08002ac4 <FLASH_Read>:


uint32_t FLASH_Read(uint32_t address)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
    return (*(__IO uint32_t*)address);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <int_mem_write>:

void  int_mem_write (void)
{
 8002adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ae0:	b086      	sub	sp, #24
 8002ae2:	af00      	add	r7, sp, #0

	  MyStruct.Sector=5;                                	//  выбираем сектор для стирания
 8002ae4:	4b2e      	ldr	r3, [pc, #184]	; (8002ba0 <int_mem_write+0xc4>)
 8002ae6:	2205      	movs	r2, #5
 8002ae8:	609a      	str	r2, [r3, #8]
	  MyStruct.NbSectors=1;									// выбираем кол-во секторов
 8002aea:	4b2d      	ldr	r3, [pc, #180]	; (8002ba0 <int_mem_write+0xc4>)
 8002aec:	2201      	movs	r2, #1
 8002aee:	60da      	str	r2, [r3, #12]
	  MyStruct.TypeErase=FLASH_TYPEERASE_SECTORS;       	// тип стирания.
 8002af0:	4b2b      	ldr	r3, [pc, #172]	; (8002ba0 <int_mem_write+0xc4>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
	  HAL_FLASH_Unlock();
 8002af6:	f001 f9c3 	bl	8003e80 <HAL_FLASH_Unlock>
	  HAL_FLASHEx_Erase(&MyStruct, &errors);    				//  стирание флэш
 8002afa:	492a      	ldr	r1, [pc, #168]	; (8002ba4 <int_mem_write+0xc8>)
 8002afc:	4828      	ldr	r0, [pc, #160]	; (8002ba0 <int_mem_write+0xc4>)
 8002afe:	f001 fb31 	bl	8004164 <HAL_FLASHEx_Erase>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_MINUS,button._minus);
 8002b02:	4b29      	ldr	r3, [pc, #164]	; (8002ba8 <int_mem_write+0xcc>)
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	2200      	movs	r2, #0
 8002b0a:	461c      	mov	r4, r3
 8002b0c:	4615      	mov	r5, r2
 8002b0e:	4622      	mov	r2, r4
 8002b10:	462b      	mov	r3, r5
 8002b12:	4926      	ldr	r1, [pc, #152]	; (8002bac <int_mem_write+0xd0>)
 8002b14:	2001      	movs	r0, #1
 8002b16:	f001 f95f 	bl	8003dd8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_PLUS,button._plus);
 8002b1a:	4b23      	ldr	r3, [pc, #140]	; (8002ba8 <int_mem_write+0xcc>)
 8002b1c:	885b      	ldrh	r3, [r3, #2]
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	2200      	movs	r2, #0
 8002b22:	4698      	mov	r8, r3
 8002b24:	4691      	mov	r9, r2
 8002b26:	4642      	mov	r2, r8
 8002b28:	464b      	mov	r3, r9
 8002b2a:	4921      	ldr	r1, [pc, #132]	; (8002bb0 <int_mem_write+0xd4>)
 8002b2c:	2001      	movs	r0, #1
 8002b2e:	f001 f953 	bl	8003dd8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_RESET,button._reset);
 8002b32:	4b1d      	ldr	r3, [pc, #116]	; (8002ba8 <int_mem_write+0xcc>)
 8002b34:	88db      	ldrh	r3, [r3, #6]
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	2200      	movs	r2, #0
 8002b3a:	613b      	str	r3, [r7, #16]
 8002b3c:	617a      	str	r2, [r7, #20]
 8002b3e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002b42:	491c      	ldr	r1, [pc, #112]	; (8002bb4 <int_mem_write+0xd8>)
 8002b44:	2001      	movs	r0, #1
 8002b46:	f001 f947 	bl	8003dd8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_MODE,p_work.mode);
 8002b4a:	4b1b      	ldr	r3, [pc, #108]	; (8002bb8 <int_mem_write+0xdc>)
 8002b4c:	78db      	ldrb	r3, [r3, #3]
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2200      	movs	r2, #0
 8002b52:	60bb      	str	r3, [r7, #8]
 8002b54:	60fa      	str	r2, [r7, #12]
 8002b56:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b5a:	4918      	ldr	r1, [pc, #96]	; (8002bbc <int_mem_write+0xe0>)
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	f001 f93b 	bl	8003dd8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_PERIOD,p_work.period);
 8002b62:	4b15      	ldr	r3, [pc, #84]	; (8002bb8 <int_mem_write+0xdc>)
 8002b64:	785b      	ldrb	r3, [r3, #1]
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2200      	movs	r2, #0
 8002b6a:	603b      	str	r3, [r7, #0]
 8002b6c:	607a      	str	r2, [r7, #4]
 8002b6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b72:	4913      	ldr	r1, [pc, #76]	; (8002bc0 <int_mem_write+0xe4>)
 8002b74:	2001      	movs	r0, #1
 8002b76:	f001 f92f 	bl	8003dd8 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_CICLES,position);
 8002b7a:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <int_mem_write+0xe8>)
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2200      	movs	r2, #0
 8002b82:	469a      	mov	sl, r3
 8002b84:	4693      	mov	fp, r2
 8002b86:	4652      	mov	r2, sl
 8002b88:	465b      	mov	r3, fp
 8002b8a:	490f      	ldr	r1, [pc, #60]	; (8002bc8 <int_mem_write+0xec>)
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	f001 f923 	bl	8003dd8 <HAL_FLASH_Program>

	  HAL_FLASH_Lock();                             			// блокируем доступ к памяти
 8002b92:	f001 f997 	bl	8003ec4 <HAL_FLASH_Lock>

}
 8002b96:	bf00      	nop
 8002b98:	3718      	adds	r7, #24
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ba0:	20000224 	.word	0x20000224
 8002ba4:	20000238 	.word	0x20000238
 8002ba8:	20000214 	.word	0x20000214
 8002bac:	08020000 	.word	0x08020000
 8002bb0:	08020002 	.word	0x08020002
 8002bb4:	08020004 	.word	0x08020004
 8002bb8:	2000021c 	.word	0x2000021c
 8002bbc:	08020006 	.word	0x08020006
 8002bc0:	0802000a 	.word	0x0802000a
 8002bc4:	20000212 	.word	0x20000212
 8002bc8:	08020008 	.word	0x08020008

08002bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	607b      	str	r3, [r7, #4]
 8002bd6:	4b10      	ldr	r3, [pc, #64]	; (8002c18 <HAL_MspInit+0x4c>)
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bda:	4a0f      	ldr	r2, [pc, #60]	; (8002c18 <HAL_MspInit+0x4c>)
 8002bdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002be0:	6453      	str	r3, [r2, #68]	; 0x44
 8002be2:	4b0d      	ldr	r3, [pc, #52]	; (8002c18 <HAL_MspInit+0x4c>)
 8002be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bea:	607b      	str	r3, [r7, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	603b      	str	r3, [r7, #0]
 8002bf2:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <HAL_MspInit+0x4c>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	4a08      	ldr	r2, [pc, #32]	; (8002c18 <HAL_MspInit+0x4c>)
 8002bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bfe:	4b06      	ldr	r3, [pc, #24]	; (8002c18 <HAL_MspInit+0x4c>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c06:	603b      	str	r3, [r7, #0]
 8002c08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	40023800 	.word	0x40023800

08002c1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08a      	sub	sp, #40	; 0x28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c24:	f107 0314 	add.w	r3, r7, #20
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	609a      	str	r2, [r3, #8]
 8002c30:	60da      	str	r2, [r3, #12]
 8002c32:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a17      	ldr	r2, [pc, #92]	; (8002c98 <HAL_ADC_MspInit+0x7c>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d127      	bne.n	8002c8e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	613b      	str	r3, [r7, #16]
 8002c42:	4b16      	ldr	r3, [pc, #88]	; (8002c9c <HAL_ADC_MspInit+0x80>)
 8002c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c46:	4a15      	ldr	r2, [pc, #84]	; (8002c9c <HAL_ADC_MspInit+0x80>)
 8002c48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c4e:	4b13      	ldr	r3, [pc, #76]	; (8002c9c <HAL_ADC_MspInit+0x80>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c56:	613b      	str	r3, [r7, #16]
 8002c58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	4b0f      	ldr	r3, [pc, #60]	; (8002c9c <HAL_ADC_MspInit+0x80>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c62:	4a0e      	ldr	r2, [pc, #56]	; (8002c9c <HAL_ADC_MspInit+0x80>)
 8002c64:	f043 0302 	orr.w	r3, r3, #2
 8002c68:	6313      	str	r3, [r2, #48]	; 0x30
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <HAL_ADC_MspInit+0x80>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c76:	2303      	movs	r3, #3
 8002c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c82:	f107 0314 	add.w	r3, r7, #20
 8002c86:	4619      	mov	r1, r3
 8002c88:	4805      	ldr	r0, [pc, #20]	; (8002ca0 <HAL_ADC_MspInit+0x84>)
 8002c8a:	f001 fb8d 	bl	80043a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c8e:	bf00      	nop
 8002c90:	3728      	adds	r7, #40	; 0x28
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40012000 	.word	0x40012000
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40020400 	.word	0x40020400

08002ca4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08a      	sub	sp, #40	; 0x28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cac:	f107 0314 	add.w	r3, r7, #20
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	605a      	str	r2, [r3, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
 8002cb8:	60da      	str	r2, [r3, #12]
 8002cba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a19      	ldr	r2, [pc, #100]	; (8002d28 <HAL_I2C_MspInit+0x84>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d12b      	bne.n	8002d1e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	613b      	str	r3, [r7, #16]
 8002cca:	4b18      	ldr	r3, [pc, #96]	; (8002d2c <HAL_I2C_MspInit+0x88>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cce:	4a17      	ldr	r2, [pc, #92]	; (8002d2c <HAL_I2C_MspInit+0x88>)
 8002cd0:	f043 0302 	orr.w	r3, r3, #2
 8002cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cd6:	4b15      	ldr	r3, [pc, #84]	; (8002d2c <HAL_I2C_MspInit+0x88>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	613b      	str	r3, [r7, #16]
 8002ce0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ce2:	23c0      	movs	r3, #192	; 0xc0
 8002ce4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ce6:	2312      	movs	r3, #18
 8002ce8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cea:	2301      	movs	r3, #1
 8002cec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cf2:	2304      	movs	r3, #4
 8002cf4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf6:	f107 0314 	add.w	r3, r7, #20
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	480c      	ldr	r0, [pc, #48]	; (8002d30 <HAL_I2C_MspInit+0x8c>)
 8002cfe:	f001 fb53 	bl	80043a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	4b09      	ldr	r3, [pc, #36]	; (8002d2c <HAL_I2C_MspInit+0x88>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	4a08      	ldr	r2, [pc, #32]	; (8002d2c <HAL_I2C_MspInit+0x88>)
 8002d0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d10:	6413      	str	r3, [r2, #64]	; 0x40
 8002d12:	4b06      	ldr	r3, [pc, #24]	; (8002d2c <HAL_I2C_MspInit+0x88>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d1e:	bf00      	nop
 8002d20:	3728      	adds	r7, #40	; 0x28
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40005400 	.word	0x40005400
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	40020400 	.word	0x40020400

08002d34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a0e      	ldr	r2, [pc, #56]	; (8002d7c <HAL_TIM_Base_MspInit+0x48>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d115      	bne.n	8002d72 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	4b0d      	ldr	r3, [pc, #52]	; (8002d80 <HAL_TIM_Base_MspInit+0x4c>)
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4e:	4a0c      	ldr	r2, [pc, #48]	; (8002d80 <HAL_TIM_Base_MspInit+0x4c>)
 8002d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d54:	6453      	str	r3, [r2, #68]	; 0x44
 8002d56:	4b0a      	ldr	r3, [pc, #40]	; (8002d80 <HAL_TIM_Base_MspInit+0x4c>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002d62:	2200      	movs	r2, #0
 8002d64:	2100      	movs	r1, #0
 8002d66:	2019      	movs	r0, #25
 8002d68:	f000 ffff 	bl	8003d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d6c:	2019      	movs	r0, #25
 8002d6e:	f001 f818 	bl	8003da2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002d72:	bf00      	nop
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	40014400 	.word	0x40014400
 8002d80:	40023800 	.word	0x40023800

08002d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d88:	e7fe      	b.n	8002d88 <NMI_Handler+0x4>

08002d8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d8e:	e7fe      	b.n	8002d8e <HardFault_Handler+0x4>

08002d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d94:	e7fe      	b.n	8002d94 <MemManage_Handler+0x4>

08002d96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d96:	b480      	push	{r7}
 8002d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d9a:	e7fe      	b.n	8002d9a <BusFault_Handler+0x4>

08002d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002da0:	e7fe      	b.n	8002da0 <UsageFault_Handler+0x4>

08002da2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002da2:	b480      	push	{r7}
 8002da4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002db4:	bf00      	nop
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dc2:	bf00      	nop
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dd0:	f000 faca 	bl	8003368 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dd4:	bf00      	nop
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002ddc:	481d      	ldr	r0, [pc, #116]	; (8002e54 <TIM1_UP_TIM10_IRQHandler+0x7c>)
 8002dde:	f002 ff2d 	bl	8005c3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  count_timer++;
 8002de2:	4b1d      	ldr	r3, [pc, #116]	; (8002e58 <TIM1_UP_TIM10_IRQHandler+0x80>)
 8002de4:	881b      	ldrh	r3, [r3, #0]
 8002de6:	3301      	adds	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	4b1b      	ldr	r3, [pc, #108]	; (8002e58 <TIM1_UP_TIM10_IRQHandler+0x80>)
 8002dec:	801a      	strh	r2, [r3, #0]

  	  if(start_play==1 && flag_beg==0 && p_work.mode==game_beg )    //бег
 8002dee:	4b1b      	ldr	r3, [pc, #108]	; (8002e5c <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d109      	bne.n	8002e0a <TIM1_UP_TIM10_IRQHandler+0x32>
 8002df6:	4b1a      	ldr	r3, [pc, #104]	; (8002e60 <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d105      	bne.n	8002e0a <TIM1_UP_TIM10_IRQHandler+0x32>
 8002dfe:	4b19      	ldr	r3, [pc, #100]	; (8002e64 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002e00:	78db      	ldrb	r3, [r3, #3]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <TIM1_UP_TIM10_IRQHandler+0x32>
	  {
		Beg();
 8002e06:	f7fe f815 	bl	8000e34 <Beg>
	  }

	 if(start_play==1 && flag_beg==0 && p_work.mode==game_invers ) //инверсия
 8002e0a:	4b14      	ldr	r3, [pc, #80]	; (8002e5c <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d109      	bne.n	8002e26 <TIM1_UP_TIM10_IRQHandler+0x4e>
 8002e12:	4b13      	ldr	r3, [pc, #76]	; (8002e60 <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d105      	bne.n	8002e26 <TIM1_UP_TIM10_IRQHandler+0x4e>
 8002e1a:	4b12      	ldr	r3, [pc, #72]	; (8002e64 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002e1c:	78db      	ldrb	r3, [r3, #3]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d101      	bne.n	8002e26 <TIM1_UP_TIM10_IRQHandler+0x4e>
	 {
		 invert();
 8002e22:	f7ff f855 	bl	8001ed0 <invert>
	 }

	 if(start_play==1 && flag_beg==0 && p_work.mode==game_duble ) //дубль
 8002e26:	4b0d      	ldr	r3, [pc, #52]	; (8002e5c <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d109      	bne.n	8002e42 <TIM1_UP_TIM10_IRQHandler+0x6a>
 8002e2e:	4b0c      	ldr	r3, [pc, #48]	; (8002e60 <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d105      	bne.n	8002e42 <TIM1_UP_TIM10_IRQHandler+0x6a>
 8002e36:	4b0b      	ldr	r3, [pc, #44]	; (8002e64 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002e38:	78db      	ldrb	r3, [r3, #3]
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d101      	bne.n	8002e42 <TIM1_UP_TIM10_IRQHandler+0x6a>
	   {
		 duble();
 8002e3e:	f7fe fae7 	bl	8001410 <duble>
	   }



	 if( p_work.mode==test) //                                   // тест
 8002e42:	4b08      	ldr	r3, [pc, #32]	; (8002e64 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002e44:	78db      	ldrb	r3, [r3, #3]
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d101      	bne.n	8002e4e <TIM1_UP_TIM10_IRQHandler+0x76>
	 {
		 testButton();
 8002e4a:	f000 f947 	bl	80030dc <testButton>


	 }

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	20000124 	.word	0x20000124
 8002e58:	2000016e 	.word	0x2000016e
 8002e5c:	200001a6 	.word	0x200001a6
 8002e60:	2000016d 	.word	0x2000016d
 8002e64:	2000021c 	.word	0x2000021c

08002e68 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002e6c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e70:	f001 fc50 	bl	8004714 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  if(flag_onoff==0)
 8002e74:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <EXTI15_10_IRQHandler+0x28>)
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d103      	bne.n	8002e84 <EXTI15_10_IRQHandler+0x1c>
  {

	  flag_onoff=1;
 8002e7c:	4b04      	ldr	r3, [pc, #16]	; (8002e90 <EXTI15_10_IRQHandler+0x28>)
 8002e7e:	2201      	movs	r2, #1
 8002e80:	701a      	strb	r2, [r3, #0]
	  flag_onoff=0;

  }

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e82:	e002      	b.n	8002e8a <EXTI15_10_IRQHandler+0x22>
	  flag_onoff=0;
 8002e84:	4b02      	ldr	r3, [pc, #8]	; (8002e90 <EXTI15_10_IRQHandler+0x28>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	701a      	strb	r2, [r3, #0]
}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000213 	.word	0x20000213

08002e94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
	return 1;
 8002e98:	2301      	movs	r3, #1
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <_kill>:

int _kill(int pid, int sig)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002eae:	f003 fa41 	bl	8006334 <__errno>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2216      	movs	r2, #22
 8002eb6:	601a      	str	r2, [r3, #0]
	return -1;
 8002eb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <_exit>:

void _exit (int status)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f7ff ffe7 	bl	8002ea4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002ed6:	e7fe      	b.n	8002ed6 <_exit+0x12>

08002ed8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]
 8002ee8:	e00a      	b.n	8002f00 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002eea:	f3af 8000 	nop.w
 8002eee:	4601      	mov	r1, r0
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	1c5a      	adds	r2, r3, #1
 8002ef4:	60ba      	str	r2, [r7, #8]
 8002ef6:	b2ca      	uxtb	r2, r1
 8002ef8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	3301      	adds	r3, #1
 8002efe:	617b      	str	r3, [r7, #20]
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	dbf0      	blt.n	8002eea <_read+0x12>
	}

return len;
 8002f08:	687b      	ldr	r3, [r7, #4]
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3718      	adds	r7, #24
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	b086      	sub	sp, #24
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	60f8      	str	r0, [r7, #12]
 8002f1a:	60b9      	str	r1, [r7, #8]
 8002f1c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f1e:	2300      	movs	r3, #0
 8002f20:	617b      	str	r3, [r7, #20]
 8002f22:	e009      	b.n	8002f38 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	1c5a      	adds	r2, r3, #1
 8002f28:	60ba      	str	r2, [r7, #8]
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	3301      	adds	r3, #1
 8002f36:	617b      	str	r3, [r7, #20]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	dbf1      	blt.n	8002f24 <_write+0x12>
	}
	return len;
 8002f40:	687b      	ldr	r3, [r7, #4]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <_close>:

int _close(int file)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
	return -1;
 8002f52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr

08002f62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f62:	b480      	push	{r7}
 8002f64:	b083      	sub	sp, #12
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
 8002f6a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f72:	605a      	str	r2, [r3, #4]
	return 0;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <_isatty>:

int _isatty(int file)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
	return 1;
 8002f8a:	2301      	movs	r3, #1
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
	return 0;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3714      	adds	r7, #20
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
	...

08002fb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fbc:	4a14      	ldr	r2, [pc, #80]	; (8003010 <_sbrk+0x5c>)
 8002fbe:	4b15      	ldr	r3, [pc, #84]	; (8003014 <_sbrk+0x60>)
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fc8:	4b13      	ldr	r3, [pc, #76]	; (8003018 <_sbrk+0x64>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d102      	bne.n	8002fd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fd0:	4b11      	ldr	r3, [pc, #68]	; (8003018 <_sbrk+0x64>)
 8002fd2:	4a12      	ldr	r2, [pc, #72]	; (800301c <_sbrk+0x68>)
 8002fd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fd6:	4b10      	ldr	r3, [pc, #64]	; (8003018 <_sbrk+0x64>)
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4413      	add	r3, r2
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d207      	bcs.n	8002ff4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fe4:	f003 f9a6 	bl	8006334 <__errno>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	220c      	movs	r2, #12
 8002fec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fee:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff2:	e009      	b.n	8003008 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ff4:	4b08      	ldr	r3, [pc, #32]	; (8003018 <_sbrk+0x64>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ffa:	4b07      	ldr	r3, [pc, #28]	; (8003018 <_sbrk+0x64>)
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4413      	add	r3, r2
 8003002:	4a05      	ldr	r2, [pc, #20]	; (8003018 <_sbrk+0x64>)
 8003004:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003006:	68fb      	ldr	r3, [r7, #12]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	20010000 	.word	0x20010000
 8003014:	00000400 	.word	0x00000400
 8003018:	2000023c 	.word	0x2000023c
 800301c:	200003b0 	.word	0x200003b0

08003020 <chekInputBotton>:
#include "system.h"

u8 chekInputBotton (GPIO_TypeDef *g,uint16_t Pin)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	460b      	mov	r3, r1
 800302a:	807b      	strh	r3, [r7, #2]
	if(READ_BIT(g->IDR,0x1UL << Pin )==RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	691a      	ldr	r2, [r3, #16]
 8003030:	887b      	ldrh	r3, [r7, #2]
 8003032:	fa22 f303 	lsr.w	r3, r2, r3
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <chekInputBotton+0x22>
		return 1;
 800303e:	2301      	movs	r3, #1
 8003040:	e000      	b.n	8003044 <chekInputBotton+0x24>
	else
		return 0;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <debonse>:

u8 debonse(u8 count,GPIO_TypeDef *g,uint16_t pin)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	6039      	str	r1, [r7, #0]
 800305a:	71fb      	strb	r3, [r7, #7]
 800305c:	4613      	mov	r3, r2
 800305e:	80bb      	strh	r3, [r7, #4]
	u8 c=0,on=0,off=0;
 8003060:	2300      	movs	r3, #0
 8003062:	73fb      	strb	r3, [r7, #15]
 8003064:	2300      	movs	r3, #0
 8003066:	73bb      	strb	r3, [r7, #14]
 8003068:	2300      	movs	r3, #0
 800306a:	737b      	strb	r3, [r7, #13]
	for(c=0;c<count;c++)
 800306c:	2300      	movs	r3, #0
 800306e:	73fb      	strb	r3, [r7, #15]
 8003070:	e012      	b.n	8003098 <debonse+0x48>
	{
		if((g->IDR&pin)==RESET)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	691a      	ldr	r2, [r3, #16]
 8003076:	88bb      	ldrh	r3, [r7, #4]
 8003078:	4013      	ands	r3, r2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d103      	bne.n	8003086 <debonse+0x36>
		  on++;
 800307e:	7bbb      	ldrb	r3, [r7, #14]
 8003080:	3301      	adds	r3, #1
 8003082:	73bb      	strb	r3, [r7, #14]
 8003084:	e002      	b.n	800308c <debonse+0x3c>
		else
		  off++;
 8003086:	7b7b      	ldrb	r3, [r7, #13]
 8003088:	3301      	adds	r3, #1
 800308a:	737b      	strb	r3, [r7, #13]
		HAL_Delay(1);
 800308c:	2001      	movs	r0, #1
 800308e:	f000 f98b 	bl	80033a8 <HAL_Delay>
	for(c=0;c<count;c++)
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	3301      	adds	r3, #1
 8003096:	73fb      	strb	r3, [r7, #15]
 8003098:	7bfa      	ldrb	r2, [r7, #15]
 800309a:	79fb      	ldrb	r3, [r7, #7]
 800309c:	429a      	cmp	r2, r3
 800309e:	d3e8      	bcc.n	8003072 <debonse+0x22>
	}
	if (on>off) return 1; else return 0;
 80030a0:	7bba      	ldrb	r2, [r7, #14]
 80030a2:	7b7b      	ldrb	r3, [r7, #13]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d901      	bls.n	80030ac <debonse+0x5c>
 80030a8:	2301      	movs	r3, #1
 80030aa:	e000      	b.n	80030ae <debonse+0x5e>
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030bc:	4b06      	ldr	r3, [pc, #24]	; (80030d8 <SystemInit+0x20>)
 80030be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c2:	4a05      	ldr	r2, [pc, #20]	; (80030d8 <SystemInit+0x20>)
 80030c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030cc:	bf00      	nop
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	e000ed00 	.word	0xe000ed00

080030dc <testButton>:
#include "test.h"


void testButton ()
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
	off_all();
 80030e0:	2200      	movs	r2, #0
 80030e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030e6:	4860      	ldr	r0, [pc, #384]	; (8003268 <testButton+0x18c>)
 80030e8:	f001 fafa 	bl	80046e0 <HAL_GPIO_WritePin>
 80030ec:	2200      	movs	r2, #0
 80030ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030f2:	485d      	ldr	r0, [pc, #372]	; (8003268 <testButton+0x18c>)
 80030f4:	f001 faf4 	bl	80046e0 <HAL_GPIO_WritePin>
 80030f8:	2200      	movs	r2, #0
 80030fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030fe:	485a      	ldr	r0, [pc, #360]	; (8003268 <testButton+0x18c>)
 8003100:	f001 faee 	bl	80046e0 <HAL_GPIO_WritePin>
 8003104:	2200      	movs	r2, #0
 8003106:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800310a:	4857      	ldr	r0, [pc, #348]	; (8003268 <testButton+0x18c>)
 800310c:	f001 fae8 	bl	80046e0 <HAL_GPIO_WritePin>
 8003110:	2200      	movs	r2, #0
 8003112:	2104      	movs	r1, #4
 8003114:	4855      	ldr	r0, [pc, #340]	; (800326c <testButton+0x190>)
 8003116:	f001 fae3 	bl	80046e0 <HAL_GPIO_WritePin>
 800311a:	2200      	movs	r2, #0
 800311c:	2108      	movs	r1, #8
 800311e:	4853      	ldr	r0, [pc, #332]	; (800326c <testButton+0x190>)
 8003120:	f001 fade 	bl	80046e0 <HAL_GPIO_WritePin>
 8003124:	2200      	movs	r2, #0
 8003126:	2110      	movs	r1, #16
 8003128:	4850      	ldr	r0, [pc, #320]	; (800326c <testButton+0x190>)
 800312a:	f001 fad9 	bl	80046e0 <HAL_GPIO_WritePin>
 800312e:	2200      	movs	r2, #0
 8003130:	2120      	movs	r1, #32
 8003132:	484e      	ldr	r0, [pc, #312]	; (800326c <testButton+0x190>)
 8003134:	f001 fad4 	bl	80046e0 <HAL_GPIO_WritePin>
 8003138:	2200      	movs	r2, #0
 800313a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800313e:	484b      	ldr	r0, [pc, #300]	; (800326c <testButton+0x190>)
 8003140:	f001 face 	bl	80046e0 <HAL_GPIO_WritePin>
 8003144:	2200      	movs	r2, #0
 8003146:	f44f 7100 	mov.w	r1, #512	; 0x200
 800314a:	4848      	ldr	r0, [pc, #288]	; (800326c <testButton+0x190>)
 800314c:	f001 fac8 	bl	80046e0 <HAL_GPIO_WritePin>
	  if (in_one()==0)         //1
 8003150:	2101      	movs	r1, #1
 8003152:	4845      	ldr	r0, [pc, #276]	; (8003268 <testButton+0x18c>)
 8003154:	f001 faac 	bl	80046b0 <HAL_GPIO_ReadPin>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d106      	bne.n	800316c <testButton+0x90>
	  {
		  on_one();
 800315e:	2201      	movs	r2, #1
 8003160:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003164:	4840      	ldr	r0, [pc, #256]	; (8003268 <testButton+0x18c>)
 8003166:	f001 fabb 	bl	80046e0 <HAL_GPIO_WritePin>
	  }
	  else if (in_ten()==0 && (COUNT_LED==10)) //10
	  {
		  on_ten();
	  }
}
 800316a:	e07b      	b.n	8003264 <testButton+0x188>
	  else if (in_two()==0)   //2
 800316c:	2102      	movs	r1, #2
 800316e:	483e      	ldr	r0, [pc, #248]	; (8003268 <testButton+0x18c>)
 8003170:	f001 fa9e 	bl	80046b0 <HAL_GPIO_ReadPin>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d106      	bne.n	8003188 <testButton+0xac>
		  on_two();
 800317a:	2201      	movs	r2, #1
 800317c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003180:	4839      	ldr	r0, [pc, #228]	; (8003268 <testButton+0x18c>)
 8003182:	f001 faad 	bl	80046e0 <HAL_GPIO_WritePin>
}
 8003186:	e06d      	b.n	8003264 <testButton+0x188>
	  else if (in_three()==0)  //3
 8003188:	2104      	movs	r1, #4
 800318a:	4837      	ldr	r0, [pc, #220]	; (8003268 <testButton+0x18c>)
 800318c:	f001 fa90 	bl	80046b0 <HAL_GPIO_ReadPin>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d106      	bne.n	80031a4 <testButton+0xc8>
		  on_three();
 8003196:	2201      	movs	r2, #1
 8003198:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800319c:	4832      	ldr	r0, [pc, #200]	; (8003268 <testButton+0x18c>)
 800319e:	f001 fa9f 	bl	80046e0 <HAL_GPIO_WritePin>
}
 80031a2:	e05f      	b.n	8003264 <testButton+0x188>
	  else if (in_four()==0)  //4
 80031a4:	2108      	movs	r1, #8
 80031a6:	4830      	ldr	r0, [pc, #192]	; (8003268 <testButton+0x18c>)
 80031a8:	f001 fa82 	bl	80046b0 <HAL_GPIO_ReadPin>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d106      	bne.n	80031c0 <testButton+0xe4>
		  on_four();
 80031b2:	2201      	movs	r2, #1
 80031b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031b8:	482b      	ldr	r0, [pc, #172]	; (8003268 <testButton+0x18c>)
 80031ba:	f001 fa91 	bl	80046e0 <HAL_GPIO_WritePin>
}
 80031be:	e051      	b.n	8003264 <testButton+0x188>
	  else if (in_five()==0)  //5
 80031c0:	2110      	movs	r1, #16
 80031c2:	4829      	ldr	r0, [pc, #164]	; (8003268 <testButton+0x18c>)
 80031c4:	f001 fa74 	bl	80046b0 <HAL_GPIO_ReadPin>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d105      	bne.n	80031da <testButton+0xfe>
		  on_five();
 80031ce:	2201      	movs	r2, #1
 80031d0:	2104      	movs	r1, #4
 80031d2:	4826      	ldr	r0, [pc, #152]	; (800326c <testButton+0x190>)
 80031d4:	f001 fa84 	bl	80046e0 <HAL_GPIO_WritePin>
}
 80031d8:	e044      	b.n	8003264 <testButton+0x188>
	  else if (in_six()==0 && (COUNT_LED==10))  //6
 80031da:	2120      	movs	r1, #32
 80031dc:	4822      	ldr	r0, [pc, #136]	; (8003268 <testButton+0x18c>)
 80031de:	f001 fa67 	bl	80046b0 <HAL_GPIO_ReadPin>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d105      	bne.n	80031f4 <testButton+0x118>
		  on_six();
 80031e8:	2201      	movs	r2, #1
 80031ea:	2108      	movs	r1, #8
 80031ec:	481f      	ldr	r0, [pc, #124]	; (800326c <testButton+0x190>)
 80031ee:	f001 fa77 	bl	80046e0 <HAL_GPIO_WritePin>
 80031f2:	e037      	b.n	8003264 <testButton+0x188>
	  else if ( in_seven()==0 && (COUNT_LED==10)) //7
 80031f4:	2140      	movs	r1, #64	; 0x40
 80031f6:	481c      	ldr	r0, [pc, #112]	; (8003268 <testButton+0x18c>)
 80031f8:	f001 fa5a 	bl	80046b0 <HAL_GPIO_ReadPin>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d105      	bne.n	800320e <testButton+0x132>
		  on_seven();
 8003202:	2201      	movs	r2, #1
 8003204:	2110      	movs	r1, #16
 8003206:	4819      	ldr	r0, [pc, #100]	; (800326c <testButton+0x190>)
 8003208:	f001 fa6a 	bl	80046e0 <HAL_GPIO_WritePin>
 800320c:	e02a      	b.n	8003264 <testButton+0x188>
	  else if (in_eight()==0 && (COUNT_LED==10)) //8
 800320e:	2180      	movs	r1, #128	; 0x80
 8003210:	4815      	ldr	r0, [pc, #84]	; (8003268 <testButton+0x18c>)
 8003212:	f001 fa4d 	bl	80046b0 <HAL_GPIO_ReadPin>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d105      	bne.n	8003228 <testButton+0x14c>
		  on_eight();
 800321c:	2201      	movs	r2, #1
 800321e:	2120      	movs	r1, #32
 8003220:	4812      	ldr	r0, [pc, #72]	; (800326c <testButton+0x190>)
 8003222:	f001 fa5d 	bl	80046e0 <HAL_GPIO_WritePin>
 8003226:	e01d      	b.n	8003264 <testButton+0x188>
	  else if (in_nine()==0 && (COUNT_LED==10)) //9
 8003228:	f44f 7180 	mov.w	r1, #256	; 0x100
 800322c:	480e      	ldr	r0, [pc, #56]	; (8003268 <testButton+0x18c>)
 800322e:	f001 fa3f 	bl	80046b0 <HAL_GPIO_ReadPin>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d106      	bne.n	8003246 <testButton+0x16a>
		  on_nine();
 8003238:	2201      	movs	r2, #1
 800323a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800323e:	480b      	ldr	r0, [pc, #44]	; (800326c <testButton+0x190>)
 8003240:	f001 fa4e 	bl	80046e0 <HAL_GPIO_WritePin>
 8003244:	e00e      	b.n	8003264 <testButton+0x188>
	  else if (in_ten()==0 && (COUNT_LED==10)) //10
 8003246:	f44f 7100 	mov.w	r1, #512	; 0x200
 800324a:	4807      	ldr	r0, [pc, #28]	; (8003268 <testButton+0x18c>)
 800324c:	f001 fa30 	bl	80046b0 <HAL_GPIO_ReadPin>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d106      	bne.n	8003264 <testButton+0x188>
		  on_ten();
 8003256:	2201      	movs	r2, #1
 8003258:	f44f 7100 	mov.w	r1, #512	; 0x200
 800325c:	4803      	ldr	r0, [pc, #12]	; (800326c <testButton+0x190>)
 800325e:	f001 fa3f 	bl	80046e0 <HAL_GPIO_WritePin>
}
 8003262:	e7ff      	b.n	8003264 <testButton+0x188>
 8003264:	bf00      	nop
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40020000 	.word	0x40020000
 800326c:	40020400 	.word	0x40020400

08003270 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003270:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003274:	480d      	ldr	r0, [pc, #52]	; (80032ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003276:	490e      	ldr	r1, [pc, #56]	; (80032b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003278:	4a0e      	ldr	r2, [pc, #56]	; (80032b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800327a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800327c:	e002      	b.n	8003284 <LoopCopyDataInit>

0800327e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800327e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003282:	3304      	adds	r3, #4

08003284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003288:	d3f9      	bcc.n	800327e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800328a:	4a0b      	ldr	r2, [pc, #44]	; (80032b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800328c:	4c0b      	ldr	r4, [pc, #44]	; (80032bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800328e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003290:	e001      	b.n	8003296 <LoopFillZerobss>

08003292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003294:	3204      	adds	r2, #4

08003296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003298:	d3fb      	bcc.n	8003292 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800329a:	f7ff ff0d 	bl	80030b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800329e:	f003 f84f 	bl	8006340 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032a2:	f7fe ffc5 	bl	8002230 <main>
  bx  lr    
 80032a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80032a8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80032ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032b0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80032b4:	080071a4 	.word	0x080071a4
  ldr r2, =_sbss
 80032b8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80032bc:	200003b0 	.word	0x200003b0

080032c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032c0:	e7fe      	b.n	80032c0 <ADC_IRQHandler>
	...

080032c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032c8:	4b0e      	ldr	r3, [pc, #56]	; (8003304 <HAL_Init+0x40>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a0d      	ldr	r2, [pc, #52]	; (8003304 <HAL_Init+0x40>)
 80032ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032d4:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <HAL_Init+0x40>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a0a      	ldr	r2, [pc, #40]	; (8003304 <HAL_Init+0x40>)
 80032da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032e0:	4b08      	ldr	r3, [pc, #32]	; (8003304 <HAL_Init+0x40>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a07      	ldr	r2, [pc, #28]	; (8003304 <HAL_Init+0x40>)
 80032e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032ec:	2003      	movs	r0, #3
 80032ee:	f000 fd31 	bl	8003d54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032f2:	2000      	movs	r0, #0
 80032f4:	f000 f808 	bl	8003308 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032f8:	f7ff fc68 	bl	8002bcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40023c00 	.word	0x40023c00

08003308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003310:	4b12      	ldr	r3, [pc, #72]	; (800335c <HAL_InitTick+0x54>)
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	4b12      	ldr	r3, [pc, #72]	; (8003360 <HAL_InitTick+0x58>)
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	4619      	mov	r1, r3
 800331a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800331e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003322:	fbb2 f3f3 	udiv	r3, r2, r3
 8003326:	4618      	mov	r0, r3
 8003328:	f000 fd49 	bl	8003dbe <HAL_SYSTICK_Config>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e00e      	b.n	8003354 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2b0f      	cmp	r3, #15
 800333a:	d80a      	bhi.n	8003352 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800333c:	2200      	movs	r2, #0
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	f04f 30ff 	mov.w	r0, #4294967295
 8003344:	f000 fd11 	bl	8003d6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003348:	4a06      	ldr	r2, [pc, #24]	; (8003364 <HAL_InitTick+0x5c>)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800334e:	2300      	movs	r3, #0
 8003350:	e000      	b.n	8003354 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
}
 8003354:	4618      	mov	r0, r3
 8003356:	3708      	adds	r7, #8
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	20000004 	.word	0x20000004
 8003360:	2000000c 	.word	0x2000000c
 8003364:	20000008 	.word	0x20000008

08003368 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800336c:	4b06      	ldr	r3, [pc, #24]	; (8003388 <HAL_IncTick+0x20>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	461a      	mov	r2, r3
 8003372:	4b06      	ldr	r3, [pc, #24]	; (800338c <HAL_IncTick+0x24>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4413      	add	r3, r2
 8003378:	4a04      	ldr	r2, [pc, #16]	; (800338c <HAL_IncTick+0x24>)
 800337a:	6013      	str	r3, [r2, #0]
}
 800337c:	bf00      	nop
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	2000000c 	.word	0x2000000c
 800338c:	20000240 	.word	0x20000240

08003390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  return uwTick;
 8003394:	4b03      	ldr	r3, [pc, #12]	; (80033a4 <HAL_GetTick+0x14>)
 8003396:	681b      	ldr	r3, [r3, #0]
}
 8003398:	4618      	mov	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	20000240 	.word	0x20000240

080033a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033b0:	f7ff ffee 	bl	8003390 <HAL_GetTick>
 80033b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c0:	d005      	beq.n	80033ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033c2:	4b0a      	ldr	r3, [pc, #40]	; (80033ec <HAL_Delay+0x44>)
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	461a      	mov	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	4413      	add	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033ce:	bf00      	nop
 80033d0:	f7ff ffde 	bl	8003390 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d8f7      	bhi.n	80033d0 <HAL_Delay+0x28>
  {
  }
}
 80033e0:	bf00      	nop
 80033e2:	bf00      	nop
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	2000000c 	.word	0x2000000c

080033f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033f8:	2300      	movs	r3, #0
 80033fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d101      	bne.n	8003406 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e033      	b.n	800346e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	2b00      	cmp	r3, #0
 800340c:	d109      	bne.n	8003422 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7ff fc04 	bl	8002c1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	f003 0310 	and.w	r3, r3, #16
 800342a:	2b00      	cmp	r3, #0
 800342c:	d118      	bne.n	8003460 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003436:	f023 0302 	bic.w	r3, r3, #2
 800343a:	f043 0202 	orr.w	r2, r3, #2
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 faba 	bl	80039bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003452:	f023 0303 	bic.w	r3, r3, #3
 8003456:	f043 0201 	orr.w	r2, r3, #1
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	641a      	str	r2, [r3, #64]	; 0x40
 800345e:	e001      	b.n	8003464 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800346c:	7bfb      	ldrb	r3, [r7, #15]
}
 800346e:	4618      	mov	r0, r3
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003480:	2300      	movs	r3, #0
 8003482:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800348a:	2b01      	cmp	r3, #1
 800348c:	d101      	bne.n	8003492 <HAL_ADC_Start+0x1a>
 800348e:	2302      	movs	r3, #2
 8003490:	e097      	b.n	80035c2 <HAL_ADC_Start+0x14a>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2201      	movs	r2, #1
 8003496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f003 0301 	and.w	r3, r3, #1
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d018      	beq.n	80034da <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0201 	orr.w	r2, r2, #1
 80034b6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034b8:	4b45      	ldr	r3, [pc, #276]	; (80035d0 <HAL_ADC_Start+0x158>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a45      	ldr	r2, [pc, #276]	; (80035d4 <HAL_ADC_Start+0x15c>)
 80034be:	fba2 2303 	umull	r2, r3, r2, r3
 80034c2:	0c9a      	lsrs	r2, r3, #18
 80034c4:	4613      	mov	r3, r2
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	4413      	add	r3, r2
 80034ca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80034cc:	e002      	b.n	80034d4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	3b01      	subs	r3, #1
 80034d2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1f9      	bne.n	80034ce <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 0301 	and.w	r3, r3, #1
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d15f      	bne.n	80035a8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80034f0:	f023 0301 	bic.w	r3, r3, #1
 80034f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003506:	2b00      	cmp	r3, #0
 8003508:	d007      	beq.n	800351a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003512:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003526:	d106      	bne.n	8003536 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352c:	f023 0206 	bic.w	r2, r3, #6
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	645a      	str	r2, [r3, #68]	; 0x44
 8003534:	e002      	b.n	800353c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003544:	4b24      	ldr	r3, [pc, #144]	; (80035d8 <HAL_ADC_Start+0x160>)
 8003546:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003550:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f003 031f 	and.w	r3, r3, #31
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10f      	bne.n	800357e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d129      	bne.n	80035c0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689a      	ldr	r2, [r3, #8]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800357a:	609a      	str	r2, [r3, #8]
 800357c:	e020      	b.n	80035c0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a16      	ldr	r2, [pc, #88]	; (80035dc <HAL_ADC_Start+0x164>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d11b      	bne.n	80035c0 <HAL_ADC_Start+0x148>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d114      	bne.n	80035c0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80035a4:	609a      	str	r2, [r3, #8]
 80035a6:	e00b      	b.n	80035c0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ac:	f043 0210 	orr.w	r2, r3, #16
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b8:	f043 0201 	orr.w	r2, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3714      	adds	r7, #20
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	20000004 	.word	0x20000004
 80035d4:	431bde83 	.word	0x431bde83
 80035d8:	40012300 	.word	0x40012300
 80035dc:	40012000 	.word	0x40012000

080035e0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d101      	bne.n	80035f6 <HAL_ADC_Stop+0x16>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e021      	b.n	800363a <HAL_ADC_Stop+0x5a>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	689a      	ldr	r2, [r3, #8]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0201 	bic.w	r2, r2, #1
 800360c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d109      	bne.n	8003630 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003620:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003624:	f023 0301 	bic.w	r3, r3, #1
 8003628:	f043 0201 	orr.w	r2, r3, #1
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b084      	sub	sp, #16
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
 800364e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003650:	2300      	movs	r3, #0
 8003652:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800365e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003662:	d113      	bne.n	800368c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800366e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003672:	d10b      	bne.n	800368c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003678:	f043 0220 	orr.w	r2, r3, #32
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e063      	b.n	8003754 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800368c:	f7ff fe80 	bl	8003390 <HAL_GetTick>
 8003690:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003692:	e021      	b.n	80036d8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800369a:	d01d      	beq.n	80036d8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d007      	beq.n	80036b2 <HAL_ADC_PollForConversion+0x6c>
 80036a2:	f7ff fe75 	bl	8003390 <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d212      	bcs.n	80036d8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0302 	and.w	r3, r3, #2
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d00b      	beq.n	80036d8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c4:	f043 0204 	orr.w	r2, r3, #4
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e03d      	b.n	8003754 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d1d6      	bne.n	8003694 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f06f 0212 	mvn.w	r2, #18
 80036ee:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d123      	bne.n	8003752 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800370e:	2b00      	cmp	r3, #0
 8003710:	d11f      	bne.n	8003752 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003718:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800371c:	2b00      	cmp	r3, #0
 800371e:	d006      	beq.n	800372e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800372a:	2b00      	cmp	r3, #0
 800372c:	d111      	bne.n	8003752 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d105      	bne.n	8003752 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374a:	f043 0201 	orr.w	r2, r3, #1
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3710      	adds	r7, #16
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800376a:	4618      	mov	r0, r3
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
	...

08003778 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003782:	2300      	movs	r3, #0
 8003784:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800378c:	2b01      	cmp	r3, #1
 800378e:	d101      	bne.n	8003794 <HAL_ADC_ConfigChannel+0x1c>
 8003790:	2302      	movs	r3, #2
 8003792:	e105      	b.n	80039a0 <HAL_ADC_ConfigChannel+0x228>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2b09      	cmp	r3, #9
 80037a2:	d925      	bls.n	80037f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68d9      	ldr	r1, [r3, #12]
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	461a      	mov	r2, r3
 80037b2:	4613      	mov	r3, r2
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	4413      	add	r3, r2
 80037b8:	3b1e      	subs	r3, #30
 80037ba:	2207      	movs	r2, #7
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	43da      	mvns	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	400a      	ands	r2, r1
 80037c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68d9      	ldr	r1, [r3, #12]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	b29b      	uxth	r3, r3
 80037da:	4618      	mov	r0, r3
 80037dc:	4603      	mov	r3, r0
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	4403      	add	r3, r0
 80037e2:	3b1e      	subs	r3, #30
 80037e4:	409a      	lsls	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	e022      	b.n	8003836 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	6919      	ldr	r1, [r3, #16]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	461a      	mov	r2, r3
 80037fe:	4613      	mov	r3, r2
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	4413      	add	r3, r2
 8003804:	2207      	movs	r2, #7
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	43da      	mvns	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	400a      	ands	r2, r1
 8003812:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6919      	ldr	r1, [r3, #16]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	b29b      	uxth	r3, r3
 8003824:	4618      	mov	r0, r3
 8003826:	4603      	mov	r3, r0
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	4403      	add	r3, r0
 800382c:	409a      	lsls	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b06      	cmp	r3, #6
 800383c:	d824      	bhi.n	8003888 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	4613      	mov	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4413      	add	r3, r2
 800384e:	3b05      	subs	r3, #5
 8003850:	221f      	movs	r2, #31
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	43da      	mvns	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	400a      	ands	r2, r1
 800385e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	b29b      	uxth	r3, r3
 800386c:	4618      	mov	r0, r3
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	3b05      	subs	r3, #5
 800387a:	fa00 f203 	lsl.w	r2, r0, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	635a      	str	r2, [r3, #52]	; 0x34
 8003886:	e04c      	b.n	8003922 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2b0c      	cmp	r3, #12
 800388e:	d824      	bhi.n	80038da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	4613      	mov	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	4413      	add	r3, r2
 80038a0:	3b23      	subs	r3, #35	; 0x23
 80038a2:	221f      	movs	r2, #31
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	43da      	mvns	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	400a      	ands	r2, r1
 80038b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	b29b      	uxth	r3, r3
 80038be:	4618      	mov	r0, r3
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685a      	ldr	r2, [r3, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	4413      	add	r3, r2
 80038ca:	3b23      	subs	r3, #35	; 0x23
 80038cc:	fa00 f203 	lsl.w	r2, r0, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	631a      	str	r2, [r3, #48]	; 0x30
 80038d8:	e023      	b.n	8003922 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	3b41      	subs	r3, #65	; 0x41
 80038ec:	221f      	movs	r2, #31
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	43da      	mvns	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	400a      	ands	r2, r1
 80038fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	b29b      	uxth	r3, r3
 8003908:	4618      	mov	r0, r3
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4413      	add	r3, r2
 8003914:	3b41      	subs	r3, #65	; 0x41
 8003916:	fa00 f203 	lsl.w	r2, r0, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003922:	4b22      	ldr	r3, [pc, #136]	; (80039ac <HAL_ADC_ConfigChannel+0x234>)
 8003924:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a21      	ldr	r2, [pc, #132]	; (80039b0 <HAL_ADC_ConfigChannel+0x238>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d109      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x1cc>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2b12      	cmp	r3, #18
 8003936:	d105      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a19      	ldr	r2, [pc, #100]	; (80039b0 <HAL_ADC_ConfigChannel+0x238>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d123      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x21e>
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2b10      	cmp	r3, #16
 8003954:	d003      	beq.n	800395e <HAL_ADC_ConfigChannel+0x1e6>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b11      	cmp	r3, #17
 800395c:	d11b      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b10      	cmp	r3, #16
 8003970:	d111      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003972:	4b10      	ldr	r3, [pc, #64]	; (80039b4 <HAL_ADC_ConfigChannel+0x23c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a10      	ldr	r2, [pc, #64]	; (80039b8 <HAL_ADC_ConfigChannel+0x240>)
 8003978:	fba2 2303 	umull	r2, r3, r2, r3
 800397c:	0c9a      	lsrs	r2, r3, #18
 800397e:	4613      	mov	r3, r2
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	4413      	add	r3, r2
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003988:	e002      	b.n	8003990 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	3b01      	subs	r3, #1
 800398e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1f9      	bne.n	800398a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	40012300 	.word	0x40012300
 80039b0:	40012000 	.word	0x40012000
 80039b4:	20000004 	.word	0x20000004
 80039b8:	431bde83 	.word	0x431bde83

080039bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039c4:	4b79      	ldr	r3, [pc, #484]	; (8003bac <ADC_Init+0x1f0>)
 80039c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	431a      	orrs	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6859      	ldr	r1, [r3, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	021a      	lsls	r2, r3, #8
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	430a      	orrs	r2, r1
 8003a04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6859      	ldr	r1, [r3, #4]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	430a      	orrs	r2, r1
 8003a26:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689a      	ldr	r2, [r3, #8]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6899      	ldr	r1, [r3, #8]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68da      	ldr	r2, [r3, #12]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a4e:	4a58      	ldr	r2, [pc, #352]	; (8003bb0 <ADC_Init+0x1f4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d022      	beq.n	8003a9a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689a      	ldr	r2, [r3, #8]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a62:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6899      	ldr	r1, [r3, #8]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6899      	ldr	r1, [r3, #8]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	609a      	str	r2, [r3, #8]
 8003a98:	e00f      	b.n	8003aba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003aa8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689a      	ldr	r2, [r3, #8]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ab8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689a      	ldr	r2, [r3, #8]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f022 0202 	bic.w	r2, r2, #2
 8003ac8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	6899      	ldr	r1, [r3, #8]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	7e1b      	ldrb	r3, [r3, #24]
 8003ad4:	005a      	lsls	r2, r3, #1
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d01b      	beq.n	8003b20 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003af6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b06:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6859      	ldr	r1, [r3, #4]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b12:	3b01      	subs	r3, #1
 8003b14:	035a      	lsls	r2, r3, #13
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]
 8003b1e:	e007      	b.n	8003b30 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685a      	ldr	r2, [r3, #4]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b2e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	051a      	lsls	r2, r3, #20
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	430a      	orrs	r2, r1
 8003b54:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	6899      	ldr	r1, [r3, #8]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b72:	025a      	lsls	r2, r3, #9
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6899      	ldr	r1, [r3, #8]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	029a      	lsls	r2, r3, #10
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	609a      	str	r2, [r3, #8]
}
 8003ba0:	bf00      	nop
 8003ba2:	3714      	adds	r7, #20
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	40012300 	.word	0x40012300
 8003bb0:	0f000001 	.word	0x0f000001

08003bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bc4:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003be6:	4a04      	ldr	r2, [pc, #16]	; (8003bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	60d3      	str	r3, [r2, #12]
}
 8003bec:	bf00      	nop
 8003bee:	3714      	adds	r7, #20
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	e000ed00 	.word	0xe000ed00

08003bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c00:	4b04      	ldr	r3, [pc, #16]	; (8003c14 <__NVIC_GetPriorityGrouping+0x18>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	0a1b      	lsrs	r3, r3, #8
 8003c06:	f003 0307 	and.w	r3, r3, #7
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	e000ed00 	.word	0xe000ed00

08003c18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	db0b      	blt.n	8003c42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
 8003c2c:	f003 021f 	and.w	r2, r3, #31
 8003c30:	4907      	ldr	r1, [pc, #28]	; (8003c50 <__NVIC_EnableIRQ+0x38>)
 8003c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	2001      	movs	r0, #1
 8003c3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	e000e100 	.word	0xe000e100

08003c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	6039      	str	r1, [r7, #0]
 8003c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	db0a      	blt.n	8003c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	490c      	ldr	r1, [pc, #48]	; (8003ca0 <__NVIC_SetPriority+0x4c>)
 8003c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c72:	0112      	lsls	r2, r2, #4
 8003c74:	b2d2      	uxtb	r2, r2
 8003c76:	440b      	add	r3, r1
 8003c78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c7c:	e00a      	b.n	8003c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	4908      	ldr	r1, [pc, #32]	; (8003ca4 <__NVIC_SetPriority+0x50>)
 8003c84:	79fb      	ldrb	r3, [r7, #7]
 8003c86:	f003 030f 	and.w	r3, r3, #15
 8003c8a:	3b04      	subs	r3, #4
 8003c8c:	0112      	lsls	r2, r2, #4
 8003c8e:	b2d2      	uxtb	r2, r2
 8003c90:	440b      	add	r3, r1
 8003c92:	761a      	strb	r2, [r3, #24]
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	e000e100 	.word	0xe000e100
 8003ca4:	e000ed00 	.word	0xe000ed00

08003ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b089      	sub	sp, #36	; 0x24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f1c3 0307 	rsb	r3, r3, #7
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	bf28      	it	cs
 8003cc6:	2304      	movcs	r3, #4
 8003cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	3304      	adds	r3, #4
 8003cce:	2b06      	cmp	r3, #6
 8003cd0:	d902      	bls.n	8003cd8 <NVIC_EncodePriority+0x30>
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	3b03      	subs	r3, #3
 8003cd6:	e000      	b.n	8003cda <NVIC_EncodePriority+0x32>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	43da      	mvns	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	401a      	ands	r2, r3
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfa:	43d9      	mvns	r1, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d00:	4313      	orrs	r3, r2
         );
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3724      	adds	r7, #36	; 0x24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
	...

08003d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d20:	d301      	bcc.n	8003d26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d22:	2301      	movs	r3, #1
 8003d24:	e00f      	b.n	8003d46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d26:	4a0a      	ldr	r2, [pc, #40]	; (8003d50 <SysTick_Config+0x40>)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d2e:	210f      	movs	r1, #15
 8003d30:	f04f 30ff 	mov.w	r0, #4294967295
 8003d34:	f7ff ff8e 	bl	8003c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d38:	4b05      	ldr	r3, [pc, #20]	; (8003d50 <SysTick_Config+0x40>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d3e:	4b04      	ldr	r3, [pc, #16]	; (8003d50 <SysTick_Config+0x40>)
 8003d40:	2207      	movs	r2, #7
 8003d42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	e000e010 	.word	0xe000e010

08003d54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7ff ff29 	bl	8003bb4 <__NVIC_SetPriorityGrouping>
}
 8003d62:	bf00      	nop
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b086      	sub	sp, #24
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	4603      	mov	r3, r0
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	607a      	str	r2, [r7, #4]
 8003d76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d7c:	f7ff ff3e 	bl	8003bfc <__NVIC_GetPriorityGrouping>
 8003d80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	68b9      	ldr	r1, [r7, #8]
 8003d86:	6978      	ldr	r0, [r7, #20]
 8003d88:	f7ff ff8e 	bl	8003ca8 <NVIC_EncodePriority>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d92:	4611      	mov	r1, r2
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff ff5d 	bl	8003c54 <__NVIC_SetPriority>
}
 8003d9a:	bf00      	nop
 8003d9c:	3718      	adds	r7, #24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b082      	sub	sp, #8
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	4603      	mov	r3, r0
 8003daa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7ff ff31 	bl	8003c18 <__NVIC_EnableIRQ>
}
 8003db6:	bf00      	nop
 8003db8:	3708      	adds	r7, #8
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dbe:	b580      	push	{r7, lr}
 8003dc0:	b082      	sub	sp, #8
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f7ff ffa2 	bl	8003d10 <SysTick_Config>
 8003dcc:	4603      	mov	r3, r0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3708      	adds	r7, #8
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
	...

08003dd8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003dea:	4b23      	ldr	r3, [pc, #140]	; (8003e78 <HAL_FLASH_Program+0xa0>)
 8003dec:	7e1b      	ldrb	r3, [r3, #24]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d101      	bne.n	8003df6 <HAL_FLASH_Program+0x1e>
 8003df2:	2302      	movs	r3, #2
 8003df4:	e03b      	b.n	8003e6e <HAL_FLASH_Program+0x96>
 8003df6:	4b20      	ldr	r3, [pc, #128]	; (8003e78 <HAL_FLASH_Program+0xa0>)
 8003df8:	2201      	movs	r2, #1
 8003dfa:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003dfc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e00:	f000 f870 	bl	8003ee4 <FLASH_WaitForLastOperation>
 8003e04:	4603      	mov	r3, r0
 8003e06:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003e08:	7dfb      	ldrb	r3, [r7, #23]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d12b      	bne.n	8003e66 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d105      	bne.n	8003e20 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003e14:	783b      	ldrb	r3, [r7, #0]
 8003e16:	4619      	mov	r1, r3
 8003e18:	68b8      	ldr	r0, [r7, #8]
 8003e1a:	f000 f91b 	bl	8004054 <FLASH_Program_Byte>
 8003e1e:	e016      	b.n	8003e4e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d105      	bne.n	8003e32 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003e26:	883b      	ldrh	r3, [r7, #0]
 8003e28:	4619      	mov	r1, r3
 8003e2a:	68b8      	ldr	r0, [r7, #8]
 8003e2c:	f000 f8ee 	bl	800400c <FLASH_Program_HalfWord>
 8003e30:	e00d      	b.n	8003e4e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d105      	bne.n	8003e44 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	68b8      	ldr	r0, [r7, #8]
 8003e3e:	f000 f8c3 	bl	8003fc8 <FLASH_Program_Word>
 8003e42:	e004      	b.n	8003e4e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003e44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e48:	68b8      	ldr	r0, [r7, #8]
 8003e4a:	f000 f88b 	bl	8003f64 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e4e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e52:	f000 f847 	bl	8003ee4 <FLASH_WaitForLastOperation>
 8003e56:	4603      	mov	r3, r0
 8003e58:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003e5a:	4b08      	ldr	r3, [pc, #32]	; (8003e7c <HAL_FLASH_Program+0xa4>)
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	4a07      	ldr	r2, [pc, #28]	; (8003e7c <HAL_FLASH_Program+0xa4>)
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003e66:	4b04      	ldr	r3, [pc, #16]	; (8003e78 <HAL_FLASH_Program+0xa0>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003e6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3718      	adds	r7, #24
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	20000244 	.word	0x20000244
 8003e7c:	40023c00 	.word	0x40023c00

08003e80 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003e86:	2300      	movs	r3, #0
 8003e88:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003e8a:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <HAL_FLASH_Unlock+0x38>)
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	da0b      	bge.n	8003eaa <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003e92:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <HAL_FLASH_Unlock+0x38>)
 8003e94:	4a09      	ldr	r2, [pc, #36]	; (8003ebc <HAL_FLASH_Unlock+0x3c>)
 8003e96:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003e98:	4b07      	ldr	r3, [pc, #28]	; (8003eb8 <HAL_FLASH_Unlock+0x38>)
 8003e9a:	4a09      	ldr	r2, [pc, #36]	; (8003ec0 <HAL_FLASH_Unlock+0x40>)
 8003e9c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003e9e:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <HAL_FLASH_Unlock+0x38>)
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	da01      	bge.n	8003eaa <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003eaa:	79fb      	ldrb	r3, [r7, #7]
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	40023c00 	.word	0x40023c00
 8003ebc:	45670123 	.word	0x45670123
 8003ec0:	cdef89ab 	.word	0xcdef89ab

08003ec4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003ec8:	4b05      	ldr	r3, [pc, #20]	; (8003ee0 <HAL_FLASH_Lock+0x1c>)
 8003eca:	691b      	ldr	r3, [r3, #16]
 8003ecc:	4a04      	ldr	r2, [pc, #16]	; (8003ee0 <HAL_FLASH_Lock+0x1c>)
 8003ece:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003ed2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	40023c00 	.word	0x40023c00

08003ee4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ef0:	4b1a      	ldr	r3, [pc, #104]	; (8003f5c <FLASH_WaitForLastOperation+0x78>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003ef6:	f7ff fa4b 	bl	8003390 <HAL_GetTick>
 8003efa:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003efc:	e010      	b.n	8003f20 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f04:	d00c      	beq.n	8003f20 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d007      	beq.n	8003f1c <FLASH_WaitForLastOperation+0x38>
 8003f0c:	f7ff fa40 	bl	8003390 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d201      	bcs.n	8003f20 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e019      	b.n	8003f54 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003f20:	4b0f      	ldr	r3, [pc, #60]	; (8003f60 <FLASH_WaitForLastOperation+0x7c>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1e8      	bne.n	8003efe <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003f2c:	4b0c      	ldr	r3, [pc, #48]	; (8003f60 <FLASH_WaitForLastOperation+0x7c>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d002      	beq.n	8003f3e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003f38:	4b09      	ldr	r3, [pc, #36]	; (8003f60 <FLASH_WaitForLastOperation+0x7c>)
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003f3e:	4b08      	ldr	r3, [pc, #32]	; (8003f60 <FLASH_WaitForLastOperation+0x7c>)
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003f4a:	f000 f8a5 	bl	8004098 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
  
}  
 8003f54:	4618      	mov	r0, r3
 8003f56:	3710      	adds	r7, #16
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	20000244 	.word	0x20000244
 8003f60:	40023c00 	.word	0x40023c00

08003f64 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b085      	sub	sp, #20
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f70:	4b14      	ldr	r3, [pc, #80]	; (8003fc4 <FLASH_Program_DoubleWord+0x60>)
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	4a13      	ldr	r2, [pc, #76]	; (8003fc4 <FLASH_Program_DoubleWord+0x60>)
 8003f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003f7c:	4b11      	ldr	r3, [pc, #68]	; (8003fc4 <FLASH_Program_DoubleWord+0x60>)
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	4a10      	ldr	r2, [pc, #64]	; (8003fc4 <FLASH_Program_DoubleWord+0x60>)
 8003f82:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003f86:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f88:	4b0e      	ldr	r3, [pc, #56]	; (8003fc4 <FLASH_Program_DoubleWord+0x60>)
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	4a0d      	ldr	r2, [pc, #52]	; (8003fc4 <FLASH_Program_DoubleWord+0x60>)
 8003f8e:	f043 0301 	orr.w	r3, r3, #1
 8003f92:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003f9a:	f3bf 8f6f 	isb	sy
}
 8003f9e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003fa0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003fa4:	f04f 0200 	mov.w	r2, #0
 8003fa8:	f04f 0300 	mov.w	r3, #0
 8003fac:	000a      	movs	r2, r1
 8003fae:	2300      	movs	r3, #0
 8003fb0:	68f9      	ldr	r1, [r7, #12]
 8003fb2:	3104      	adds	r1, #4
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	600b      	str	r3, [r1, #0]
}
 8003fb8:	bf00      	nop
 8003fba:	3714      	adds	r7, #20
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr
 8003fc4:	40023c00 	.word	0x40023c00

08003fc8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003fd2:	4b0d      	ldr	r3, [pc, #52]	; (8004008 <FLASH_Program_Word+0x40>)
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	4a0c      	ldr	r2, [pc, #48]	; (8004008 <FLASH_Program_Word+0x40>)
 8003fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fdc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003fde:	4b0a      	ldr	r3, [pc, #40]	; (8004008 <FLASH_Program_Word+0x40>)
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	4a09      	ldr	r2, [pc, #36]	; (8004008 <FLASH_Program_Word+0x40>)
 8003fe4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fe8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003fea:	4b07      	ldr	r3, [pc, #28]	; (8004008 <FLASH_Program_Word+0x40>)
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	4a06      	ldr	r2, [pc, #24]	; (8004008 <FLASH_Program_Word+0x40>)
 8003ff0:	f043 0301 	orr.w	r3, r3, #1
 8003ff4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	601a      	str	r2, [r3, #0]
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	40023c00 	.word	0x40023c00

0800400c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	460b      	mov	r3, r1
 8004016:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004018:	4b0d      	ldr	r3, [pc, #52]	; (8004050 <FLASH_Program_HalfWord+0x44>)
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	4a0c      	ldr	r2, [pc, #48]	; (8004050 <FLASH_Program_HalfWord+0x44>)
 800401e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004022:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004024:	4b0a      	ldr	r3, [pc, #40]	; (8004050 <FLASH_Program_HalfWord+0x44>)
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	4a09      	ldr	r2, [pc, #36]	; (8004050 <FLASH_Program_HalfWord+0x44>)
 800402a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800402e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004030:	4b07      	ldr	r3, [pc, #28]	; (8004050 <FLASH_Program_HalfWord+0x44>)
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	4a06      	ldr	r2, [pc, #24]	; (8004050 <FLASH_Program_HalfWord+0x44>)
 8004036:	f043 0301 	orr.w	r3, r3, #1
 800403a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	887a      	ldrh	r2, [r7, #2]
 8004040:	801a      	strh	r2, [r3, #0]
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	40023c00 	.word	0x40023c00

08004054 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004060:	4b0c      	ldr	r3, [pc, #48]	; (8004094 <FLASH_Program_Byte+0x40>)
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	4a0b      	ldr	r2, [pc, #44]	; (8004094 <FLASH_Program_Byte+0x40>)
 8004066:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800406a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800406c:	4b09      	ldr	r3, [pc, #36]	; (8004094 <FLASH_Program_Byte+0x40>)
 800406e:	4a09      	ldr	r2, [pc, #36]	; (8004094 <FLASH_Program_Byte+0x40>)
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004074:	4b07      	ldr	r3, [pc, #28]	; (8004094 <FLASH_Program_Byte+0x40>)
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	4a06      	ldr	r2, [pc, #24]	; (8004094 <FLASH_Program_Byte+0x40>)
 800407a:	f043 0301 	orr.w	r3, r3, #1
 800407e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	78fa      	ldrb	r2, [r7, #3]
 8004084:	701a      	strb	r2, [r3, #0]
}
 8004086:	bf00      	nop
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	40023c00 	.word	0x40023c00

08004098 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800409c:	4b2f      	ldr	r3, [pc, #188]	; (800415c <FLASH_SetErrorCode+0xc4>)
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f003 0310 	and.w	r3, r3, #16
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d008      	beq.n	80040ba <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80040a8:	4b2d      	ldr	r3, [pc, #180]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 80040aa:	69db      	ldr	r3, [r3, #28]
 80040ac:	f043 0310 	orr.w	r3, r3, #16
 80040b0:	4a2b      	ldr	r2, [pc, #172]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 80040b2:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80040b4:	4b29      	ldr	r3, [pc, #164]	; (800415c <FLASH_SetErrorCode+0xc4>)
 80040b6:	2210      	movs	r2, #16
 80040b8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80040ba:	4b28      	ldr	r3, [pc, #160]	; (800415c <FLASH_SetErrorCode+0xc4>)
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f003 0320 	and.w	r3, r3, #32
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d008      	beq.n	80040d8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80040c6:	4b26      	ldr	r3, [pc, #152]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f043 0308 	orr.w	r3, r3, #8
 80040ce:	4a24      	ldr	r2, [pc, #144]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 80040d0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80040d2:	4b22      	ldr	r3, [pc, #136]	; (800415c <FLASH_SetErrorCode+0xc4>)
 80040d4:	2220      	movs	r2, #32
 80040d6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80040d8:	4b20      	ldr	r3, [pc, #128]	; (800415c <FLASH_SetErrorCode+0xc4>)
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d008      	beq.n	80040f6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80040e4:	4b1e      	ldr	r3, [pc, #120]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 80040e6:	69db      	ldr	r3, [r3, #28]
 80040e8:	f043 0304 	orr.w	r3, r3, #4
 80040ec:	4a1c      	ldr	r2, [pc, #112]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 80040ee:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80040f0:	4b1a      	ldr	r3, [pc, #104]	; (800415c <FLASH_SetErrorCode+0xc4>)
 80040f2:	2240      	movs	r2, #64	; 0x40
 80040f4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80040f6:	4b19      	ldr	r3, [pc, #100]	; (800415c <FLASH_SetErrorCode+0xc4>)
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d008      	beq.n	8004114 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004102:	4b17      	ldr	r3, [pc, #92]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f043 0302 	orr.w	r3, r3, #2
 800410a:	4a15      	ldr	r2, [pc, #84]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 800410c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800410e:	4b13      	ldr	r3, [pc, #76]	; (800415c <FLASH_SetErrorCode+0xc4>)
 8004110:	2280      	movs	r2, #128	; 0x80
 8004112:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8004114:	4b11      	ldr	r3, [pc, #68]	; (800415c <FLASH_SetErrorCode+0xc4>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411c:	2b00      	cmp	r3, #0
 800411e:	d009      	beq.n	8004134 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8004120:	4b0f      	ldr	r3, [pc, #60]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 8004122:	69db      	ldr	r3, [r3, #28]
 8004124:	f043 0301 	orr.w	r3, r3, #1
 8004128:	4a0d      	ldr	r2, [pc, #52]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 800412a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800412c:	4b0b      	ldr	r3, [pc, #44]	; (800415c <FLASH_SetErrorCode+0xc4>)
 800412e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004132:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004134:	4b09      	ldr	r3, [pc, #36]	; (800415c <FLASH_SetErrorCode+0xc4>)
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d008      	beq.n	8004152 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004140:	4b07      	ldr	r3, [pc, #28]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	f043 0320 	orr.w	r3, r3, #32
 8004148:	4a05      	ldr	r2, [pc, #20]	; (8004160 <FLASH_SetErrorCode+0xc8>)
 800414a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800414c:	4b03      	ldr	r3, [pc, #12]	; (800415c <FLASH_SetErrorCode+0xc4>)
 800414e:	2202      	movs	r2, #2
 8004150:	60da      	str	r2, [r3, #12]
  }
}
 8004152:	bf00      	nop
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	40023c00 	.word	0x40023c00
 8004160:	20000244 	.word	0x20000244

08004164 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004172:	2300      	movs	r3, #0
 8004174:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004176:	4b31      	ldr	r3, [pc, #196]	; (800423c <HAL_FLASHEx_Erase+0xd8>)
 8004178:	7e1b      	ldrb	r3, [r3, #24]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d101      	bne.n	8004182 <HAL_FLASHEx_Erase+0x1e>
 800417e:	2302      	movs	r3, #2
 8004180:	e058      	b.n	8004234 <HAL_FLASHEx_Erase+0xd0>
 8004182:	4b2e      	ldr	r3, [pc, #184]	; (800423c <HAL_FLASHEx_Erase+0xd8>)
 8004184:	2201      	movs	r2, #1
 8004186:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004188:	f24c 3050 	movw	r0, #50000	; 0xc350
 800418c:	f7ff feaa 	bl	8003ee4 <FLASH_WaitForLastOperation>
 8004190:	4603      	mov	r3, r0
 8004192:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004194:	7bfb      	ldrb	r3, [r7, #15]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d148      	bne.n	800422c <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	f04f 32ff 	mov.w	r2, #4294967295
 80041a0:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d115      	bne.n	80041d6 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	b2da      	uxtb	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	4619      	mov	r1, r3
 80041b6:	4610      	mov	r0, r2
 80041b8:	f000 f844 	bl	8004244 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80041bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80041c0:	f7ff fe90 	bl	8003ee4 <FLASH_WaitForLastOperation>
 80041c4:	4603      	mov	r3, r0
 80041c6:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80041c8:	4b1d      	ldr	r3, [pc, #116]	; (8004240 <HAL_FLASHEx_Erase+0xdc>)
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	4a1c      	ldr	r2, [pc, #112]	; (8004240 <HAL_FLASHEx_Erase+0xdc>)
 80041ce:	f023 0304 	bic.w	r3, r3, #4
 80041d2:	6113      	str	r3, [r2, #16]
 80041d4:	e028      	b.n	8004228 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	60bb      	str	r3, [r7, #8]
 80041dc:	e01c      	b.n	8004218 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	4619      	mov	r1, r3
 80041e6:	68b8      	ldr	r0, [r7, #8]
 80041e8:	f000 f850 	bl	800428c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80041ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 80041f0:	f7ff fe78 	bl	8003ee4 <FLASH_WaitForLastOperation>
 80041f4:	4603      	mov	r3, r0
 80041f6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80041f8:	4b11      	ldr	r3, [pc, #68]	; (8004240 <HAL_FLASHEx_Erase+0xdc>)
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	4a10      	ldr	r2, [pc, #64]	; (8004240 <HAL_FLASHEx_Erase+0xdc>)
 80041fe:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004202:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004204:	7bfb      	ldrb	r3, [r7, #15]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	68ba      	ldr	r2, [r7, #8]
 800420e:	601a      	str	r2, [r3, #0]
          break;
 8004210:	e00a      	b.n	8004228 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	3301      	adds	r3, #1
 8004216:	60bb      	str	r3, [r7, #8]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68da      	ldr	r2, [r3, #12]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	4413      	add	r3, r2
 8004222:	68ba      	ldr	r2, [r7, #8]
 8004224:	429a      	cmp	r2, r3
 8004226:	d3da      	bcc.n	80041de <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004228:	f000 f878 	bl	800431c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800422c:	4b03      	ldr	r3, [pc, #12]	; (800423c <HAL_FLASHEx_Erase+0xd8>)
 800422e:	2200      	movs	r2, #0
 8004230:	761a      	strb	r2, [r3, #24]

  return status;
 8004232:	7bfb      	ldrb	r3, [r7, #15]
}
 8004234:	4618      	mov	r0, r3
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	20000244 	.word	0x20000244
 8004240:	40023c00 	.word	0x40023c00

08004244 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	4603      	mov	r3, r0
 800424c:	6039      	str	r1, [r7, #0]
 800424e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004250:	4b0d      	ldr	r3, [pc, #52]	; (8004288 <FLASH_MassErase+0x44>)
 8004252:	691b      	ldr	r3, [r3, #16]
 8004254:	4a0c      	ldr	r2, [pc, #48]	; (8004288 <FLASH_MassErase+0x44>)
 8004256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800425a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800425c:	4b0a      	ldr	r3, [pc, #40]	; (8004288 <FLASH_MassErase+0x44>)
 800425e:	691b      	ldr	r3, [r3, #16]
 8004260:	4a09      	ldr	r2, [pc, #36]	; (8004288 <FLASH_MassErase+0x44>)
 8004262:	f043 0304 	orr.w	r3, r3, #4
 8004266:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8004268:	4b07      	ldr	r3, [pc, #28]	; (8004288 <FLASH_MassErase+0x44>)
 800426a:	691a      	ldr	r2, [r3, #16]
 800426c:	79fb      	ldrb	r3, [r7, #7]
 800426e:	021b      	lsls	r3, r3, #8
 8004270:	4313      	orrs	r3, r2
 8004272:	4a05      	ldr	r2, [pc, #20]	; (8004288 <FLASH_MassErase+0x44>)
 8004274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004278:	6113      	str	r3, [r2, #16]
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	40023c00 	.word	0x40023c00

0800428c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	460b      	mov	r3, r1
 8004296:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800429c:	78fb      	ldrb	r3, [r7, #3]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d102      	bne.n	80042a8 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80042a2:	2300      	movs	r3, #0
 80042a4:	60fb      	str	r3, [r7, #12]
 80042a6:	e010      	b.n	80042ca <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80042a8:	78fb      	ldrb	r3, [r7, #3]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d103      	bne.n	80042b6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80042ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042b2:	60fb      	str	r3, [r7, #12]
 80042b4:	e009      	b.n	80042ca <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80042b6:	78fb      	ldrb	r3, [r7, #3]
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d103      	bne.n	80042c4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80042bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042c0:	60fb      	str	r3, [r7, #12]
 80042c2:	e002      	b.n	80042ca <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80042c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80042c8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80042ca:	4b13      	ldr	r3, [pc, #76]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	4a12      	ldr	r2, [pc, #72]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 80042d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042d4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80042d6:	4b10      	ldr	r3, [pc, #64]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 80042d8:	691a      	ldr	r2, [r3, #16]
 80042da:	490f      	ldr	r1, [pc, #60]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4313      	orrs	r3, r2
 80042e0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80042e2:	4b0d      	ldr	r3, [pc, #52]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	4a0c      	ldr	r2, [pc, #48]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 80042e8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80042ec:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80042ee:	4b0a      	ldr	r3, [pc, #40]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 80042f0:	691a      	ldr	r2, [r3, #16]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	4313      	orrs	r3, r2
 80042f8:	4a07      	ldr	r2, [pc, #28]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 80042fa:	f043 0302 	orr.w	r3, r3, #2
 80042fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004300:	4b05      	ldr	r3, [pc, #20]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 8004302:	691b      	ldr	r3, [r3, #16]
 8004304:	4a04      	ldr	r2, [pc, #16]	; (8004318 <FLASH_Erase_Sector+0x8c>)
 8004306:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800430a:	6113      	str	r3, [r2, #16]
}
 800430c:	bf00      	nop
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr
 8004318:	40023c00 	.word	0x40023c00

0800431c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004320:	4b20      	ldr	r3, [pc, #128]	; (80043a4 <FLASH_FlushCaches+0x88>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004328:	2b00      	cmp	r3, #0
 800432a:	d017      	beq.n	800435c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800432c:	4b1d      	ldr	r3, [pc, #116]	; (80043a4 <FLASH_FlushCaches+0x88>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a1c      	ldr	r2, [pc, #112]	; (80043a4 <FLASH_FlushCaches+0x88>)
 8004332:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004336:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004338:	4b1a      	ldr	r3, [pc, #104]	; (80043a4 <FLASH_FlushCaches+0x88>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a19      	ldr	r2, [pc, #100]	; (80043a4 <FLASH_FlushCaches+0x88>)
 800433e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	4b17      	ldr	r3, [pc, #92]	; (80043a4 <FLASH_FlushCaches+0x88>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a16      	ldr	r2, [pc, #88]	; (80043a4 <FLASH_FlushCaches+0x88>)
 800434a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800434e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004350:	4b14      	ldr	r3, [pc, #80]	; (80043a4 <FLASH_FlushCaches+0x88>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a13      	ldr	r2, [pc, #76]	; (80043a4 <FLASH_FlushCaches+0x88>)
 8004356:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800435a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800435c:	4b11      	ldr	r3, [pc, #68]	; (80043a4 <FLASH_FlushCaches+0x88>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004364:	2b00      	cmp	r3, #0
 8004366:	d017      	beq.n	8004398 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004368:	4b0e      	ldr	r3, [pc, #56]	; (80043a4 <FLASH_FlushCaches+0x88>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a0d      	ldr	r2, [pc, #52]	; (80043a4 <FLASH_FlushCaches+0x88>)
 800436e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004372:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004374:	4b0b      	ldr	r3, [pc, #44]	; (80043a4 <FLASH_FlushCaches+0x88>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a0a      	ldr	r2, [pc, #40]	; (80043a4 <FLASH_FlushCaches+0x88>)
 800437a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800437e:	6013      	str	r3, [r2, #0]
 8004380:	4b08      	ldr	r3, [pc, #32]	; (80043a4 <FLASH_FlushCaches+0x88>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a07      	ldr	r2, [pc, #28]	; (80043a4 <FLASH_FlushCaches+0x88>)
 8004386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800438a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800438c:	4b05      	ldr	r3, [pc, #20]	; (80043a4 <FLASH_FlushCaches+0x88>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a04      	ldr	r2, [pc, #16]	; (80043a4 <FLASH_FlushCaches+0x88>)
 8004392:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004396:	6013      	str	r3, [r2, #0]
  }
}
 8004398:	bf00      	nop
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	40023c00 	.word	0x40023c00

080043a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b089      	sub	sp, #36	; 0x24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043b6:	2300      	movs	r3, #0
 80043b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043ba:	2300      	movs	r3, #0
 80043bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043be:	2300      	movs	r3, #0
 80043c0:	61fb      	str	r3, [r7, #28]
 80043c2:	e159      	b.n	8004678 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043c4:	2201      	movs	r2, #1
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	4013      	ands	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	429a      	cmp	r2, r3
 80043de:	f040 8148 	bne.w	8004672 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d005      	beq.n	80043fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d130      	bne.n	800445c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	005b      	lsls	r3, r3, #1
 8004404:	2203      	movs	r2, #3
 8004406:	fa02 f303 	lsl.w	r3, r2, r3
 800440a:	43db      	mvns	r3, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4013      	ands	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	005b      	lsls	r3, r3, #1
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	4313      	orrs	r3, r2
 8004422:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	69ba      	ldr	r2, [r7, #24]
 8004428:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004430:	2201      	movs	r2, #1
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	fa02 f303 	lsl.w	r3, r2, r3
 8004438:	43db      	mvns	r3, r3
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	4013      	ands	r3, r2
 800443e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	091b      	lsrs	r3, r3, #4
 8004446:	f003 0201 	and.w	r2, r3, #1
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	fa02 f303 	lsl.w	r3, r2, r3
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	4313      	orrs	r3, r2
 8004454:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	f003 0303 	and.w	r3, r3, #3
 8004464:	2b03      	cmp	r3, #3
 8004466:	d017      	beq.n	8004498 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	2203      	movs	r2, #3
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	43db      	mvns	r3, r3
 800447a:	69ba      	ldr	r2, [r7, #24]
 800447c:	4013      	ands	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	689a      	ldr	r2, [r3, #8]
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	fa02 f303 	lsl.w	r3, r2, r3
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	4313      	orrs	r3, r2
 8004490:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f003 0303 	and.w	r3, r3, #3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d123      	bne.n	80044ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	08da      	lsrs	r2, r3, #3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3208      	adds	r2, #8
 80044ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	f003 0307 	and.w	r3, r3, #7
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	220f      	movs	r2, #15
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	43db      	mvns	r3, r3
 80044c2:	69ba      	ldr	r2, [r7, #24]
 80044c4:	4013      	ands	r3, r2
 80044c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	691a      	ldr	r2, [r3, #16]
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	fa02 f303 	lsl.w	r3, r2, r3
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	4313      	orrs	r3, r2
 80044dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	08da      	lsrs	r2, r3, #3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	3208      	adds	r2, #8
 80044e6:	69b9      	ldr	r1, [r7, #24]
 80044e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	2203      	movs	r2, #3
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	43db      	mvns	r3, r3
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	4013      	ands	r3, r2
 8004502:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f003 0203 	and.w	r2, r3, #3
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	4313      	orrs	r3, r2
 8004518:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004528:	2b00      	cmp	r3, #0
 800452a:	f000 80a2 	beq.w	8004672 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800452e:	2300      	movs	r3, #0
 8004530:	60fb      	str	r3, [r7, #12]
 8004532:	4b57      	ldr	r3, [pc, #348]	; (8004690 <HAL_GPIO_Init+0x2e8>)
 8004534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004536:	4a56      	ldr	r2, [pc, #344]	; (8004690 <HAL_GPIO_Init+0x2e8>)
 8004538:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800453c:	6453      	str	r3, [r2, #68]	; 0x44
 800453e:	4b54      	ldr	r3, [pc, #336]	; (8004690 <HAL_GPIO_Init+0x2e8>)
 8004540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004542:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800454a:	4a52      	ldr	r2, [pc, #328]	; (8004694 <HAL_GPIO_Init+0x2ec>)
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	089b      	lsrs	r3, r3, #2
 8004550:	3302      	adds	r3, #2
 8004552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004556:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	f003 0303 	and.w	r3, r3, #3
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	220f      	movs	r2, #15
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	43db      	mvns	r3, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4013      	ands	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a49      	ldr	r2, [pc, #292]	; (8004698 <HAL_GPIO_Init+0x2f0>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d019      	beq.n	80045aa <HAL_GPIO_Init+0x202>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a48      	ldr	r2, [pc, #288]	; (800469c <HAL_GPIO_Init+0x2f4>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d013      	beq.n	80045a6 <HAL_GPIO_Init+0x1fe>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a47      	ldr	r2, [pc, #284]	; (80046a0 <HAL_GPIO_Init+0x2f8>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d00d      	beq.n	80045a2 <HAL_GPIO_Init+0x1fa>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a46      	ldr	r2, [pc, #280]	; (80046a4 <HAL_GPIO_Init+0x2fc>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d007      	beq.n	800459e <HAL_GPIO_Init+0x1f6>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a45      	ldr	r2, [pc, #276]	; (80046a8 <HAL_GPIO_Init+0x300>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d101      	bne.n	800459a <HAL_GPIO_Init+0x1f2>
 8004596:	2304      	movs	r3, #4
 8004598:	e008      	b.n	80045ac <HAL_GPIO_Init+0x204>
 800459a:	2307      	movs	r3, #7
 800459c:	e006      	b.n	80045ac <HAL_GPIO_Init+0x204>
 800459e:	2303      	movs	r3, #3
 80045a0:	e004      	b.n	80045ac <HAL_GPIO_Init+0x204>
 80045a2:	2302      	movs	r3, #2
 80045a4:	e002      	b.n	80045ac <HAL_GPIO_Init+0x204>
 80045a6:	2301      	movs	r3, #1
 80045a8:	e000      	b.n	80045ac <HAL_GPIO_Init+0x204>
 80045aa:	2300      	movs	r3, #0
 80045ac:	69fa      	ldr	r2, [r7, #28]
 80045ae:	f002 0203 	and.w	r2, r2, #3
 80045b2:	0092      	lsls	r2, r2, #2
 80045b4:	4093      	lsls	r3, r2
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045bc:	4935      	ldr	r1, [pc, #212]	; (8004694 <HAL_GPIO_Init+0x2ec>)
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	089b      	lsrs	r3, r3, #2
 80045c2:	3302      	adds	r3, #2
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80045ca:	4b38      	ldr	r3, [pc, #224]	; (80046ac <HAL_GPIO_Init+0x304>)
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	43db      	mvns	r3, r3
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	4013      	ands	r3, r2
 80045d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80045ee:	4a2f      	ldr	r2, [pc, #188]	; (80046ac <HAL_GPIO_Init+0x304>)
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80045f4:	4b2d      	ldr	r3, [pc, #180]	; (80046ac <HAL_GPIO_Init+0x304>)
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	43db      	mvns	r3, r3
 80045fe:	69ba      	ldr	r2, [r7, #24]
 8004600:	4013      	ands	r3, r2
 8004602:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d003      	beq.n	8004618 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	4313      	orrs	r3, r2
 8004616:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004618:	4a24      	ldr	r2, [pc, #144]	; (80046ac <HAL_GPIO_Init+0x304>)
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800461e:	4b23      	ldr	r3, [pc, #140]	; (80046ac <HAL_GPIO_Init+0x304>)
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	43db      	mvns	r3, r3
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	4013      	ands	r3, r2
 800462c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	4313      	orrs	r3, r2
 8004640:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004642:	4a1a      	ldr	r2, [pc, #104]	; (80046ac <HAL_GPIO_Init+0x304>)
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004648:	4b18      	ldr	r3, [pc, #96]	; (80046ac <HAL_GPIO_Init+0x304>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	43db      	mvns	r3, r3
 8004652:	69ba      	ldr	r2, [r7, #24]
 8004654:	4013      	ands	r3, r2
 8004656:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d003      	beq.n	800466c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	4313      	orrs	r3, r2
 800466a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800466c:	4a0f      	ldr	r2, [pc, #60]	; (80046ac <HAL_GPIO_Init+0x304>)
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	3301      	adds	r3, #1
 8004676:	61fb      	str	r3, [r7, #28]
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	2b0f      	cmp	r3, #15
 800467c:	f67f aea2 	bls.w	80043c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004680:	bf00      	nop
 8004682:	bf00      	nop
 8004684:	3724      	adds	r7, #36	; 0x24
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	40023800 	.word	0x40023800
 8004694:	40013800 	.word	0x40013800
 8004698:	40020000 	.word	0x40020000
 800469c:	40020400 	.word	0x40020400
 80046a0:	40020800 	.word	0x40020800
 80046a4:	40020c00 	.word	0x40020c00
 80046a8:	40021000 	.word	0x40021000
 80046ac:	40013c00 	.word	0x40013c00

080046b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	460b      	mov	r3, r1
 80046ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	691a      	ldr	r2, [r3, #16]
 80046c0:	887b      	ldrh	r3, [r7, #2]
 80046c2:	4013      	ands	r3, r2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d002      	beq.n	80046ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046c8:	2301      	movs	r3, #1
 80046ca:	73fb      	strb	r3, [r7, #15]
 80046cc:	e001      	b.n	80046d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046ce:	2300      	movs	r3, #0
 80046d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	460b      	mov	r3, r1
 80046ea:	807b      	strh	r3, [r7, #2]
 80046ec:	4613      	mov	r3, r2
 80046ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046f0:	787b      	ldrb	r3, [r7, #1]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046f6:	887a      	ldrh	r2, [r7, #2]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80046fc:	e003      	b.n	8004706 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80046fe:	887b      	ldrh	r3, [r7, #2]
 8004700:	041a      	lsls	r2, r3, #16
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	619a      	str	r2, [r3, #24]
}
 8004706:	bf00      	nop
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
	...

08004714 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	4603      	mov	r3, r0
 800471c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800471e:	4b08      	ldr	r3, [pc, #32]	; (8004740 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004720:	695a      	ldr	r2, [r3, #20]
 8004722:	88fb      	ldrh	r3, [r7, #6]
 8004724:	4013      	ands	r3, r2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d006      	beq.n	8004738 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800472a:	4a05      	ldr	r2, [pc, #20]	; (8004740 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800472c:	88fb      	ldrh	r3, [r7, #6]
 800472e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004730:	88fb      	ldrh	r3, [r7, #6]
 8004732:	4618      	mov	r0, r3
 8004734:	f000 f806 	bl	8004744 <HAL_GPIO_EXTI_Callback>
  }
}
 8004738:	bf00      	nop
 800473a:	3708      	adds	r7, #8
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40013c00 	.word	0x40013c00

08004744 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	4603      	mov	r3, r0
 800474c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
	...

0800475c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e12b      	b.n	80049c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d106      	bne.n	8004788 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7fe fa8e 	bl	8002ca4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2224      	movs	r2, #36	; 0x24
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 0201 	bic.w	r2, r2, #1
 800479e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047c0:	f001 f976 	bl	8005ab0 <HAL_RCC_GetPCLK1Freq>
 80047c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	4a81      	ldr	r2, [pc, #516]	; (80049d0 <HAL_I2C_Init+0x274>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d807      	bhi.n	80047e0 <HAL_I2C_Init+0x84>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	4a80      	ldr	r2, [pc, #512]	; (80049d4 <HAL_I2C_Init+0x278>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	bf94      	ite	ls
 80047d8:	2301      	movls	r3, #1
 80047da:	2300      	movhi	r3, #0
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	e006      	b.n	80047ee <HAL_I2C_Init+0x92>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4a7d      	ldr	r2, [pc, #500]	; (80049d8 <HAL_I2C_Init+0x27c>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	bf94      	ite	ls
 80047e8:	2301      	movls	r3, #1
 80047ea:	2300      	movhi	r3, #0
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d001      	beq.n	80047f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e0e7      	b.n	80049c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	4a78      	ldr	r2, [pc, #480]	; (80049dc <HAL_I2C_Init+0x280>)
 80047fa:	fba2 2303 	umull	r2, r3, r2, r3
 80047fe:	0c9b      	lsrs	r3, r3, #18
 8004800:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	430a      	orrs	r2, r1
 8004814:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6a1b      	ldr	r3, [r3, #32]
 800481c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	4a6a      	ldr	r2, [pc, #424]	; (80049d0 <HAL_I2C_Init+0x274>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d802      	bhi.n	8004830 <HAL_I2C_Init+0xd4>
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	3301      	adds	r3, #1
 800482e:	e009      	b.n	8004844 <HAL_I2C_Init+0xe8>
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004836:	fb02 f303 	mul.w	r3, r2, r3
 800483a:	4a69      	ldr	r2, [pc, #420]	; (80049e0 <HAL_I2C_Init+0x284>)
 800483c:	fba2 2303 	umull	r2, r3, r2, r3
 8004840:	099b      	lsrs	r3, r3, #6
 8004842:	3301      	adds	r3, #1
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	6812      	ldr	r2, [r2, #0]
 8004848:	430b      	orrs	r3, r1
 800484a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004856:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	495c      	ldr	r1, [pc, #368]	; (80049d0 <HAL_I2C_Init+0x274>)
 8004860:	428b      	cmp	r3, r1
 8004862:	d819      	bhi.n	8004898 <HAL_I2C_Init+0x13c>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	1e59      	subs	r1, r3, #1
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004872:	1c59      	adds	r1, r3, #1
 8004874:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004878:	400b      	ands	r3, r1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00a      	beq.n	8004894 <HAL_I2C_Init+0x138>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	1e59      	subs	r1, r3, #1
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	fbb1 f3f3 	udiv	r3, r1, r3
 800488c:	3301      	adds	r3, #1
 800488e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004892:	e051      	b.n	8004938 <HAL_I2C_Init+0x1dc>
 8004894:	2304      	movs	r3, #4
 8004896:	e04f      	b.n	8004938 <HAL_I2C_Init+0x1dc>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d111      	bne.n	80048c4 <HAL_I2C_Init+0x168>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	1e58      	subs	r0, r3, #1
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6859      	ldr	r1, [r3, #4]
 80048a8:	460b      	mov	r3, r1
 80048aa:	005b      	lsls	r3, r3, #1
 80048ac:	440b      	add	r3, r1
 80048ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80048b2:	3301      	adds	r3, #1
 80048b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	bf0c      	ite	eq
 80048bc:	2301      	moveq	r3, #1
 80048be:	2300      	movne	r3, #0
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	e012      	b.n	80048ea <HAL_I2C_Init+0x18e>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	1e58      	subs	r0, r3, #1
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6859      	ldr	r1, [r3, #4]
 80048cc:	460b      	mov	r3, r1
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	440b      	add	r3, r1
 80048d2:	0099      	lsls	r1, r3, #2
 80048d4:	440b      	add	r3, r1
 80048d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048da:	3301      	adds	r3, #1
 80048dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	bf0c      	ite	eq
 80048e4:	2301      	moveq	r3, #1
 80048e6:	2300      	movne	r3, #0
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <HAL_I2C_Init+0x196>
 80048ee:	2301      	movs	r3, #1
 80048f0:	e022      	b.n	8004938 <HAL_I2C_Init+0x1dc>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10e      	bne.n	8004918 <HAL_I2C_Init+0x1bc>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	1e58      	subs	r0, r3, #1
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6859      	ldr	r1, [r3, #4]
 8004902:	460b      	mov	r3, r1
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	440b      	add	r3, r1
 8004908:	fbb0 f3f3 	udiv	r3, r0, r3
 800490c:	3301      	adds	r3, #1
 800490e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004912:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004916:	e00f      	b.n	8004938 <HAL_I2C_Init+0x1dc>
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	1e58      	subs	r0, r3, #1
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6859      	ldr	r1, [r3, #4]
 8004920:	460b      	mov	r3, r1
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	440b      	add	r3, r1
 8004926:	0099      	lsls	r1, r3, #2
 8004928:	440b      	add	r3, r1
 800492a:	fbb0 f3f3 	udiv	r3, r0, r3
 800492e:	3301      	adds	r3, #1
 8004930:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004934:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004938:	6879      	ldr	r1, [r7, #4]
 800493a:	6809      	ldr	r1, [r1, #0]
 800493c:	4313      	orrs	r3, r2
 800493e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69da      	ldr	r2, [r3, #28]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	431a      	orrs	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	430a      	orrs	r2, r1
 800495a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004966:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	6911      	ldr	r1, [r2, #16]
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	68d2      	ldr	r2, [r2, #12]
 8004972:	4311      	orrs	r1, r2
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	6812      	ldr	r2, [r2, #0]
 8004978:	430b      	orrs	r3, r1
 800497a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	695a      	ldr	r2, [r3, #20]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	430a      	orrs	r2, r1
 8004996:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f042 0201 	orr.w	r2, r2, #1
 80049a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2220      	movs	r2, #32
 80049b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	000186a0 	.word	0x000186a0
 80049d4:	001e847f 	.word	0x001e847f
 80049d8:	003d08ff 	.word	0x003d08ff
 80049dc:	431bde83 	.word	0x431bde83
 80049e0:	10624dd3 	.word	0x10624dd3

080049e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b088      	sub	sp, #32
 80049e8:	af02      	add	r7, sp, #8
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	607a      	str	r2, [r7, #4]
 80049ee:	461a      	mov	r2, r3
 80049f0:	460b      	mov	r3, r1
 80049f2:	817b      	strh	r3, [r7, #10]
 80049f4:	4613      	mov	r3, r2
 80049f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049f8:	f7fe fcca 	bl	8003390 <HAL_GetTick>
 80049fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b20      	cmp	r3, #32
 8004a08:	f040 80e0 	bne.w	8004bcc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	9300      	str	r3, [sp, #0]
 8004a10:	2319      	movs	r3, #25
 8004a12:	2201      	movs	r2, #1
 8004a14:	4970      	ldr	r1, [pc, #448]	; (8004bd8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f000 fa92 	bl	8004f40 <I2C_WaitOnFlagUntilTimeout>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004a22:	2302      	movs	r3, #2
 8004a24:	e0d3      	b.n	8004bce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d101      	bne.n	8004a34 <HAL_I2C_Master_Transmit+0x50>
 8004a30:	2302      	movs	r3, #2
 8004a32:	e0cc      	b.n	8004bce <HAL_I2C_Master_Transmit+0x1ea>
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d007      	beq.n	8004a5a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f042 0201 	orr.w	r2, r2, #1
 8004a58:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a68:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2221      	movs	r2, #33	; 0x21
 8004a6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2210      	movs	r2, #16
 8004a76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	893a      	ldrh	r2, [r7, #8]
 8004a8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	4a50      	ldr	r2, [pc, #320]	; (8004bdc <HAL_I2C_Master_Transmit+0x1f8>)
 8004a9a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a9c:	8979      	ldrh	r1, [r7, #10]
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	6a3a      	ldr	r2, [r7, #32]
 8004aa2:	68f8      	ldr	r0, [r7, #12]
 8004aa4:	f000 f9ca 	bl	8004e3c <I2C_MasterRequestWrite>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d001      	beq.n	8004ab2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e08d      	b.n	8004bce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	613b      	str	r3, [r7, #16]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	613b      	str	r3, [r7, #16]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	613b      	str	r3, [r7, #16]
 8004ac6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004ac8:	e066      	b.n	8004b98 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	6a39      	ldr	r1, [r7, #32]
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 fb0c 	bl	80050ec <I2C_WaitOnTXEFlagUntilTimeout>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00d      	beq.n	8004af6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ade:	2b04      	cmp	r3, #4
 8004ae0:	d107      	bne.n	8004af2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004af0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e06b      	b.n	8004bce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afa:	781a      	ldrb	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	f003 0304 	and.w	r3, r3, #4
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	d11b      	bne.n	8004b6c <HAL_I2C_Master_Transmit+0x188>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d017      	beq.n	8004b6c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b40:	781a      	ldrb	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b64:	3b01      	subs	r3, #1
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	6a39      	ldr	r1, [r7, #32]
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f000 fafc 	bl	800516e <I2C_WaitOnBTFFlagUntilTimeout>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00d      	beq.n	8004b98 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b80:	2b04      	cmp	r3, #4
 8004b82:	d107      	bne.n	8004b94 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b92:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e01a      	b.n	8004bce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d194      	bne.n	8004aca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	e000      	b.n	8004bce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004bcc:	2302      	movs	r3, #2
  }
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	00100002 	.word	0x00100002
 8004bdc:	ffff0000 	.word	0xffff0000

08004be0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08a      	sub	sp, #40	; 0x28
 8004be4:	af02      	add	r7, sp, #8
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	607a      	str	r2, [r7, #4]
 8004bea:	603b      	str	r3, [r7, #0]
 8004bec:	460b      	mov	r3, r1
 8004bee:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004bf0:	f7fe fbce 	bl	8003390 <HAL_GetTick>
 8004bf4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	2b20      	cmp	r3, #32
 8004c04:	f040 8111 	bne.w	8004e2a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	2319      	movs	r3, #25
 8004c0e:	2201      	movs	r2, #1
 8004c10:	4988      	ldr	r1, [pc, #544]	; (8004e34 <HAL_I2C_IsDeviceReady+0x254>)
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f000 f994 	bl	8004f40 <I2C_WaitOnFlagUntilTimeout>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d001      	beq.n	8004c22 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004c1e:	2302      	movs	r3, #2
 8004c20:	e104      	b.n	8004e2c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d101      	bne.n	8004c30 <HAL_I2C_IsDeviceReady+0x50>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	e0fd      	b.n	8004e2c <HAL_I2C_IsDeviceReady+0x24c>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d007      	beq.n	8004c56 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f042 0201 	orr.w	r2, r2, #1
 8004c54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c64:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2224      	movs	r2, #36	; 0x24
 8004c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4a70      	ldr	r2, [pc, #448]	; (8004e38 <HAL_I2C_IsDeviceReady+0x258>)
 8004c78:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c88:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	9300      	str	r3, [sp, #0]
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f000 f952 	bl	8004f40 <I2C_WaitOnFlagUntilTimeout>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00d      	beq.n	8004cbe <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cb0:	d103      	bne.n	8004cba <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004cb8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e0b6      	b.n	8004e2c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004cbe:	897b      	ldrh	r3, [r7, #10]
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ccc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004cce:	f7fe fb5f 	bl	8003390 <HAL_GetTick>
 8004cd2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	f003 0302 	and.w	r3, r3, #2
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	bf0c      	ite	eq
 8004ce2:	2301      	moveq	r3, #1
 8004ce4:	2300      	movne	r3, #0
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cf8:	bf0c      	ite	eq
 8004cfa:	2301      	moveq	r3, #1
 8004cfc:	2300      	movne	r3, #0
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004d02:	e025      	b.n	8004d50 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d04:	f7fe fb44 	bl	8003390 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	683a      	ldr	r2, [r7, #0]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d302      	bcc.n	8004d1a <HAL_I2C_IsDeviceReady+0x13a>
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d103      	bne.n	8004d22 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	22a0      	movs	r2, #160	; 0xa0
 8004d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	f003 0302 	and.w	r3, r3, #2
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	bf0c      	ite	eq
 8004d30:	2301      	moveq	r3, #1
 8004d32:	2300      	movne	r3, #0
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d46:	bf0c      	ite	eq
 8004d48:	2301      	moveq	r3, #1
 8004d4a:	2300      	movne	r3, #0
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	2ba0      	cmp	r3, #160	; 0xa0
 8004d5a:	d005      	beq.n	8004d68 <HAL_I2C_IsDeviceReady+0x188>
 8004d5c:	7dfb      	ldrb	r3, [r7, #23]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d102      	bne.n	8004d68 <HAL_I2C_IsDeviceReady+0x188>
 8004d62:	7dbb      	ldrb	r3, [r7, #22]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0cd      	beq.n	8004d04 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2220      	movs	r2, #32
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d129      	bne.n	8004dd2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d8c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d8e:	2300      	movs	r3, #0
 8004d90:	613b      	str	r3, [r7, #16]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	613b      	str	r3, [r7, #16]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	613b      	str	r3, [r7, #16]
 8004da2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	2319      	movs	r3, #25
 8004daa:	2201      	movs	r2, #1
 8004dac:	4921      	ldr	r1, [pc, #132]	; (8004e34 <HAL_I2C_IsDeviceReady+0x254>)
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 f8c6 	bl	8004f40 <I2C_WaitOnFlagUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e036      	b.n	8004e2c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	e02c      	b.n	8004e2c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004de0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004dea:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	9300      	str	r3, [sp, #0]
 8004df0:	2319      	movs	r3, #25
 8004df2:	2201      	movs	r2, #1
 8004df4:	490f      	ldr	r1, [pc, #60]	; (8004e34 <HAL_I2C_IsDeviceReady+0x254>)
 8004df6:	68f8      	ldr	r0, [r7, #12]
 8004df8:	f000 f8a2 	bl	8004f40 <I2C_WaitOnFlagUntilTimeout>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e012      	b.n	8004e2c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	3301      	adds	r3, #1
 8004e0a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	f4ff af32 	bcc.w	8004c7a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e000      	b.n	8004e2c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004e2a:	2302      	movs	r3, #2
  }
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3720      	adds	r7, #32
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	00100002 	.word	0x00100002
 8004e38:	ffff0000 	.word	0xffff0000

08004e3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b088      	sub	sp, #32
 8004e40:	af02      	add	r7, sp, #8
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	607a      	str	r2, [r7, #4]
 8004e46:	603b      	str	r3, [r7, #0]
 8004e48:	460b      	mov	r3, r1
 8004e4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	2b08      	cmp	r3, #8
 8004e56:	d006      	beq.n	8004e66 <I2C_MasterRequestWrite+0x2a>
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d003      	beq.n	8004e66 <I2C_MasterRequestWrite+0x2a>
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e64:	d108      	bne.n	8004e78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e74:	601a      	str	r2, [r3, #0]
 8004e76:	e00b      	b.n	8004e90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7c:	2b12      	cmp	r3, #18
 8004e7e:	d107      	bne.n	8004e90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f000 f84f 	bl	8004f40 <I2C_WaitOnFlagUntilTimeout>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00d      	beq.n	8004ec4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eb6:	d103      	bne.n	8004ec0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ebe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e035      	b.n	8004f30 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ecc:	d108      	bne.n	8004ee0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ece:	897b      	ldrh	r3, [r7, #10]
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004edc:	611a      	str	r2, [r3, #16]
 8004ede:	e01b      	b.n	8004f18 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ee0:	897b      	ldrh	r3, [r7, #10]
 8004ee2:	11db      	asrs	r3, r3, #7
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	f003 0306 	and.w	r3, r3, #6
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	f063 030f 	orn	r3, r3, #15
 8004ef0:	b2da      	uxtb	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	490e      	ldr	r1, [pc, #56]	; (8004f38 <I2C_MasterRequestWrite+0xfc>)
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 f875 	bl	8004fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e010      	b.n	8004f30 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f0e:	897b      	ldrh	r3, [r7, #10]
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	4907      	ldr	r1, [pc, #28]	; (8004f3c <I2C_MasterRequestWrite+0x100>)
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 f865 	bl	8004fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e000      	b.n	8004f30 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3718      	adds	r7, #24
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	00010008 	.word	0x00010008
 8004f3c:	00010002 	.word	0x00010002

08004f40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	603b      	str	r3, [r7, #0]
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f50:	e025      	b.n	8004f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f58:	d021      	beq.n	8004f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f5a:	f7fe fa19 	bl	8003390 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	683a      	ldr	r2, [r7, #0]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d302      	bcc.n	8004f70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d116      	bne.n	8004f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8a:	f043 0220 	orr.w	r2, r3, #32
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e023      	b.n	8004fe6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	0c1b      	lsrs	r3, r3, #16
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d10d      	bne.n	8004fc4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	43da      	mvns	r2, r3
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	bf0c      	ite	eq
 8004fba:	2301      	moveq	r3, #1
 8004fbc:	2300      	movne	r3, #0
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	e00c      	b.n	8004fde <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	43da      	mvns	r2, r3
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	4013      	ands	r3, r2
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	bf0c      	ite	eq
 8004fd6:	2301      	moveq	r3, #1
 8004fd8:	2300      	movne	r3, #0
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	461a      	mov	r2, r3
 8004fde:	79fb      	ldrb	r3, [r7, #7]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d0b6      	beq.n	8004f52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b084      	sub	sp, #16
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	60f8      	str	r0, [r7, #12]
 8004ff6:	60b9      	str	r1, [r7, #8]
 8004ff8:	607a      	str	r2, [r7, #4]
 8004ffa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ffc:	e051      	b.n	80050a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	695b      	ldr	r3, [r3, #20]
 8005004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005008:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800500c:	d123      	bne.n	8005056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800501c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005026:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2220      	movs	r2, #32
 8005032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005042:	f043 0204 	orr.w	r2, r3, #4
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e046      	b.n	80050e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800505c:	d021      	beq.n	80050a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800505e:	f7fe f997 	bl	8003390 <HAL_GetTick>
 8005062:	4602      	mov	r2, r0
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	429a      	cmp	r2, r3
 800506c:	d302      	bcc.n	8005074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d116      	bne.n	80050a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2220      	movs	r2, #32
 800507e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	f043 0220 	orr.w	r2, r3, #32
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e020      	b.n	80050e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	0c1b      	lsrs	r3, r3, #16
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d10c      	bne.n	80050c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	43da      	mvns	r2, r3
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4013      	ands	r3, r2
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	bf14      	ite	ne
 80050be:	2301      	movne	r3, #1
 80050c0:	2300      	moveq	r3, #0
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	e00b      	b.n	80050de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	43da      	mvns	r2, r3
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	4013      	ands	r3, r2
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	bf14      	ite	ne
 80050d8:	2301      	movne	r3, #1
 80050da:	2300      	moveq	r3, #0
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d18d      	bne.n	8004ffe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050f8:	e02d      	b.n	8005156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f000 f878 	bl	80051f0 <I2C_IsAcknowledgeFailed>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e02d      	b.n	8005166 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005110:	d021      	beq.n	8005156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005112:	f7fe f93d 	bl	8003390 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	68ba      	ldr	r2, [r7, #8]
 800511e:	429a      	cmp	r2, r3
 8005120:	d302      	bcc.n	8005128 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d116      	bne.n	8005156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2220      	movs	r2, #32
 8005132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005142:	f043 0220 	orr.w	r2, r3, #32
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e007      	b.n	8005166 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	695b      	ldr	r3, [r3, #20]
 800515c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005160:	2b80      	cmp	r3, #128	; 0x80
 8005162:	d1ca      	bne.n	80050fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800516e:	b580      	push	{r7, lr}
 8005170:	b084      	sub	sp, #16
 8005172:	af00      	add	r7, sp, #0
 8005174:	60f8      	str	r0, [r7, #12]
 8005176:	60b9      	str	r1, [r7, #8]
 8005178:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800517a:	e02d      	b.n	80051d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800517c:	68f8      	ldr	r0, [r7, #12]
 800517e:	f000 f837 	bl	80051f0 <I2C_IsAcknowledgeFailed>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e02d      	b.n	80051e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005192:	d021      	beq.n	80051d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005194:	f7fe f8fc 	bl	8003390 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d302      	bcc.n	80051aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d116      	bne.n	80051d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2220      	movs	r2, #32
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c4:	f043 0220 	orr.w	r2, r3, #32
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e007      	b.n	80051e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	f003 0304 	and.w	r3, r3, #4
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d1ca      	bne.n	800517c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005202:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005206:	d11b      	bne.n	8005240 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005210:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2220      	movs	r2, #32
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522c:	f043 0204 	orr.w	r2, r3, #4
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e000      	b.n	8005242 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	370c      	adds	r7, #12
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
	...

08005250 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e267      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d075      	beq.n	800535a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800526e:	4b88      	ldr	r3, [pc, #544]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f003 030c 	and.w	r3, r3, #12
 8005276:	2b04      	cmp	r3, #4
 8005278:	d00c      	beq.n	8005294 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800527a:	4b85      	ldr	r3, [pc, #532]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005282:	2b08      	cmp	r3, #8
 8005284:	d112      	bne.n	80052ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005286:	4b82      	ldr	r3, [pc, #520]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800528e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005292:	d10b      	bne.n	80052ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005294:	4b7e      	ldr	r3, [pc, #504]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d05b      	beq.n	8005358 <HAL_RCC_OscConfig+0x108>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d157      	bne.n	8005358 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e242      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052b4:	d106      	bne.n	80052c4 <HAL_RCC_OscConfig+0x74>
 80052b6:	4b76      	ldr	r3, [pc, #472]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a75      	ldr	r2, [pc, #468]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052c0:	6013      	str	r3, [r2, #0]
 80052c2:	e01d      	b.n	8005300 <HAL_RCC_OscConfig+0xb0>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052cc:	d10c      	bne.n	80052e8 <HAL_RCC_OscConfig+0x98>
 80052ce:	4b70      	ldr	r3, [pc, #448]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a6f      	ldr	r2, [pc, #444]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052d8:	6013      	str	r3, [r2, #0]
 80052da:	4b6d      	ldr	r3, [pc, #436]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a6c      	ldr	r2, [pc, #432]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052e4:	6013      	str	r3, [r2, #0]
 80052e6:	e00b      	b.n	8005300 <HAL_RCC_OscConfig+0xb0>
 80052e8:	4b69      	ldr	r3, [pc, #420]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a68      	ldr	r2, [pc, #416]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052f2:	6013      	str	r3, [r2, #0]
 80052f4:	4b66      	ldr	r3, [pc, #408]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a65      	ldr	r2, [pc, #404]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d013      	beq.n	8005330 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005308:	f7fe f842 	bl	8003390 <HAL_GetTick>
 800530c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530e:	e008      	b.n	8005322 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005310:	f7fe f83e 	bl	8003390 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	2b64      	cmp	r3, #100	; 0x64
 800531c:	d901      	bls.n	8005322 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e207      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005322:	4b5b      	ldr	r3, [pc, #364]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d0f0      	beq.n	8005310 <HAL_RCC_OscConfig+0xc0>
 800532e:	e014      	b.n	800535a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005330:	f7fe f82e 	bl	8003390 <HAL_GetTick>
 8005334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005336:	e008      	b.n	800534a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005338:	f7fe f82a 	bl	8003390 <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	2b64      	cmp	r3, #100	; 0x64
 8005344:	d901      	bls.n	800534a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e1f3      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800534a:	4b51      	ldr	r3, [pc, #324]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1f0      	bne.n	8005338 <HAL_RCC_OscConfig+0xe8>
 8005356:	e000      	b.n	800535a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0302 	and.w	r3, r3, #2
 8005362:	2b00      	cmp	r3, #0
 8005364:	d063      	beq.n	800542e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005366:	4b4a      	ldr	r3, [pc, #296]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f003 030c 	and.w	r3, r3, #12
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00b      	beq.n	800538a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005372:	4b47      	ldr	r3, [pc, #284]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800537a:	2b08      	cmp	r3, #8
 800537c:	d11c      	bne.n	80053b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800537e:	4b44      	ldr	r3, [pc, #272]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d116      	bne.n	80053b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800538a:	4b41      	ldr	r3, [pc, #260]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d005      	beq.n	80053a2 <HAL_RCC_OscConfig+0x152>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d001      	beq.n	80053a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e1c7      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053a2:	4b3b      	ldr	r3, [pc, #236]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	00db      	lsls	r3, r3, #3
 80053b0:	4937      	ldr	r1, [pc, #220]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053b6:	e03a      	b.n	800542e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d020      	beq.n	8005402 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053c0:	4b34      	ldr	r3, [pc, #208]	; (8005494 <HAL_RCC_OscConfig+0x244>)
 80053c2:	2201      	movs	r2, #1
 80053c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053c6:	f7fd ffe3 	bl	8003390 <HAL_GetTick>
 80053ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053cc:	e008      	b.n	80053e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053ce:	f7fd ffdf 	bl	8003390 <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d901      	bls.n	80053e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e1a8      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053e0:	4b2b      	ldr	r3, [pc, #172]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d0f0      	beq.n	80053ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053ec:	4b28      	ldr	r3, [pc, #160]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	00db      	lsls	r3, r3, #3
 80053fa:	4925      	ldr	r1, [pc, #148]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	600b      	str	r3, [r1, #0]
 8005400:	e015      	b.n	800542e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005402:	4b24      	ldr	r3, [pc, #144]	; (8005494 <HAL_RCC_OscConfig+0x244>)
 8005404:	2200      	movs	r2, #0
 8005406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005408:	f7fd ffc2 	bl	8003390 <HAL_GetTick>
 800540c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800540e:	e008      	b.n	8005422 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005410:	f7fd ffbe 	bl	8003390 <HAL_GetTick>
 8005414:	4602      	mov	r2, r0
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	2b02      	cmp	r3, #2
 800541c:	d901      	bls.n	8005422 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e187      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005422:	4b1b      	ldr	r3, [pc, #108]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1f0      	bne.n	8005410 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0308 	and.w	r3, r3, #8
 8005436:	2b00      	cmp	r3, #0
 8005438:	d036      	beq.n	80054a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d016      	beq.n	8005470 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005442:	4b15      	ldr	r3, [pc, #84]	; (8005498 <HAL_RCC_OscConfig+0x248>)
 8005444:	2201      	movs	r2, #1
 8005446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005448:	f7fd ffa2 	bl	8003390 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005450:	f7fd ff9e 	bl	8003390 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e167      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005462:	4b0b      	ldr	r3, [pc, #44]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d0f0      	beq.n	8005450 <HAL_RCC_OscConfig+0x200>
 800546e:	e01b      	b.n	80054a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005470:	4b09      	ldr	r3, [pc, #36]	; (8005498 <HAL_RCC_OscConfig+0x248>)
 8005472:	2200      	movs	r2, #0
 8005474:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005476:	f7fd ff8b 	bl	8003390 <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800547c:	e00e      	b.n	800549c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800547e:	f7fd ff87 	bl	8003390 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	2b02      	cmp	r3, #2
 800548a:	d907      	bls.n	800549c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e150      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
 8005490:	40023800 	.word	0x40023800
 8005494:	42470000 	.word	0x42470000
 8005498:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800549c:	4b88      	ldr	r3, [pc, #544]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800549e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054a0:	f003 0302 	and.w	r3, r3, #2
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1ea      	bne.n	800547e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0304 	and.w	r3, r3, #4
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	f000 8097 	beq.w	80055e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054b6:	2300      	movs	r3, #0
 80054b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ba:	4b81      	ldr	r3, [pc, #516]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80054bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10f      	bne.n	80054e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054c6:	2300      	movs	r3, #0
 80054c8:	60bb      	str	r3, [r7, #8]
 80054ca:	4b7d      	ldr	r3, [pc, #500]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	4a7c      	ldr	r2, [pc, #496]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80054d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054d4:	6413      	str	r3, [r2, #64]	; 0x40
 80054d6:	4b7a      	ldr	r3, [pc, #488]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80054d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054de:	60bb      	str	r3, [r7, #8]
 80054e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054e2:	2301      	movs	r3, #1
 80054e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054e6:	4b77      	ldr	r3, [pc, #476]	; (80056c4 <HAL_RCC_OscConfig+0x474>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d118      	bne.n	8005524 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054f2:	4b74      	ldr	r3, [pc, #464]	; (80056c4 <HAL_RCC_OscConfig+0x474>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a73      	ldr	r2, [pc, #460]	; (80056c4 <HAL_RCC_OscConfig+0x474>)
 80054f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054fe:	f7fd ff47 	bl	8003390 <HAL_GetTick>
 8005502:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005504:	e008      	b.n	8005518 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005506:	f7fd ff43 	bl	8003390 <HAL_GetTick>
 800550a:	4602      	mov	r2, r0
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	2b02      	cmp	r3, #2
 8005512:	d901      	bls.n	8005518 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005514:	2303      	movs	r3, #3
 8005516:	e10c      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005518:	4b6a      	ldr	r3, [pc, #424]	; (80056c4 <HAL_RCC_OscConfig+0x474>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005520:	2b00      	cmp	r3, #0
 8005522:	d0f0      	beq.n	8005506 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d106      	bne.n	800553a <HAL_RCC_OscConfig+0x2ea>
 800552c:	4b64      	ldr	r3, [pc, #400]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800552e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005530:	4a63      	ldr	r2, [pc, #396]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005532:	f043 0301 	orr.w	r3, r3, #1
 8005536:	6713      	str	r3, [r2, #112]	; 0x70
 8005538:	e01c      	b.n	8005574 <HAL_RCC_OscConfig+0x324>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	2b05      	cmp	r3, #5
 8005540:	d10c      	bne.n	800555c <HAL_RCC_OscConfig+0x30c>
 8005542:	4b5f      	ldr	r3, [pc, #380]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005546:	4a5e      	ldr	r2, [pc, #376]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005548:	f043 0304 	orr.w	r3, r3, #4
 800554c:	6713      	str	r3, [r2, #112]	; 0x70
 800554e:	4b5c      	ldr	r3, [pc, #368]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005552:	4a5b      	ldr	r2, [pc, #364]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005554:	f043 0301 	orr.w	r3, r3, #1
 8005558:	6713      	str	r3, [r2, #112]	; 0x70
 800555a:	e00b      	b.n	8005574 <HAL_RCC_OscConfig+0x324>
 800555c:	4b58      	ldr	r3, [pc, #352]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800555e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005560:	4a57      	ldr	r2, [pc, #348]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005562:	f023 0301 	bic.w	r3, r3, #1
 8005566:	6713      	str	r3, [r2, #112]	; 0x70
 8005568:	4b55      	ldr	r3, [pc, #340]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800556a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800556c:	4a54      	ldr	r2, [pc, #336]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800556e:	f023 0304 	bic.w	r3, r3, #4
 8005572:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d015      	beq.n	80055a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800557c:	f7fd ff08 	bl	8003390 <HAL_GetTick>
 8005580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005582:	e00a      	b.n	800559a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005584:	f7fd ff04 	bl	8003390 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005592:	4293      	cmp	r3, r2
 8005594:	d901      	bls.n	800559a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e0cb      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800559a:	4b49      	ldr	r3, [pc, #292]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800559c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800559e:	f003 0302 	and.w	r3, r3, #2
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d0ee      	beq.n	8005584 <HAL_RCC_OscConfig+0x334>
 80055a6:	e014      	b.n	80055d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055a8:	f7fd fef2 	bl	8003390 <HAL_GetTick>
 80055ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055ae:	e00a      	b.n	80055c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055b0:	f7fd feee 	bl	8003390 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80055be:	4293      	cmp	r3, r2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e0b5      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055c6:	4b3e      	ldr	r3, [pc, #248]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80055c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1ee      	bne.n	80055b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055d2:	7dfb      	ldrb	r3, [r7, #23]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d105      	bne.n	80055e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055d8:	4b39      	ldr	r3, [pc, #228]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80055da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055dc:	4a38      	ldr	r2, [pc, #224]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80055de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	699b      	ldr	r3, [r3, #24]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 80a1 	beq.w	8005730 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80055ee:	4b34      	ldr	r3, [pc, #208]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	f003 030c 	and.w	r3, r3, #12
 80055f6:	2b08      	cmp	r3, #8
 80055f8:	d05c      	beq.n	80056b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d141      	bne.n	8005686 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005602:	4b31      	ldr	r3, [pc, #196]	; (80056c8 <HAL_RCC_OscConfig+0x478>)
 8005604:	2200      	movs	r2, #0
 8005606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005608:	f7fd fec2 	bl	8003390 <HAL_GetTick>
 800560c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800560e:	e008      	b.n	8005622 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005610:	f7fd febe 	bl	8003390 <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b02      	cmp	r3, #2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e087      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005622:	4b27      	ldr	r3, [pc, #156]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1f0      	bne.n	8005610 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	69da      	ldr	r2, [r3, #28]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	431a      	orrs	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563c:	019b      	lsls	r3, r3, #6
 800563e:	431a      	orrs	r2, r3
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005644:	085b      	lsrs	r3, r3, #1
 8005646:	3b01      	subs	r3, #1
 8005648:	041b      	lsls	r3, r3, #16
 800564a:	431a      	orrs	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005650:	061b      	lsls	r3, r3, #24
 8005652:	491b      	ldr	r1, [pc, #108]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005654:	4313      	orrs	r3, r2
 8005656:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005658:	4b1b      	ldr	r3, [pc, #108]	; (80056c8 <HAL_RCC_OscConfig+0x478>)
 800565a:	2201      	movs	r2, #1
 800565c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565e:	f7fd fe97 	bl	8003390 <HAL_GetTick>
 8005662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005664:	e008      	b.n	8005678 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005666:	f7fd fe93 	bl	8003390 <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	2b02      	cmp	r3, #2
 8005672:	d901      	bls.n	8005678 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e05c      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005678:	4b11      	ldr	r3, [pc, #68]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d0f0      	beq.n	8005666 <HAL_RCC_OscConfig+0x416>
 8005684:	e054      	b.n	8005730 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005686:	4b10      	ldr	r3, [pc, #64]	; (80056c8 <HAL_RCC_OscConfig+0x478>)
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800568c:	f7fd fe80 	bl	8003390 <HAL_GetTick>
 8005690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005692:	e008      	b.n	80056a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005694:	f7fd fe7c 	bl	8003390 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d901      	bls.n	80056a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e045      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056a6:	4b06      	ldr	r3, [pc, #24]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1f0      	bne.n	8005694 <HAL_RCC_OscConfig+0x444>
 80056b2:	e03d      	b.n	8005730 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d107      	bne.n	80056cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e038      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
 80056c0:	40023800 	.word	0x40023800
 80056c4:	40007000 	.word	0x40007000
 80056c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80056cc:	4b1b      	ldr	r3, [pc, #108]	; (800573c <HAL_RCC_OscConfig+0x4ec>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d028      	beq.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d121      	bne.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d11a      	bne.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80056fc:	4013      	ands	r3, r2
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005702:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005704:	4293      	cmp	r3, r2
 8005706:	d111      	bne.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005712:	085b      	lsrs	r3, r3, #1
 8005714:	3b01      	subs	r3, #1
 8005716:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005718:	429a      	cmp	r2, r3
 800571a:	d107      	bne.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005726:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005728:	429a      	cmp	r2, r3
 800572a:	d001      	beq.n	8005730 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e000      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3718      	adds	r7, #24
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	40023800 	.word	0x40023800

08005740 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e0cc      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005754:	4b68      	ldr	r3, [pc, #416]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0307 	and.w	r3, r3, #7
 800575c:	683a      	ldr	r2, [r7, #0]
 800575e:	429a      	cmp	r2, r3
 8005760:	d90c      	bls.n	800577c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005762:	4b65      	ldr	r3, [pc, #404]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005764:	683a      	ldr	r2, [r7, #0]
 8005766:	b2d2      	uxtb	r2, r2
 8005768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800576a:	4b63      	ldr	r3, [pc, #396]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0307 	and.w	r3, r3, #7
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	429a      	cmp	r2, r3
 8005776:	d001      	beq.n	800577c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e0b8      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0302 	and.w	r3, r3, #2
 8005784:	2b00      	cmp	r3, #0
 8005786:	d020      	beq.n	80057ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0304 	and.w	r3, r3, #4
 8005790:	2b00      	cmp	r3, #0
 8005792:	d005      	beq.n	80057a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005794:	4b59      	ldr	r3, [pc, #356]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	4a58      	ldr	r2, [pc, #352]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 800579a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800579e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0308 	and.w	r3, r3, #8
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d005      	beq.n	80057b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057ac:	4b53      	ldr	r3, [pc, #332]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	4a52      	ldr	r2, [pc, #328]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80057b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057b8:	4b50      	ldr	r3, [pc, #320]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	494d      	ldr	r1, [pc, #308]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057c6:	4313      	orrs	r3, r2
 80057c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0301 	and.w	r3, r3, #1
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d044      	beq.n	8005860 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d107      	bne.n	80057ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057de:	4b47      	ldr	r3, [pc, #284]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d119      	bne.n	800581e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e07f      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d003      	beq.n	80057fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057fa:	2b03      	cmp	r3, #3
 80057fc:	d107      	bne.n	800580e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057fe:	4b3f      	ldr	r3, [pc, #252]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d109      	bne.n	800581e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e06f      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800580e:	4b3b      	ldr	r3, [pc, #236]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e067      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800581e:	4b37      	ldr	r3, [pc, #220]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f023 0203 	bic.w	r2, r3, #3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	4934      	ldr	r1, [pc, #208]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 800582c:	4313      	orrs	r3, r2
 800582e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005830:	f7fd fdae 	bl	8003390 <HAL_GetTick>
 8005834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005836:	e00a      	b.n	800584e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005838:	f7fd fdaa 	bl	8003390 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	f241 3288 	movw	r2, #5000	; 0x1388
 8005846:	4293      	cmp	r3, r2
 8005848:	d901      	bls.n	800584e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e04f      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800584e:	4b2b      	ldr	r3, [pc, #172]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f003 020c 	and.w	r2, r3, #12
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	429a      	cmp	r2, r3
 800585e:	d1eb      	bne.n	8005838 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005860:	4b25      	ldr	r3, [pc, #148]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0307 	and.w	r3, r3, #7
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	429a      	cmp	r2, r3
 800586c:	d20c      	bcs.n	8005888 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800586e:	4b22      	ldr	r3, [pc, #136]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005870:	683a      	ldr	r2, [r7, #0]
 8005872:	b2d2      	uxtb	r2, r2
 8005874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005876:	4b20      	ldr	r3, [pc, #128]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	429a      	cmp	r2, r3
 8005882:	d001      	beq.n	8005888 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e032      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	2b00      	cmp	r3, #0
 8005892:	d008      	beq.n	80058a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005894:	4b19      	ldr	r3, [pc, #100]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	4916      	ldr	r1, [pc, #88]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80058a2:	4313      	orrs	r3, r2
 80058a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0308 	and.w	r3, r3, #8
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d009      	beq.n	80058c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058b2:	4b12      	ldr	r3, [pc, #72]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	00db      	lsls	r3, r3, #3
 80058c0:	490e      	ldr	r1, [pc, #56]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058c6:	f000 f821 	bl	800590c <HAL_RCC_GetSysClockFreq>
 80058ca:	4602      	mov	r2, r0
 80058cc:	4b0b      	ldr	r3, [pc, #44]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	091b      	lsrs	r3, r3, #4
 80058d2:	f003 030f 	and.w	r3, r3, #15
 80058d6:	490a      	ldr	r1, [pc, #40]	; (8005900 <HAL_RCC_ClockConfig+0x1c0>)
 80058d8:	5ccb      	ldrb	r3, [r1, r3]
 80058da:	fa22 f303 	lsr.w	r3, r2, r3
 80058de:	4a09      	ldr	r2, [pc, #36]	; (8005904 <HAL_RCC_ClockConfig+0x1c4>)
 80058e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80058e2:	4b09      	ldr	r3, [pc, #36]	; (8005908 <HAL_RCC_ClockConfig+0x1c8>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fd fd0e 	bl	8003308 <HAL_InitTick>

  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	40023c00 	.word	0x40023c00
 80058fc:	40023800 	.word	0x40023800
 8005900:	0800709c 	.word	0x0800709c
 8005904:	20000004 	.word	0x20000004
 8005908:	20000008 	.word	0x20000008

0800590c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800590c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005910:	b090      	sub	sp, #64	; 0x40
 8005912:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005914:	2300      	movs	r3, #0
 8005916:	637b      	str	r3, [r7, #52]	; 0x34
 8005918:	2300      	movs	r3, #0
 800591a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800591c:	2300      	movs	r3, #0
 800591e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005920:	2300      	movs	r3, #0
 8005922:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005924:	4b59      	ldr	r3, [pc, #356]	; (8005a8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f003 030c 	and.w	r3, r3, #12
 800592c:	2b08      	cmp	r3, #8
 800592e:	d00d      	beq.n	800594c <HAL_RCC_GetSysClockFreq+0x40>
 8005930:	2b08      	cmp	r3, #8
 8005932:	f200 80a1 	bhi.w	8005a78 <HAL_RCC_GetSysClockFreq+0x16c>
 8005936:	2b00      	cmp	r3, #0
 8005938:	d002      	beq.n	8005940 <HAL_RCC_GetSysClockFreq+0x34>
 800593a:	2b04      	cmp	r3, #4
 800593c:	d003      	beq.n	8005946 <HAL_RCC_GetSysClockFreq+0x3a>
 800593e:	e09b      	b.n	8005a78 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005940:	4b53      	ldr	r3, [pc, #332]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x184>)
 8005942:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005944:	e09b      	b.n	8005a7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005946:	4b53      	ldr	r3, [pc, #332]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x188>)
 8005948:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800594a:	e098      	b.n	8005a7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800594c:	4b4f      	ldr	r3, [pc, #316]	; (8005a8c <HAL_RCC_GetSysClockFreq+0x180>)
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005954:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005956:	4b4d      	ldr	r3, [pc, #308]	; (8005a8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d028      	beq.n	80059b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005962:	4b4a      	ldr	r3, [pc, #296]	; (8005a8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	099b      	lsrs	r3, r3, #6
 8005968:	2200      	movs	r2, #0
 800596a:	623b      	str	r3, [r7, #32]
 800596c:	627a      	str	r2, [r7, #36]	; 0x24
 800596e:	6a3b      	ldr	r3, [r7, #32]
 8005970:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005974:	2100      	movs	r1, #0
 8005976:	4b47      	ldr	r3, [pc, #284]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x188>)
 8005978:	fb03 f201 	mul.w	r2, r3, r1
 800597c:	2300      	movs	r3, #0
 800597e:	fb00 f303 	mul.w	r3, r0, r3
 8005982:	4413      	add	r3, r2
 8005984:	4a43      	ldr	r2, [pc, #268]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x188>)
 8005986:	fba0 1202 	umull	r1, r2, r0, r2
 800598a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800598c:	460a      	mov	r2, r1
 800598e:	62ba      	str	r2, [r7, #40]	; 0x28
 8005990:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005992:	4413      	add	r3, r2
 8005994:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005998:	2200      	movs	r2, #0
 800599a:	61bb      	str	r3, [r7, #24]
 800599c:	61fa      	str	r2, [r7, #28]
 800599e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80059a6:	f7fa fc6b 	bl	8000280 <__aeabi_uldivmod>
 80059aa:	4602      	mov	r2, r0
 80059ac:	460b      	mov	r3, r1
 80059ae:	4613      	mov	r3, r2
 80059b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059b2:	e053      	b.n	8005a5c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059b4:	4b35      	ldr	r3, [pc, #212]	; (8005a8c <HAL_RCC_GetSysClockFreq+0x180>)
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	099b      	lsrs	r3, r3, #6
 80059ba:	2200      	movs	r2, #0
 80059bc:	613b      	str	r3, [r7, #16]
 80059be:	617a      	str	r2, [r7, #20]
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80059c6:	f04f 0b00 	mov.w	fp, #0
 80059ca:	4652      	mov	r2, sl
 80059cc:	465b      	mov	r3, fp
 80059ce:	f04f 0000 	mov.w	r0, #0
 80059d2:	f04f 0100 	mov.w	r1, #0
 80059d6:	0159      	lsls	r1, r3, #5
 80059d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059dc:	0150      	lsls	r0, r2, #5
 80059de:	4602      	mov	r2, r0
 80059e0:	460b      	mov	r3, r1
 80059e2:	ebb2 080a 	subs.w	r8, r2, sl
 80059e6:	eb63 090b 	sbc.w	r9, r3, fp
 80059ea:	f04f 0200 	mov.w	r2, #0
 80059ee:	f04f 0300 	mov.w	r3, #0
 80059f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80059f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80059fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80059fe:	ebb2 0408 	subs.w	r4, r2, r8
 8005a02:	eb63 0509 	sbc.w	r5, r3, r9
 8005a06:	f04f 0200 	mov.w	r2, #0
 8005a0a:	f04f 0300 	mov.w	r3, #0
 8005a0e:	00eb      	lsls	r3, r5, #3
 8005a10:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a14:	00e2      	lsls	r2, r4, #3
 8005a16:	4614      	mov	r4, r2
 8005a18:	461d      	mov	r5, r3
 8005a1a:	eb14 030a 	adds.w	r3, r4, sl
 8005a1e:	603b      	str	r3, [r7, #0]
 8005a20:	eb45 030b 	adc.w	r3, r5, fp
 8005a24:	607b      	str	r3, [r7, #4]
 8005a26:	f04f 0200 	mov.w	r2, #0
 8005a2a:	f04f 0300 	mov.w	r3, #0
 8005a2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a32:	4629      	mov	r1, r5
 8005a34:	028b      	lsls	r3, r1, #10
 8005a36:	4621      	mov	r1, r4
 8005a38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a3c:	4621      	mov	r1, r4
 8005a3e:	028a      	lsls	r2, r1, #10
 8005a40:	4610      	mov	r0, r2
 8005a42:	4619      	mov	r1, r3
 8005a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a46:	2200      	movs	r2, #0
 8005a48:	60bb      	str	r3, [r7, #8]
 8005a4a:	60fa      	str	r2, [r7, #12]
 8005a4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a50:	f7fa fc16 	bl	8000280 <__aeabi_uldivmod>
 8005a54:	4602      	mov	r2, r0
 8005a56:	460b      	mov	r3, r1
 8005a58:	4613      	mov	r3, r2
 8005a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a5c:	4b0b      	ldr	r3, [pc, #44]	; (8005a8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	0c1b      	lsrs	r3, r3, #16
 8005a62:	f003 0303 	and.w	r3, r3, #3
 8005a66:	3301      	adds	r3, #1
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005a6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a74:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005a76:	e002      	b.n	8005a7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a78:	4b05      	ldr	r3, [pc, #20]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x184>)
 8005a7a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005a7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3740      	adds	r7, #64	; 0x40
 8005a84:	46bd      	mov	sp, r7
 8005a86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a8a:	bf00      	nop
 8005a8c:	40023800 	.word	0x40023800
 8005a90:	00f42400 	.word	0x00f42400
 8005a94:	017d7840 	.word	0x017d7840

08005a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a9c:	4b03      	ldr	r3, [pc, #12]	; (8005aac <HAL_RCC_GetHCLKFreq+0x14>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	20000004 	.word	0x20000004

08005ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ab4:	f7ff fff0 	bl	8005a98 <HAL_RCC_GetHCLKFreq>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	4b05      	ldr	r3, [pc, #20]	; (8005ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	0a9b      	lsrs	r3, r3, #10
 8005ac0:	f003 0307 	and.w	r3, r3, #7
 8005ac4:	4903      	ldr	r1, [pc, #12]	; (8005ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ac6:	5ccb      	ldrb	r3, [r1, r3]
 8005ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	40023800 	.word	0x40023800
 8005ad4:	080070ac 	.word	0x080070ac

08005ad8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d101      	bne.n	8005aea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e041      	b.n	8005b6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d106      	bne.n	8005b04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7fd f918 	bl	8002d34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2202      	movs	r2, #2
 8005b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	3304      	adds	r3, #4
 8005b14:	4619      	mov	r1, r3
 8005b16:	4610      	mov	r0, r2
 8005b18:	f000 f9ca 	bl	8005eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3708      	adds	r7, #8
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
	...

08005b78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d001      	beq.n	8005b90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e044      	b.n	8005c1a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2202      	movs	r2, #2
 8005b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f042 0201 	orr.w	r2, r2, #1
 8005ba6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a1e      	ldr	r2, [pc, #120]	; (8005c28 <HAL_TIM_Base_Start_IT+0xb0>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d018      	beq.n	8005be4 <HAL_TIM_Base_Start_IT+0x6c>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bba:	d013      	beq.n	8005be4 <HAL_TIM_Base_Start_IT+0x6c>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a1a      	ldr	r2, [pc, #104]	; (8005c2c <HAL_TIM_Base_Start_IT+0xb4>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d00e      	beq.n	8005be4 <HAL_TIM_Base_Start_IT+0x6c>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a19      	ldr	r2, [pc, #100]	; (8005c30 <HAL_TIM_Base_Start_IT+0xb8>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d009      	beq.n	8005be4 <HAL_TIM_Base_Start_IT+0x6c>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a17      	ldr	r2, [pc, #92]	; (8005c34 <HAL_TIM_Base_Start_IT+0xbc>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d004      	beq.n	8005be4 <HAL_TIM_Base_Start_IT+0x6c>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a16      	ldr	r2, [pc, #88]	; (8005c38 <HAL_TIM_Base_Start_IT+0xc0>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d111      	bne.n	8005c08 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 0307 	and.w	r3, r3, #7
 8005bee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2b06      	cmp	r3, #6
 8005bf4:	d010      	beq.n	8005c18 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f042 0201 	orr.w	r2, r2, #1
 8005c04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c06:	e007      	b.n	8005c18 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f042 0201 	orr.w	r2, r2, #1
 8005c16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	40010000 	.word	0x40010000
 8005c2c:	40000400 	.word	0x40000400
 8005c30:	40000800 	.word	0x40000800
 8005c34:	40000c00 	.word	0x40000c00
 8005c38:	40014000 	.word	0x40014000

08005c3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d122      	bne.n	8005c98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	f003 0302 	and.w	r3, r3, #2
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d11b      	bne.n	8005c98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f06f 0202 	mvn.w	r2, #2
 8005c68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	f003 0303 	and.w	r3, r3, #3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d003      	beq.n	8005c86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f8f8 	bl	8005e74 <HAL_TIM_IC_CaptureCallback>
 8005c84:	e005      	b.n	8005c92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 f8ea 	bl	8005e60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f8fb 	bl	8005e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	f003 0304 	and.w	r3, r3, #4
 8005ca2:	2b04      	cmp	r3, #4
 8005ca4:	d122      	bne.n	8005cec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	f003 0304 	and.w	r3, r3, #4
 8005cb0:	2b04      	cmp	r3, #4
 8005cb2:	d11b      	bne.n	8005cec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f06f 0204 	mvn.w	r2, #4
 8005cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2202      	movs	r2, #2
 8005cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d003      	beq.n	8005cda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f8ce 	bl	8005e74 <HAL_TIM_IC_CaptureCallback>
 8005cd8:	e005      	b.n	8005ce6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f8c0 	bl	8005e60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 f8d1 	bl	8005e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	f003 0308 	and.w	r3, r3, #8
 8005cf6:	2b08      	cmp	r3, #8
 8005cf8:	d122      	bne.n	8005d40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	f003 0308 	and.w	r3, r3, #8
 8005d04:	2b08      	cmp	r3, #8
 8005d06:	d11b      	bne.n	8005d40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f06f 0208 	mvn.w	r2, #8
 8005d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2204      	movs	r2, #4
 8005d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	69db      	ldr	r3, [r3, #28]
 8005d1e:	f003 0303 	and.w	r3, r3, #3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d003      	beq.n	8005d2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f8a4 	bl	8005e74 <HAL_TIM_IC_CaptureCallback>
 8005d2c:	e005      	b.n	8005d3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f896 	bl	8005e60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 f8a7 	bl	8005e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	f003 0310 	and.w	r3, r3, #16
 8005d4a:	2b10      	cmp	r3, #16
 8005d4c:	d122      	bne.n	8005d94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	f003 0310 	and.w	r3, r3, #16
 8005d58:	2b10      	cmp	r3, #16
 8005d5a:	d11b      	bne.n	8005d94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f06f 0210 	mvn.w	r2, #16
 8005d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2208      	movs	r2, #8
 8005d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	69db      	ldr	r3, [r3, #28]
 8005d72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d003      	beq.n	8005d82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f87a 	bl	8005e74 <HAL_TIM_IC_CaptureCallback>
 8005d80:	e005      	b.n	8005d8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 f86c 	bl	8005e60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f000 f87d 	bl	8005e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	f003 0301 	and.w	r3, r3, #1
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d10e      	bne.n	8005dc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	f003 0301 	and.w	r3, r3, #1
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d107      	bne.n	8005dc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f06f 0201 	mvn.w	r2, #1
 8005db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f846 	bl	8005e4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dca:	2b80      	cmp	r3, #128	; 0x80
 8005dcc:	d10e      	bne.n	8005dec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dd8:	2b80      	cmp	r3, #128	; 0x80
 8005dda:	d107      	bne.n	8005dec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f8ec 	bl	8005fc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df6:	2b40      	cmp	r3, #64	; 0x40
 8005df8:	d10e      	bne.n	8005e18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e04:	2b40      	cmp	r3, #64	; 0x40
 8005e06:	d107      	bne.n	8005e18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f842 	bl	8005e9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	f003 0320 	and.w	r3, r3, #32
 8005e22:	2b20      	cmp	r3, #32
 8005e24:	d10e      	bne.n	8005e44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	f003 0320 	and.w	r3, r3, #32
 8005e30:	2b20      	cmp	r3, #32
 8005e32:	d107      	bne.n	8005e44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f06f 0220 	mvn.w	r2, #32
 8005e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 f8b6 	bl	8005fb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e44:	bf00      	nop
 8005e46:	3708      	adds	r7, #8
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e54:	bf00      	nop
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e68:	bf00      	nop
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e7c:	bf00      	nop
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b085      	sub	sp, #20
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a34      	ldr	r2, [pc, #208]	; (8005f94 <TIM_Base_SetConfig+0xe4>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d00f      	beq.n	8005ee8 <TIM_Base_SetConfig+0x38>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ece:	d00b      	beq.n	8005ee8 <TIM_Base_SetConfig+0x38>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a31      	ldr	r2, [pc, #196]	; (8005f98 <TIM_Base_SetConfig+0xe8>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d007      	beq.n	8005ee8 <TIM_Base_SetConfig+0x38>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a30      	ldr	r2, [pc, #192]	; (8005f9c <TIM_Base_SetConfig+0xec>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d003      	beq.n	8005ee8 <TIM_Base_SetConfig+0x38>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a2f      	ldr	r2, [pc, #188]	; (8005fa0 <TIM_Base_SetConfig+0xf0>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d108      	bne.n	8005efa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a25      	ldr	r2, [pc, #148]	; (8005f94 <TIM_Base_SetConfig+0xe4>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d01b      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f08:	d017      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a22      	ldr	r2, [pc, #136]	; (8005f98 <TIM_Base_SetConfig+0xe8>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d013      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a21      	ldr	r2, [pc, #132]	; (8005f9c <TIM_Base_SetConfig+0xec>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d00f      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a20      	ldr	r2, [pc, #128]	; (8005fa0 <TIM_Base_SetConfig+0xf0>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d00b      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a1f      	ldr	r2, [pc, #124]	; (8005fa4 <TIM_Base_SetConfig+0xf4>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d007      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a1e      	ldr	r2, [pc, #120]	; (8005fa8 <TIM_Base_SetConfig+0xf8>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d003      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a1d      	ldr	r2, [pc, #116]	; (8005fac <TIM_Base_SetConfig+0xfc>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d108      	bne.n	8005f4c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	689a      	ldr	r2, [r3, #8]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a08      	ldr	r2, [pc, #32]	; (8005f94 <TIM_Base_SetConfig+0xe4>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d103      	bne.n	8005f80 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	691a      	ldr	r2, [r3, #16]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	615a      	str	r2, [r3, #20]
}
 8005f86:	bf00      	nop
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	40010000 	.word	0x40010000
 8005f98:	40000400 	.word	0x40000400
 8005f9c:	40000800 	.word	0x40000800
 8005fa0:	40000c00 	.word	0x40000c00
 8005fa4:	40014000 	.word	0x40014000
 8005fa8:	40014400 	.word	0x40014400
 8005fac:	40014800 	.word	0x40014800

08005fb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fb8:	bf00      	nop
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fcc:	bf00      	nop
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <srand>:
 8005fd8:	b538      	push	{r3, r4, r5, lr}
 8005fda:	4b10      	ldr	r3, [pc, #64]	; (800601c <srand+0x44>)
 8005fdc:	681d      	ldr	r5, [r3, #0]
 8005fde:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005fe0:	4604      	mov	r4, r0
 8005fe2:	b9b3      	cbnz	r3, 8006012 <srand+0x3a>
 8005fe4:	2018      	movs	r0, #24
 8005fe6:	f000 fa3b 	bl	8006460 <malloc>
 8005fea:	4602      	mov	r2, r0
 8005fec:	6328      	str	r0, [r5, #48]	; 0x30
 8005fee:	b920      	cbnz	r0, 8005ffa <srand+0x22>
 8005ff0:	4b0b      	ldr	r3, [pc, #44]	; (8006020 <srand+0x48>)
 8005ff2:	480c      	ldr	r0, [pc, #48]	; (8006024 <srand+0x4c>)
 8005ff4:	2146      	movs	r1, #70	; 0x46
 8005ff6:	f000 f9c9 	bl	800638c <__assert_func>
 8005ffa:	490b      	ldr	r1, [pc, #44]	; (8006028 <srand+0x50>)
 8005ffc:	4b0b      	ldr	r3, [pc, #44]	; (800602c <srand+0x54>)
 8005ffe:	e9c0 1300 	strd	r1, r3, [r0]
 8006002:	4b0b      	ldr	r3, [pc, #44]	; (8006030 <srand+0x58>)
 8006004:	6083      	str	r3, [r0, #8]
 8006006:	230b      	movs	r3, #11
 8006008:	8183      	strh	r3, [r0, #12]
 800600a:	2100      	movs	r1, #0
 800600c:	2001      	movs	r0, #1
 800600e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006012:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006014:	2200      	movs	r2, #0
 8006016:	611c      	str	r4, [r3, #16]
 8006018:	615a      	str	r2, [r3, #20]
 800601a:	bd38      	pop	{r3, r4, r5, pc}
 800601c:	20000068 	.word	0x20000068
 8006020:	080070b4 	.word	0x080070b4
 8006024:	080070cb 	.word	0x080070cb
 8006028:	abcd330e 	.word	0xabcd330e
 800602c:	e66d1234 	.word	0xe66d1234
 8006030:	0005deec 	.word	0x0005deec

08006034 <rand>:
 8006034:	4b16      	ldr	r3, [pc, #88]	; (8006090 <rand+0x5c>)
 8006036:	b510      	push	{r4, lr}
 8006038:	681c      	ldr	r4, [r3, #0]
 800603a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800603c:	b9b3      	cbnz	r3, 800606c <rand+0x38>
 800603e:	2018      	movs	r0, #24
 8006040:	f000 fa0e 	bl	8006460 <malloc>
 8006044:	4602      	mov	r2, r0
 8006046:	6320      	str	r0, [r4, #48]	; 0x30
 8006048:	b920      	cbnz	r0, 8006054 <rand+0x20>
 800604a:	4b12      	ldr	r3, [pc, #72]	; (8006094 <rand+0x60>)
 800604c:	4812      	ldr	r0, [pc, #72]	; (8006098 <rand+0x64>)
 800604e:	2152      	movs	r1, #82	; 0x52
 8006050:	f000 f99c 	bl	800638c <__assert_func>
 8006054:	4911      	ldr	r1, [pc, #68]	; (800609c <rand+0x68>)
 8006056:	4b12      	ldr	r3, [pc, #72]	; (80060a0 <rand+0x6c>)
 8006058:	e9c0 1300 	strd	r1, r3, [r0]
 800605c:	4b11      	ldr	r3, [pc, #68]	; (80060a4 <rand+0x70>)
 800605e:	6083      	str	r3, [r0, #8]
 8006060:	230b      	movs	r3, #11
 8006062:	8183      	strh	r3, [r0, #12]
 8006064:	2100      	movs	r1, #0
 8006066:	2001      	movs	r0, #1
 8006068:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800606c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800606e:	480e      	ldr	r0, [pc, #56]	; (80060a8 <rand+0x74>)
 8006070:	690b      	ldr	r3, [r1, #16]
 8006072:	694c      	ldr	r4, [r1, #20]
 8006074:	4a0d      	ldr	r2, [pc, #52]	; (80060ac <rand+0x78>)
 8006076:	4358      	muls	r0, r3
 8006078:	fb02 0004 	mla	r0, r2, r4, r0
 800607c:	fba3 3202 	umull	r3, r2, r3, r2
 8006080:	3301      	adds	r3, #1
 8006082:	eb40 0002 	adc.w	r0, r0, r2
 8006086:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800608a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800608e:	bd10      	pop	{r4, pc}
 8006090:	20000068 	.word	0x20000068
 8006094:	080070b4 	.word	0x080070b4
 8006098:	080070cb 	.word	0x080070cb
 800609c:	abcd330e 	.word	0xabcd330e
 80060a0:	e66d1234 	.word	0xe66d1234
 80060a4:	0005deec 	.word	0x0005deec
 80060a8:	5851f42d 	.word	0x5851f42d
 80060ac:	4c957f2d 	.word	0x4c957f2d

080060b0 <std>:
 80060b0:	2300      	movs	r3, #0
 80060b2:	b510      	push	{r4, lr}
 80060b4:	4604      	mov	r4, r0
 80060b6:	e9c0 3300 	strd	r3, r3, [r0]
 80060ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060be:	6083      	str	r3, [r0, #8]
 80060c0:	8181      	strh	r1, [r0, #12]
 80060c2:	6643      	str	r3, [r0, #100]	; 0x64
 80060c4:	81c2      	strh	r2, [r0, #14]
 80060c6:	6183      	str	r3, [r0, #24]
 80060c8:	4619      	mov	r1, r3
 80060ca:	2208      	movs	r2, #8
 80060cc:	305c      	adds	r0, #92	; 0x5c
 80060ce:	f000 f8e2 	bl	8006296 <memset>
 80060d2:	4b05      	ldr	r3, [pc, #20]	; (80060e8 <std+0x38>)
 80060d4:	6263      	str	r3, [r4, #36]	; 0x24
 80060d6:	4b05      	ldr	r3, [pc, #20]	; (80060ec <std+0x3c>)
 80060d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80060da:	4b05      	ldr	r3, [pc, #20]	; (80060f0 <std+0x40>)
 80060dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80060de:	4b05      	ldr	r3, [pc, #20]	; (80060f4 <std+0x44>)
 80060e0:	6224      	str	r4, [r4, #32]
 80060e2:	6323      	str	r3, [r4, #48]	; 0x30
 80060e4:	bd10      	pop	{r4, pc}
 80060e6:	bf00      	nop
 80060e8:	08006211 	.word	0x08006211
 80060ec:	08006233 	.word	0x08006233
 80060f0:	0800626b 	.word	0x0800626b
 80060f4:	0800628f 	.word	0x0800628f

080060f8 <stdio_exit_handler>:
 80060f8:	4a02      	ldr	r2, [pc, #8]	; (8006104 <stdio_exit_handler+0xc>)
 80060fa:	4903      	ldr	r1, [pc, #12]	; (8006108 <stdio_exit_handler+0x10>)
 80060fc:	4803      	ldr	r0, [pc, #12]	; (800610c <stdio_exit_handler+0x14>)
 80060fe:	f000 b869 	b.w	80061d4 <_fwalk_sglue>
 8006102:	bf00      	nop
 8006104:	20000010 	.word	0x20000010
 8006108:	080066d5 	.word	0x080066d5
 800610c:	2000001c 	.word	0x2000001c

08006110 <cleanup_stdio>:
 8006110:	6841      	ldr	r1, [r0, #4]
 8006112:	4b0c      	ldr	r3, [pc, #48]	; (8006144 <cleanup_stdio+0x34>)
 8006114:	4299      	cmp	r1, r3
 8006116:	b510      	push	{r4, lr}
 8006118:	4604      	mov	r4, r0
 800611a:	d001      	beq.n	8006120 <cleanup_stdio+0x10>
 800611c:	f000 fada 	bl	80066d4 <_fflush_r>
 8006120:	68a1      	ldr	r1, [r4, #8]
 8006122:	4b09      	ldr	r3, [pc, #36]	; (8006148 <cleanup_stdio+0x38>)
 8006124:	4299      	cmp	r1, r3
 8006126:	d002      	beq.n	800612e <cleanup_stdio+0x1e>
 8006128:	4620      	mov	r0, r4
 800612a:	f000 fad3 	bl	80066d4 <_fflush_r>
 800612e:	68e1      	ldr	r1, [r4, #12]
 8006130:	4b06      	ldr	r3, [pc, #24]	; (800614c <cleanup_stdio+0x3c>)
 8006132:	4299      	cmp	r1, r3
 8006134:	d004      	beq.n	8006140 <cleanup_stdio+0x30>
 8006136:	4620      	mov	r0, r4
 8006138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800613c:	f000 baca 	b.w	80066d4 <_fflush_r>
 8006140:	bd10      	pop	{r4, pc}
 8006142:	bf00      	nop
 8006144:	20000264 	.word	0x20000264
 8006148:	200002cc 	.word	0x200002cc
 800614c:	20000334 	.word	0x20000334

08006150 <global_stdio_init.part.0>:
 8006150:	b510      	push	{r4, lr}
 8006152:	4b0b      	ldr	r3, [pc, #44]	; (8006180 <global_stdio_init.part.0+0x30>)
 8006154:	4c0b      	ldr	r4, [pc, #44]	; (8006184 <global_stdio_init.part.0+0x34>)
 8006156:	4a0c      	ldr	r2, [pc, #48]	; (8006188 <global_stdio_init.part.0+0x38>)
 8006158:	601a      	str	r2, [r3, #0]
 800615a:	4620      	mov	r0, r4
 800615c:	2200      	movs	r2, #0
 800615e:	2104      	movs	r1, #4
 8006160:	f7ff ffa6 	bl	80060b0 <std>
 8006164:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006168:	2201      	movs	r2, #1
 800616a:	2109      	movs	r1, #9
 800616c:	f7ff ffa0 	bl	80060b0 <std>
 8006170:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006174:	2202      	movs	r2, #2
 8006176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800617a:	2112      	movs	r1, #18
 800617c:	f7ff bf98 	b.w	80060b0 <std>
 8006180:	2000039c 	.word	0x2000039c
 8006184:	20000264 	.word	0x20000264
 8006188:	080060f9 	.word	0x080060f9

0800618c <__sfp_lock_acquire>:
 800618c:	4801      	ldr	r0, [pc, #4]	; (8006194 <__sfp_lock_acquire+0x8>)
 800618e:	f000 b8fb 	b.w	8006388 <__retarget_lock_acquire_recursive>
 8006192:	bf00      	nop
 8006194:	200003a5 	.word	0x200003a5

08006198 <__sfp_lock_release>:
 8006198:	4801      	ldr	r0, [pc, #4]	; (80061a0 <__sfp_lock_release+0x8>)
 800619a:	f000 b8f6 	b.w	800638a <__retarget_lock_release_recursive>
 800619e:	bf00      	nop
 80061a0:	200003a5 	.word	0x200003a5

080061a4 <__sinit>:
 80061a4:	b510      	push	{r4, lr}
 80061a6:	4604      	mov	r4, r0
 80061a8:	f7ff fff0 	bl	800618c <__sfp_lock_acquire>
 80061ac:	6a23      	ldr	r3, [r4, #32]
 80061ae:	b11b      	cbz	r3, 80061b8 <__sinit+0x14>
 80061b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061b4:	f7ff bff0 	b.w	8006198 <__sfp_lock_release>
 80061b8:	4b04      	ldr	r3, [pc, #16]	; (80061cc <__sinit+0x28>)
 80061ba:	6223      	str	r3, [r4, #32]
 80061bc:	4b04      	ldr	r3, [pc, #16]	; (80061d0 <__sinit+0x2c>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1f5      	bne.n	80061b0 <__sinit+0xc>
 80061c4:	f7ff ffc4 	bl	8006150 <global_stdio_init.part.0>
 80061c8:	e7f2      	b.n	80061b0 <__sinit+0xc>
 80061ca:	bf00      	nop
 80061cc:	08006111 	.word	0x08006111
 80061d0:	2000039c 	.word	0x2000039c

080061d4 <_fwalk_sglue>:
 80061d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061d8:	4607      	mov	r7, r0
 80061da:	4688      	mov	r8, r1
 80061dc:	4614      	mov	r4, r2
 80061de:	2600      	movs	r6, #0
 80061e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80061e4:	f1b9 0901 	subs.w	r9, r9, #1
 80061e8:	d505      	bpl.n	80061f6 <_fwalk_sglue+0x22>
 80061ea:	6824      	ldr	r4, [r4, #0]
 80061ec:	2c00      	cmp	r4, #0
 80061ee:	d1f7      	bne.n	80061e0 <_fwalk_sglue+0xc>
 80061f0:	4630      	mov	r0, r6
 80061f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061f6:	89ab      	ldrh	r3, [r5, #12]
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d907      	bls.n	800620c <_fwalk_sglue+0x38>
 80061fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006200:	3301      	adds	r3, #1
 8006202:	d003      	beq.n	800620c <_fwalk_sglue+0x38>
 8006204:	4629      	mov	r1, r5
 8006206:	4638      	mov	r0, r7
 8006208:	47c0      	blx	r8
 800620a:	4306      	orrs	r6, r0
 800620c:	3568      	adds	r5, #104	; 0x68
 800620e:	e7e9      	b.n	80061e4 <_fwalk_sglue+0x10>

08006210 <__sread>:
 8006210:	b510      	push	{r4, lr}
 8006212:	460c      	mov	r4, r1
 8006214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006218:	f000 f868 	bl	80062ec <_read_r>
 800621c:	2800      	cmp	r0, #0
 800621e:	bfab      	itete	ge
 8006220:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006222:	89a3      	ldrhlt	r3, [r4, #12]
 8006224:	181b      	addge	r3, r3, r0
 8006226:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800622a:	bfac      	ite	ge
 800622c:	6563      	strge	r3, [r4, #84]	; 0x54
 800622e:	81a3      	strhlt	r3, [r4, #12]
 8006230:	bd10      	pop	{r4, pc}

08006232 <__swrite>:
 8006232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006236:	461f      	mov	r7, r3
 8006238:	898b      	ldrh	r3, [r1, #12]
 800623a:	05db      	lsls	r3, r3, #23
 800623c:	4605      	mov	r5, r0
 800623e:	460c      	mov	r4, r1
 8006240:	4616      	mov	r6, r2
 8006242:	d505      	bpl.n	8006250 <__swrite+0x1e>
 8006244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006248:	2302      	movs	r3, #2
 800624a:	2200      	movs	r2, #0
 800624c:	f000 f83c 	bl	80062c8 <_lseek_r>
 8006250:	89a3      	ldrh	r3, [r4, #12]
 8006252:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006256:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800625a:	81a3      	strh	r3, [r4, #12]
 800625c:	4632      	mov	r2, r6
 800625e:	463b      	mov	r3, r7
 8006260:	4628      	mov	r0, r5
 8006262:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006266:	f000 b853 	b.w	8006310 <_write_r>

0800626a <__sseek>:
 800626a:	b510      	push	{r4, lr}
 800626c:	460c      	mov	r4, r1
 800626e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006272:	f000 f829 	bl	80062c8 <_lseek_r>
 8006276:	1c43      	adds	r3, r0, #1
 8006278:	89a3      	ldrh	r3, [r4, #12]
 800627a:	bf15      	itete	ne
 800627c:	6560      	strne	r0, [r4, #84]	; 0x54
 800627e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006282:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006286:	81a3      	strheq	r3, [r4, #12]
 8006288:	bf18      	it	ne
 800628a:	81a3      	strhne	r3, [r4, #12]
 800628c:	bd10      	pop	{r4, pc}

0800628e <__sclose>:
 800628e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006292:	f000 b809 	b.w	80062a8 <_close_r>

08006296 <memset>:
 8006296:	4402      	add	r2, r0
 8006298:	4603      	mov	r3, r0
 800629a:	4293      	cmp	r3, r2
 800629c:	d100      	bne.n	80062a0 <memset+0xa>
 800629e:	4770      	bx	lr
 80062a0:	f803 1b01 	strb.w	r1, [r3], #1
 80062a4:	e7f9      	b.n	800629a <memset+0x4>
	...

080062a8 <_close_r>:
 80062a8:	b538      	push	{r3, r4, r5, lr}
 80062aa:	4d06      	ldr	r5, [pc, #24]	; (80062c4 <_close_r+0x1c>)
 80062ac:	2300      	movs	r3, #0
 80062ae:	4604      	mov	r4, r0
 80062b0:	4608      	mov	r0, r1
 80062b2:	602b      	str	r3, [r5, #0]
 80062b4:	f7fc fe49 	bl	8002f4a <_close>
 80062b8:	1c43      	adds	r3, r0, #1
 80062ba:	d102      	bne.n	80062c2 <_close_r+0x1a>
 80062bc:	682b      	ldr	r3, [r5, #0]
 80062be:	b103      	cbz	r3, 80062c2 <_close_r+0x1a>
 80062c0:	6023      	str	r3, [r4, #0]
 80062c2:	bd38      	pop	{r3, r4, r5, pc}
 80062c4:	200003a0 	.word	0x200003a0

080062c8 <_lseek_r>:
 80062c8:	b538      	push	{r3, r4, r5, lr}
 80062ca:	4d07      	ldr	r5, [pc, #28]	; (80062e8 <_lseek_r+0x20>)
 80062cc:	4604      	mov	r4, r0
 80062ce:	4608      	mov	r0, r1
 80062d0:	4611      	mov	r1, r2
 80062d2:	2200      	movs	r2, #0
 80062d4:	602a      	str	r2, [r5, #0]
 80062d6:	461a      	mov	r2, r3
 80062d8:	f7fc fe5e 	bl	8002f98 <_lseek>
 80062dc:	1c43      	adds	r3, r0, #1
 80062de:	d102      	bne.n	80062e6 <_lseek_r+0x1e>
 80062e0:	682b      	ldr	r3, [r5, #0]
 80062e2:	b103      	cbz	r3, 80062e6 <_lseek_r+0x1e>
 80062e4:	6023      	str	r3, [r4, #0]
 80062e6:	bd38      	pop	{r3, r4, r5, pc}
 80062e8:	200003a0 	.word	0x200003a0

080062ec <_read_r>:
 80062ec:	b538      	push	{r3, r4, r5, lr}
 80062ee:	4d07      	ldr	r5, [pc, #28]	; (800630c <_read_r+0x20>)
 80062f0:	4604      	mov	r4, r0
 80062f2:	4608      	mov	r0, r1
 80062f4:	4611      	mov	r1, r2
 80062f6:	2200      	movs	r2, #0
 80062f8:	602a      	str	r2, [r5, #0]
 80062fa:	461a      	mov	r2, r3
 80062fc:	f7fc fdec 	bl	8002ed8 <_read>
 8006300:	1c43      	adds	r3, r0, #1
 8006302:	d102      	bne.n	800630a <_read_r+0x1e>
 8006304:	682b      	ldr	r3, [r5, #0]
 8006306:	b103      	cbz	r3, 800630a <_read_r+0x1e>
 8006308:	6023      	str	r3, [r4, #0]
 800630a:	bd38      	pop	{r3, r4, r5, pc}
 800630c:	200003a0 	.word	0x200003a0

08006310 <_write_r>:
 8006310:	b538      	push	{r3, r4, r5, lr}
 8006312:	4d07      	ldr	r5, [pc, #28]	; (8006330 <_write_r+0x20>)
 8006314:	4604      	mov	r4, r0
 8006316:	4608      	mov	r0, r1
 8006318:	4611      	mov	r1, r2
 800631a:	2200      	movs	r2, #0
 800631c:	602a      	str	r2, [r5, #0]
 800631e:	461a      	mov	r2, r3
 8006320:	f7fc fdf7 	bl	8002f12 <_write>
 8006324:	1c43      	adds	r3, r0, #1
 8006326:	d102      	bne.n	800632e <_write_r+0x1e>
 8006328:	682b      	ldr	r3, [r5, #0]
 800632a:	b103      	cbz	r3, 800632e <_write_r+0x1e>
 800632c:	6023      	str	r3, [r4, #0]
 800632e:	bd38      	pop	{r3, r4, r5, pc}
 8006330:	200003a0 	.word	0x200003a0

08006334 <__errno>:
 8006334:	4b01      	ldr	r3, [pc, #4]	; (800633c <__errno+0x8>)
 8006336:	6818      	ldr	r0, [r3, #0]
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	20000068 	.word	0x20000068

08006340 <__libc_init_array>:
 8006340:	b570      	push	{r4, r5, r6, lr}
 8006342:	4d0d      	ldr	r5, [pc, #52]	; (8006378 <__libc_init_array+0x38>)
 8006344:	4c0d      	ldr	r4, [pc, #52]	; (800637c <__libc_init_array+0x3c>)
 8006346:	1b64      	subs	r4, r4, r5
 8006348:	10a4      	asrs	r4, r4, #2
 800634a:	2600      	movs	r6, #0
 800634c:	42a6      	cmp	r6, r4
 800634e:	d109      	bne.n	8006364 <__libc_init_array+0x24>
 8006350:	4d0b      	ldr	r5, [pc, #44]	; (8006380 <__libc_init_array+0x40>)
 8006352:	4c0c      	ldr	r4, [pc, #48]	; (8006384 <__libc_init_array+0x44>)
 8006354:	f000 fe40 	bl	8006fd8 <_init>
 8006358:	1b64      	subs	r4, r4, r5
 800635a:	10a4      	asrs	r4, r4, #2
 800635c:	2600      	movs	r6, #0
 800635e:	42a6      	cmp	r6, r4
 8006360:	d105      	bne.n	800636e <__libc_init_array+0x2e>
 8006362:	bd70      	pop	{r4, r5, r6, pc}
 8006364:	f855 3b04 	ldr.w	r3, [r5], #4
 8006368:	4798      	blx	r3
 800636a:	3601      	adds	r6, #1
 800636c:	e7ee      	b.n	800634c <__libc_init_array+0xc>
 800636e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006372:	4798      	blx	r3
 8006374:	3601      	adds	r6, #1
 8006376:	e7f2      	b.n	800635e <__libc_init_array+0x1e>
 8006378:	0800719c 	.word	0x0800719c
 800637c:	0800719c 	.word	0x0800719c
 8006380:	0800719c 	.word	0x0800719c
 8006384:	080071a0 	.word	0x080071a0

08006388 <__retarget_lock_acquire_recursive>:
 8006388:	4770      	bx	lr

0800638a <__retarget_lock_release_recursive>:
 800638a:	4770      	bx	lr

0800638c <__assert_func>:
 800638c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800638e:	4614      	mov	r4, r2
 8006390:	461a      	mov	r2, r3
 8006392:	4b09      	ldr	r3, [pc, #36]	; (80063b8 <__assert_func+0x2c>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4605      	mov	r5, r0
 8006398:	68d8      	ldr	r0, [r3, #12]
 800639a:	b14c      	cbz	r4, 80063b0 <__assert_func+0x24>
 800639c:	4b07      	ldr	r3, [pc, #28]	; (80063bc <__assert_func+0x30>)
 800639e:	9100      	str	r1, [sp, #0]
 80063a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80063a4:	4906      	ldr	r1, [pc, #24]	; (80063c0 <__assert_func+0x34>)
 80063a6:	462b      	mov	r3, r5
 80063a8:	f000 f9bc 	bl	8006724 <fiprintf>
 80063ac:	f000 f9dc 	bl	8006768 <abort>
 80063b0:	4b04      	ldr	r3, [pc, #16]	; (80063c4 <__assert_func+0x38>)
 80063b2:	461c      	mov	r4, r3
 80063b4:	e7f3      	b.n	800639e <__assert_func+0x12>
 80063b6:	bf00      	nop
 80063b8:	20000068 	.word	0x20000068
 80063bc:	08007123 	.word	0x08007123
 80063c0:	08007130 	.word	0x08007130
 80063c4:	0800715e 	.word	0x0800715e

080063c8 <_free_r>:
 80063c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80063ca:	2900      	cmp	r1, #0
 80063cc:	d044      	beq.n	8006458 <_free_r+0x90>
 80063ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063d2:	9001      	str	r0, [sp, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f1a1 0404 	sub.w	r4, r1, #4
 80063da:	bfb8      	it	lt
 80063dc:	18e4      	addlt	r4, r4, r3
 80063de:	f000 f8e7 	bl	80065b0 <__malloc_lock>
 80063e2:	4a1e      	ldr	r2, [pc, #120]	; (800645c <_free_r+0x94>)
 80063e4:	9801      	ldr	r0, [sp, #4]
 80063e6:	6813      	ldr	r3, [r2, #0]
 80063e8:	b933      	cbnz	r3, 80063f8 <_free_r+0x30>
 80063ea:	6063      	str	r3, [r4, #4]
 80063ec:	6014      	str	r4, [r2, #0]
 80063ee:	b003      	add	sp, #12
 80063f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80063f4:	f000 b8e2 	b.w	80065bc <__malloc_unlock>
 80063f8:	42a3      	cmp	r3, r4
 80063fa:	d908      	bls.n	800640e <_free_r+0x46>
 80063fc:	6825      	ldr	r5, [r4, #0]
 80063fe:	1961      	adds	r1, r4, r5
 8006400:	428b      	cmp	r3, r1
 8006402:	bf01      	itttt	eq
 8006404:	6819      	ldreq	r1, [r3, #0]
 8006406:	685b      	ldreq	r3, [r3, #4]
 8006408:	1949      	addeq	r1, r1, r5
 800640a:	6021      	streq	r1, [r4, #0]
 800640c:	e7ed      	b.n	80063ea <_free_r+0x22>
 800640e:	461a      	mov	r2, r3
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	b10b      	cbz	r3, 8006418 <_free_r+0x50>
 8006414:	42a3      	cmp	r3, r4
 8006416:	d9fa      	bls.n	800640e <_free_r+0x46>
 8006418:	6811      	ldr	r1, [r2, #0]
 800641a:	1855      	adds	r5, r2, r1
 800641c:	42a5      	cmp	r5, r4
 800641e:	d10b      	bne.n	8006438 <_free_r+0x70>
 8006420:	6824      	ldr	r4, [r4, #0]
 8006422:	4421      	add	r1, r4
 8006424:	1854      	adds	r4, r2, r1
 8006426:	42a3      	cmp	r3, r4
 8006428:	6011      	str	r1, [r2, #0]
 800642a:	d1e0      	bne.n	80063ee <_free_r+0x26>
 800642c:	681c      	ldr	r4, [r3, #0]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	6053      	str	r3, [r2, #4]
 8006432:	440c      	add	r4, r1
 8006434:	6014      	str	r4, [r2, #0]
 8006436:	e7da      	b.n	80063ee <_free_r+0x26>
 8006438:	d902      	bls.n	8006440 <_free_r+0x78>
 800643a:	230c      	movs	r3, #12
 800643c:	6003      	str	r3, [r0, #0]
 800643e:	e7d6      	b.n	80063ee <_free_r+0x26>
 8006440:	6825      	ldr	r5, [r4, #0]
 8006442:	1961      	adds	r1, r4, r5
 8006444:	428b      	cmp	r3, r1
 8006446:	bf04      	itt	eq
 8006448:	6819      	ldreq	r1, [r3, #0]
 800644a:	685b      	ldreq	r3, [r3, #4]
 800644c:	6063      	str	r3, [r4, #4]
 800644e:	bf04      	itt	eq
 8006450:	1949      	addeq	r1, r1, r5
 8006452:	6021      	streq	r1, [r4, #0]
 8006454:	6054      	str	r4, [r2, #4]
 8006456:	e7ca      	b.n	80063ee <_free_r+0x26>
 8006458:	b003      	add	sp, #12
 800645a:	bd30      	pop	{r4, r5, pc}
 800645c:	200003a8 	.word	0x200003a8

08006460 <malloc>:
 8006460:	4b02      	ldr	r3, [pc, #8]	; (800646c <malloc+0xc>)
 8006462:	4601      	mov	r1, r0
 8006464:	6818      	ldr	r0, [r3, #0]
 8006466:	f000 b823 	b.w	80064b0 <_malloc_r>
 800646a:	bf00      	nop
 800646c:	20000068 	.word	0x20000068

08006470 <sbrk_aligned>:
 8006470:	b570      	push	{r4, r5, r6, lr}
 8006472:	4e0e      	ldr	r6, [pc, #56]	; (80064ac <sbrk_aligned+0x3c>)
 8006474:	460c      	mov	r4, r1
 8006476:	6831      	ldr	r1, [r6, #0]
 8006478:	4605      	mov	r5, r0
 800647a:	b911      	cbnz	r1, 8006482 <sbrk_aligned+0x12>
 800647c:	f000 f964 	bl	8006748 <_sbrk_r>
 8006480:	6030      	str	r0, [r6, #0]
 8006482:	4621      	mov	r1, r4
 8006484:	4628      	mov	r0, r5
 8006486:	f000 f95f 	bl	8006748 <_sbrk_r>
 800648a:	1c43      	adds	r3, r0, #1
 800648c:	d00a      	beq.n	80064a4 <sbrk_aligned+0x34>
 800648e:	1cc4      	adds	r4, r0, #3
 8006490:	f024 0403 	bic.w	r4, r4, #3
 8006494:	42a0      	cmp	r0, r4
 8006496:	d007      	beq.n	80064a8 <sbrk_aligned+0x38>
 8006498:	1a21      	subs	r1, r4, r0
 800649a:	4628      	mov	r0, r5
 800649c:	f000 f954 	bl	8006748 <_sbrk_r>
 80064a0:	3001      	adds	r0, #1
 80064a2:	d101      	bne.n	80064a8 <sbrk_aligned+0x38>
 80064a4:	f04f 34ff 	mov.w	r4, #4294967295
 80064a8:	4620      	mov	r0, r4
 80064aa:	bd70      	pop	{r4, r5, r6, pc}
 80064ac:	200003ac 	.word	0x200003ac

080064b0 <_malloc_r>:
 80064b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064b4:	1ccd      	adds	r5, r1, #3
 80064b6:	f025 0503 	bic.w	r5, r5, #3
 80064ba:	3508      	adds	r5, #8
 80064bc:	2d0c      	cmp	r5, #12
 80064be:	bf38      	it	cc
 80064c0:	250c      	movcc	r5, #12
 80064c2:	2d00      	cmp	r5, #0
 80064c4:	4607      	mov	r7, r0
 80064c6:	db01      	blt.n	80064cc <_malloc_r+0x1c>
 80064c8:	42a9      	cmp	r1, r5
 80064ca:	d905      	bls.n	80064d8 <_malloc_r+0x28>
 80064cc:	230c      	movs	r3, #12
 80064ce:	603b      	str	r3, [r7, #0]
 80064d0:	2600      	movs	r6, #0
 80064d2:	4630      	mov	r0, r6
 80064d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064d8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80065ac <_malloc_r+0xfc>
 80064dc:	f000 f868 	bl	80065b0 <__malloc_lock>
 80064e0:	f8d8 3000 	ldr.w	r3, [r8]
 80064e4:	461c      	mov	r4, r3
 80064e6:	bb5c      	cbnz	r4, 8006540 <_malloc_r+0x90>
 80064e8:	4629      	mov	r1, r5
 80064ea:	4638      	mov	r0, r7
 80064ec:	f7ff ffc0 	bl	8006470 <sbrk_aligned>
 80064f0:	1c43      	adds	r3, r0, #1
 80064f2:	4604      	mov	r4, r0
 80064f4:	d155      	bne.n	80065a2 <_malloc_r+0xf2>
 80064f6:	f8d8 4000 	ldr.w	r4, [r8]
 80064fa:	4626      	mov	r6, r4
 80064fc:	2e00      	cmp	r6, #0
 80064fe:	d145      	bne.n	800658c <_malloc_r+0xdc>
 8006500:	2c00      	cmp	r4, #0
 8006502:	d048      	beq.n	8006596 <_malloc_r+0xe6>
 8006504:	6823      	ldr	r3, [r4, #0]
 8006506:	4631      	mov	r1, r6
 8006508:	4638      	mov	r0, r7
 800650a:	eb04 0903 	add.w	r9, r4, r3
 800650e:	f000 f91b 	bl	8006748 <_sbrk_r>
 8006512:	4581      	cmp	r9, r0
 8006514:	d13f      	bne.n	8006596 <_malloc_r+0xe6>
 8006516:	6821      	ldr	r1, [r4, #0]
 8006518:	1a6d      	subs	r5, r5, r1
 800651a:	4629      	mov	r1, r5
 800651c:	4638      	mov	r0, r7
 800651e:	f7ff ffa7 	bl	8006470 <sbrk_aligned>
 8006522:	3001      	adds	r0, #1
 8006524:	d037      	beq.n	8006596 <_malloc_r+0xe6>
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	442b      	add	r3, r5
 800652a:	6023      	str	r3, [r4, #0]
 800652c:	f8d8 3000 	ldr.w	r3, [r8]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d038      	beq.n	80065a6 <_malloc_r+0xf6>
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	42a2      	cmp	r2, r4
 8006538:	d12b      	bne.n	8006592 <_malloc_r+0xe2>
 800653a:	2200      	movs	r2, #0
 800653c:	605a      	str	r2, [r3, #4]
 800653e:	e00f      	b.n	8006560 <_malloc_r+0xb0>
 8006540:	6822      	ldr	r2, [r4, #0]
 8006542:	1b52      	subs	r2, r2, r5
 8006544:	d41f      	bmi.n	8006586 <_malloc_r+0xd6>
 8006546:	2a0b      	cmp	r2, #11
 8006548:	d917      	bls.n	800657a <_malloc_r+0xca>
 800654a:	1961      	adds	r1, r4, r5
 800654c:	42a3      	cmp	r3, r4
 800654e:	6025      	str	r5, [r4, #0]
 8006550:	bf18      	it	ne
 8006552:	6059      	strne	r1, [r3, #4]
 8006554:	6863      	ldr	r3, [r4, #4]
 8006556:	bf08      	it	eq
 8006558:	f8c8 1000 	streq.w	r1, [r8]
 800655c:	5162      	str	r2, [r4, r5]
 800655e:	604b      	str	r3, [r1, #4]
 8006560:	4638      	mov	r0, r7
 8006562:	f104 060b 	add.w	r6, r4, #11
 8006566:	f000 f829 	bl	80065bc <__malloc_unlock>
 800656a:	f026 0607 	bic.w	r6, r6, #7
 800656e:	1d23      	adds	r3, r4, #4
 8006570:	1af2      	subs	r2, r6, r3
 8006572:	d0ae      	beq.n	80064d2 <_malloc_r+0x22>
 8006574:	1b9b      	subs	r3, r3, r6
 8006576:	50a3      	str	r3, [r4, r2]
 8006578:	e7ab      	b.n	80064d2 <_malloc_r+0x22>
 800657a:	42a3      	cmp	r3, r4
 800657c:	6862      	ldr	r2, [r4, #4]
 800657e:	d1dd      	bne.n	800653c <_malloc_r+0x8c>
 8006580:	f8c8 2000 	str.w	r2, [r8]
 8006584:	e7ec      	b.n	8006560 <_malloc_r+0xb0>
 8006586:	4623      	mov	r3, r4
 8006588:	6864      	ldr	r4, [r4, #4]
 800658a:	e7ac      	b.n	80064e6 <_malloc_r+0x36>
 800658c:	4634      	mov	r4, r6
 800658e:	6876      	ldr	r6, [r6, #4]
 8006590:	e7b4      	b.n	80064fc <_malloc_r+0x4c>
 8006592:	4613      	mov	r3, r2
 8006594:	e7cc      	b.n	8006530 <_malloc_r+0x80>
 8006596:	230c      	movs	r3, #12
 8006598:	603b      	str	r3, [r7, #0]
 800659a:	4638      	mov	r0, r7
 800659c:	f000 f80e 	bl	80065bc <__malloc_unlock>
 80065a0:	e797      	b.n	80064d2 <_malloc_r+0x22>
 80065a2:	6025      	str	r5, [r4, #0]
 80065a4:	e7dc      	b.n	8006560 <_malloc_r+0xb0>
 80065a6:	605b      	str	r3, [r3, #4]
 80065a8:	deff      	udf	#255	; 0xff
 80065aa:	bf00      	nop
 80065ac:	200003a8 	.word	0x200003a8

080065b0 <__malloc_lock>:
 80065b0:	4801      	ldr	r0, [pc, #4]	; (80065b8 <__malloc_lock+0x8>)
 80065b2:	f7ff bee9 	b.w	8006388 <__retarget_lock_acquire_recursive>
 80065b6:	bf00      	nop
 80065b8:	200003a4 	.word	0x200003a4

080065bc <__malloc_unlock>:
 80065bc:	4801      	ldr	r0, [pc, #4]	; (80065c4 <__malloc_unlock+0x8>)
 80065be:	f7ff bee4 	b.w	800638a <__retarget_lock_release_recursive>
 80065c2:	bf00      	nop
 80065c4:	200003a4 	.word	0x200003a4

080065c8 <__sflush_r>:
 80065c8:	898a      	ldrh	r2, [r1, #12]
 80065ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ce:	4605      	mov	r5, r0
 80065d0:	0710      	lsls	r0, r2, #28
 80065d2:	460c      	mov	r4, r1
 80065d4:	d458      	bmi.n	8006688 <__sflush_r+0xc0>
 80065d6:	684b      	ldr	r3, [r1, #4]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	dc05      	bgt.n	80065e8 <__sflush_r+0x20>
 80065dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80065de:	2b00      	cmp	r3, #0
 80065e0:	dc02      	bgt.n	80065e8 <__sflush_r+0x20>
 80065e2:	2000      	movs	r0, #0
 80065e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065ea:	2e00      	cmp	r6, #0
 80065ec:	d0f9      	beq.n	80065e2 <__sflush_r+0x1a>
 80065ee:	2300      	movs	r3, #0
 80065f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80065f4:	682f      	ldr	r7, [r5, #0]
 80065f6:	6a21      	ldr	r1, [r4, #32]
 80065f8:	602b      	str	r3, [r5, #0]
 80065fa:	d032      	beq.n	8006662 <__sflush_r+0x9a>
 80065fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80065fe:	89a3      	ldrh	r3, [r4, #12]
 8006600:	075a      	lsls	r2, r3, #29
 8006602:	d505      	bpl.n	8006610 <__sflush_r+0x48>
 8006604:	6863      	ldr	r3, [r4, #4]
 8006606:	1ac0      	subs	r0, r0, r3
 8006608:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800660a:	b10b      	cbz	r3, 8006610 <__sflush_r+0x48>
 800660c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800660e:	1ac0      	subs	r0, r0, r3
 8006610:	2300      	movs	r3, #0
 8006612:	4602      	mov	r2, r0
 8006614:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006616:	6a21      	ldr	r1, [r4, #32]
 8006618:	4628      	mov	r0, r5
 800661a:	47b0      	blx	r6
 800661c:	1c43      	adds	r3, r0, #1
 800661e:	89a3      	ldrh	r3, [r4, #12]
 8006620:	d106      	bne.n	8006630 <__sflush_r+0x68>
 8006622:	6829      	ldr	r1, [r5, #0]
 8006624:	291d      	cmp	r1, #29
 8006626:	d82b      	bhi.n	8006680 <__sflush_r+0xb8>
 8006628:	4a29      	ldr	r2, [pc, #164]	; (80066d0 <__sflush_r+0x108>)
 800662a:	410a      	asrs	r2, r1
 800662c:	07d6      	lsls	r6, r2, #31
 800662e:	d427      	bmi.n	8006680 <__sflush_r+0xb8>
 8006630:	2200      	movs	r2, #0
 8006632:	6062      	str	r2, [r4, #4]
 8006634:	04d9      	lsls	r1, r3, #19
 8006636:	6922      	ldr	r2, [r4, #16]
 8006638:	6022      	str	r2, [r4, #0]
 800663a:	d504      	bpl.n	8006646 <__sflush_r+0x7e>
 800663c:	1c42      	adds	r2, r0, #1
 800663e:	d101      	bne.n	8006644 <__sflush_r+0x7c>
 8006640:	682b      	ldr	r3, [r5, #0]
 8006642:	b903      	cbnz	r3, 8006646 <__sflush_r+0x7e>
 8006644:	6560      	str	r0, [r4, #84]	; 0x54
 8006646:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006648:	602f      	str	r7, [r5, #0]
 800664a:	2900      	cmp	r1, #0
 800664c:	d0c9      	beq.n	80065e2 <__sflush_r+0x1a>
 800664e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006652:	4299      	cmp	r1, r3
 8006654:	d002      	beq.n	800665c <__sflush_r+0x94>
 8006656:	4628      	mov	r0, r5
 8006658:	f7ff feb6 	bl	80063c8 <_free_r>
 800665c:	2000      	movs	r0, #0
 800665e:	6360      	str	r0, [r4, #52]	; 0x34
 8006660:	e7c0      	b.n	80065e4 <__sflush_r+0x1c>
 8006662:	2301      	movs	r3, #1
 8006664:	4628      	mov	r0, r5
 8006666:	47b0      	blx	r6
 8006668:	1c41      	adds	r1, r0, #1
 800666a:	d1c8      	bne.n	80065fe <__sflush_r+0x36>
 800666c:	682b      	ldr	r3, [r5, #0]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d0c5      	beq.n	80065fe <__sflush_r+0x36>
 8006672:	2b1d      	cmp	r3, #29
 8006674:	d001      	beq.n	800667a <__sflush_r+0xb2>
 8006676:	2b16      	cmp	r3, #22
 8006678:	d101      	bne.n	800667e <__sflush_r+0xb6>
 800667a:	602f      	str	r7, [r5, #0]
 800667c:	e7b1      	b.n	80065e2 <__sflush_r+0x1a>
 800667e:	89a3      	ldrh	r3, [r4, #12]
 8006680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006684:	81a3      	strh	r3, [r4, #12]
 8006686:	e7ad      	b.n	80065e4 <__sflush_r+0x1c>
 8006688:	690f      	ldr	r7, [r1, #16]
 800668a:	2f00      	cmp	r7, #0
 800668c:	d0a9      	beq.n	80065e2 <__sflush_r+0x1a>
 800668e:	0793      	lsls	r3, r2, #30
 8006690:	680e      	ldr	r6, [r1, #0]
 8006692:	bf08      	it	eq
 8006694:	694b      	ldreq	r3, [r1, #20]
 8006696:	600f      	str	r7, [r1, #0]
 8006698:	bf18      	it	ne
 800669a:	2300      	movne	r3, #0
 800669c:	eba6 0807 	sub.w	r8, r6, r7
 80066a0:	608b      	str	r3, [r1, #8]
 80066a2:	f1b8 0f00 	cmp.w	r8, #0
 80066a6:	dd9c      	ble.n	80065e2 <__sflush_r+0x1a>
 80066a8:	6a21      	ldr	r1, [r4, #32]
 80066aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80066ac:	4643      	mov	r3, r8
 80066ae:	463a      	mov	r2, r7
 80066b0:	4628      	mov	r0, r5
 80066b2:	47b0      	blx	r6
 80066b4:	2800      	cmp	r0, #0
 80066b6:	dc06      	bgt.n	80066c6 <__sflush_r+0xfe>
 80066b8:	89a3      	ldrh	r3, [r4, #12]
 80066ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066be:	81a3      	strh	r3, [r4, #12]
 80066c0:	f04f 30ff 	mov.w	r0, #4294967295
 80066c4:	e78e      	b.n	80065e4 <__sflush_r+0x1c>
 80066c6:	4407      	add	r7, r0
 80066c8:	eba8 0800 	sub.w	r8, r8, r0
 80066cc:	e7e9      	b.n	80066a2 <__sflush_r+0xda>
 80066ce:	bf00      	nop
 80066d0:	dfbffffe 	.word	0xdfbffffe

080066d4 <_fflush_r>:
 80066d4:	b538      	push	{r3, r4, r5, lr}
 80066d6:	690b      	ldr	r3, [r1, #16]
 80066d8:	4605      	mov	r5, r0
 80066da:	460c      	mov	r4, r1
 80066dc:	b913      	cbnz	r3, 80066e4 <_fflush_r+0x10>
 80066de:	2500      	movs	r5, #0
 80066e0:	4628      	mov	r0, r5
 80066e2:	bd38      	pop	{r3, r4, r5, pc}
 80066e4:	b118      	cbz	r0, 80066ee <_fflush_r+0x1a>
 80066e6:	6a03      	ldr	r3, [r0, #32]
 80066e8:	b90b      	cbnz	r3, 80066ee <_fflush_r+0x1a>
 80066ea:	f7ff fd5b 	bl	80061a4 <__sinit>
 80066ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d0f3      	beq.n	80066de <_fflush_r+0xa>
 80066f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80066f8:	07d0      	lsls	r0, r2, #31
 80066fa:	d404      	bmi.n	8006706 <_fflush_r+0x32>
 80066fc:	0599      	lsls	r1, r3, #22
 80066fe:	d402      	bmi.n	8006706 <_fflush_r+0x32>
 8006700:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006702:	f7ff fe41 	bl	8006388 <__retarget_lock_acquire_recursive>
 8006706:	4628      	mov	r0, r5
 8006708:	4621      	mov	r1, r4
 800670a:	f7ff ff5d 	bl	80065c8 <__sflush_r>
 800670e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006710:	07da      	lsls	r2, r3, #31
 8006712:	4605      	mov	r5, r0
 8006714:	d4e4      	bmi.n	80066e0 <_fflush_r+0xc>
 8006716:	89a3      	ldrh	r3, [r4, #12]
 8006718:	059b      	lsls	r3, r3, #22
 800671a:	d4e1      	bmi.n	80066e0 <_fflush_r+0xc>
 800671c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800671e:	f7ff fe34 	bl	800638a <__retarget_lock_release_recursive>
 8006722:	e7dd      	b.n	80066e0 <_fflush_r+0xc>

08006724 <fiprintf>:
 8006724:	b40e      	push	{r1, r2, r3}
 8006726:	b503      	push	{r0, r1, lr}
 8006728:	4601      	mov	r1, r0
 800672a:	ab03      	add	r3, sp, #12
 800672c:	4805      	ldr	r0, [pc, #20]	; (8006744 <fiprintf+0x20>)
 800672e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006732:	6800      	ldr	r0, [r0, #0]
 8006734:	9301      	str	r3, [sp, #4]
 8006736:	f000 f847 	bl	80067c8 <_vfiprintf_r>
 800673a:	b002      	add	sp, #8
 800673c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006740:	b003      	add	sp, #12
 8006742:	4770      	bx	lr
 8006744:	20000068 	.word	0x20000068

08006748 <_sbrk_r>:
 8006748:	b538      	push	{r3, r4, r5, lr}
 800674a:	4d06      	ldr	r5, [pc, #24]	; (8006764 <_sbrk_r+0x1c>)
 800674c:	2300      	movs	r3, #0
 800674e:	4604      	mov	r4, r0
 8006750:	4608      	mov	r0, r1
 8006752:	602b      	str	r3, [r5, #0]
 8006754:	f7fc fc2e 	bl	8002fb4 <_sbrk>
 8006758:	1c43      	adds	r3, r0, #1
 800675a:	d102      	bne.n	8006762 <_sbrk_r+0x1a>
 800675c:	682b      	ldr	r3, [r5, #0]
 800675e:	b103      	cbz	r3, 8006762 <_sbrk_r+0x1a>
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	bd38      	pop	{r3, r4, r5, pc}
 8006764:	200003a0 	.word	0x200003a0

08006768 <abort>:
 8006768:	b508      	push	{r3, lr}
 800676a:	2006      	movs	r0, #6
 800676c:	f000 fb94 	bl	8006e98 <raise>
 8006770:	2001      	movs	r0, #1
 8006772:	f7fc fba7 	bl	8002ec4 <_exit>

08006776 <__sfputc_r>:
 8006776:	6893      	ldr	r3, [r2, #8]
 8006778:	3b01      	subs	r3, #1
 800677a:	2b00      	cmp	r3, #0
 800677c:	b410      	push	{r4}
 800677e:	6093      	str	r3, [r2, #8]
 8006780:	da08      	bge.n	8006794 <__sfputc_r+0x1e>
 8006782:	6994      	ldr	r4, [r2, #24]
 8006784:	42a3      	cmp	r3, r4
 8006786:	db01      	blt.n	800678c <__sfputc_r+0x16>
 8006788:	290a      	cmp	r1, #10
 800678a:	d103      	bne.n	8006794 <__sfputc_r+0x1e>
 800678c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006790:	f000 bac4 	b.w	8006d1c <__swbuf_r>
 8006794:	6813      	ldr	r3, [r2, #0]
 8006796:	1c58      	adds	r0, r3, #1
 8006798:	6010      	str	r0, [r2, #0]
 800679a:	7019      	strb	r1, [r3, #0]
 800679c:	4608      	mov	r0, r1
 800679e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <__sfputs_r>:
 80067a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a6:	4606      	mov	r6, r0
 80067a8:	460f      	mov	r7, r1
 80067aa:	4614      	mov	r4, r2
 80067ac:	18d5      	adds	r5, r2, r3
 80067ae:	42ac      	cmp	r4, r5
 80067b0:	d101      	bne.n	80067b6 <__sfputs_r+0x12>
 80067b2:	2000      	movs	r0, #0
 80067b4:	e007      	b.n	80067c6 <__sfputs_r+0x22>
 80067b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067ba:	463a      	mov	r2, r7
 80067bc:	4630      	mov	r0, r6
 80067be:	f7ff ffda 	bl	8006776 <__sfputc_r>
 80067c2:	1c43      	adds	r3, r0, #1
 80067c4:	d1f3      	bne.n	80067ae <__sfputs_r+0xa>
 80067c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080067c8 <_vfiprintf_r>:
 80067c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	460d      	mov	r5, r1
 80067ce:	b09d      	sub	sp, #116	; 0x74
 80067d0:	4614      	mov	r4, r2
 80067d2:	4698      	mov	r8, r3
 80067d4:	4606      	mov	r6, r0
 80067d6:	b118      	cbz	r0, 80067e0 <_vfiprintf_r+0x18>
 80067d8:	6a03      	ldr	r3, [r0, #32]
 80067da:	b90b      	cbnz	r3, 80067e0 <_vfiprintf_r+0x18>
 80067dc:	f7ff fce2 	bl	80061a4 <__sinit>
 80067e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80067e2:	07d9      	lsls	r1, r3, #31
 80067e4:	d405      	bmi.n	80067f2 <_vfiprintf_r+0x2a>
 80067e6:	89ab      	ldrh	r3, [r5, #12]
 80067e8:	059a      	lsls	r2, r3, #22
 80067ea:	d402      	bmi.n	80067f2 <_vfiprintf_r+0x2a>
 80067ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80067ee:	f7ff fdcb 	bl	8006388 <__retarget_lock_acquire_recursive>
 80067f2:	89ab      	ldrh	r3, [r5, #12]
 80067f4:	071b      	lsls	r3, r3, #28
 80067f6:	d501      	bpl.n	80067fc <_vfiprintf_r+0x34>
 80067f8:	692b      	ldr	r3, [r5, #16]
 80067fa:	b99b      	cbnz	r3, 8006824 <_vfiprintf_r+0x5c>
 80067fc:	4629      	mov	r1, r5
 80067fe:	4630      	mov	r0, r6
 8006800:	f000 faca 	bl	8006d98 <__swsetup_r>
 8006804:	b170      	cbz	r0, 8006824 <_vfiprintf_r+0x5c>
 8006806:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006808:	07dc      	lsls	r4, r3, #31
 800680a:	d504      	bpl.n	8006816 <_vfiprintf_r+0x4e>
 800680c:	f04f 30ff 	mov.w	r0, #4294967295
 8006810:	b01d      	add	sp, #116	; 0x74
 8006812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006816:	89ab      	ldrh	r3, [r5, #12]
 8006818:	0598      	lsls	r0, r3, #22
 800681a:	d4f7      	bmi.n	800680c <_vfiprintf_r+0x44>
 800681c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800681e:	f7ff fdb4 	bl	800638a <__retarget_lock_release_recursive>
 8006822:	e7f3      	b.n	800680c <_vfiprintf_r+0x44>
 8006824:	2300      	movs	r3, #0
 8006826:	9309      	str	r3, [sp, #36]	; 0x24
 8006828:	2320      	movs	r3, #32
 800682a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800682e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006832:	2330      	movs	r3, #48	; 0x30
 8006834:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80069e8 <_vfiprintf_r+0x220>
 8006838:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800683c:	f04f 0901 	mov.w	r9, #1
 8006840:	4623      	mov	r3, r4
 8006842:	469a      	mov	sl, r3
 8006844:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006848:	b10a      	cbz	r2, 800684e <_vfiprintf_r+0x86>
 800684a:	2a25      	cmp	r2, #37	; 0x25
 800684c:	d1f9      	bne.n	8006842 <_vfiprintf_r+0x7a>
 800684e:	ebba 0b04 	subs.w	fp, sl, r4
 8006852:	d00b      	beq.n	800686c <_vfiprintf_r+0xa4>
 8006854:	465b      	mov	r3, fp
 8006856:	4622      	mov	r2, r4
 8006858:	4629      	mov	r1, r5
 800685a:	4630      	mov	r0, r6
 800685c:	f7ff ffa2 	bl	80067a4 <__sfputs_r>
 8006860:	3001      	adds	r0, #1
 8006862:	f000 80a9 	beq.w	80069b8 <_vfiprintf_r+0x1f0>
 8006866:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006868:	445a      	add	r2, fp
 800686a:	9209      	str	r2, [sp, #36]	; 0x24
 800686c:	f89a 3000 	ldrb.w	r3, [sl]
 8006870:	2b00      	cmp	r3, #0
 8006872:	f000 80a1 	beq.w	80069b8 <_vfiprintf_r+0x1f0>
 8006876:	2300      	movs	r3, #0
 8006878:	f04f 32ff 	mov.w	r2, #4294967295
 800687c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006880:	f10a 0a01 	add.w	sl, sl, #1
 8006884:	9304      	str	r3, [sp, #16]
 8006886:	9307      	str	r3, [sp, #28]
 8006888:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800688c:	931a      	str	r3, [sp, #104]	; 0x68
 800688e:	4654      	mov	r4, sl
 8006890:	2205      	movs	r2, #5
 8006892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006896:	4854      	ldr	r0, [pc, #336]	; (80069e8 <_vfiprintf_r+0x220>)
 8006898:	f7f9 fca2 	bl	80001e0 <memchr>
 800689c:	9a04      	ldr	r2, [sp, #16]
 800689e:	b9d8      	cbnz	r0, 80068d8 <_vfiprintf_r+0x110>
 80068a0:	06d1      	lsls	r1, r2, #27
 80068a2:	bf44      	itt	mi
 80068a4:	2320      	movmi	r3, #32
 80068a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068aa:	0713      	lsls	r3, r2, #28
 80068ac:	bf44      	itt	mi
 80068ae:	232b      	movmi	r3, #43	; 0x2b
 80068b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068b4:	f89a 3000 	ldrb.w	r3, [sl]
 80068b8:	2b2a      	cmp	r3, #42	; 0x2a
 80068ba:	d015      	beq.n	80068e8 <_vfiprintf_r+0x120>
 80068bc:	9a07      	ldr	r2, [sp, #28]
 80068be:	4654      	mov	r4, sl
 80068c0:	2000      	movs	r0, #0
 80068c2:	f04f 0c0a 	mov.w	ip, #10
 80068c6:	4621      	mov	r1, r4
 80068c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068cc:	3b30      	subs	r3, #48	; 0x30
 80068ce:	2b09      	cmp	r3, #9
 80068d0:	d94d      	bls.n	800696e <_vfiprintf_r+0x1a6>
 80068d2:	b1b0      	cbz	r0, 8006902 <_vfiprintf_r+0x13a>
 80068d4:	9207      	str	r2, [sp, #28]
 80068d6:	e014      	b.n	8006902 <_vfiprintf_r+0x13a>
 80068d8:	eba0 0308 	sub.w	r3, r0, r8
 80068dc:	fa09 f303 	lsl.w	r3, r9, r3
 80068e0:	4313      	orrs	r3, r2
 80068e2:	9304      	str	r3, [sp, #16]
 80068e4:	46a2      	mov	sl, r4
 80068e6:	e7d2      	b.n	800688e <_vfiprintf_r+0xc6>
 80068e8:	9b03      	ldr	r3, [sp, #12]
 80068ea:	1d19      	adds	r1, r3, #4
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	9103      	str	r1, [sp, #12]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	bfbb      	ittet	lt
 80068f4:	425b      	neglt	r3, r3
 80068f6:	f042 0202 	orrlt.w	r2, r2, #2
 80068fa:	9307      	strge	r3, [sp, #28]
 80068fc:	9307      	strlt	r3, [sp, #28]
 80068fe:	bfb8      	it	lt
 8006900:	9204      	strlt	r2, [sp, #16]
 8006902:	7823      	ldrb	r3, [r4, #0]
 8006904:	2b2e      	cmp	r3, #46	; 0x2e
 8006906:	d10c      	bne.n	8006922 <_vfiprintf_r+0x15a>
 8006908:	7863      	ldrb	r3, [r4, #1]
 800690a:	2b2a      	cmp	r3, #42	; 0x2a
 800690c:	d134      	bne.n	8006978 <_vfiprintf_r+0x1b0>
 800690e:	9b03      	ldr	r3, [sp, #12]
 8006910:	1d1a      	adds	r2, r3, #4
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	9203      	str	r2, [sp, #12]
 8006916:	2b00      	cmp	r3, #0
 8006918:	bfb8      	it	lt
 800691a:	f04f 33ff 	movlt.w	r3, #4294967295
 800691e:	3402      	adds	r4, #2
 8006920:	9305      	str	r3, [sp, #20]
 8006922:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80069f8 <_vfiprintf_r+0x230>
 8006926:	7821      	ldrb	r1, [r4, #0]
 8006928:	2203      	movs	r2, #3
 800692a:	4650      	mov	r0, sl
 800692c:	f7f9 fc58 	bl	80001e0 <memchr>
 8006930:	b138      	cbz	r0, 8006942 <_vfiprintf_r+0x17a>
 8006932:	9b04      	ldr	r3, [sp, #16]
 8006934:	eba0 000a 	sub.w	r0, r0, sl
 8006938:	2240      	movs	r2, #64	; 0x40
 800693a:	4082      	lsls	r2, r0
 800693c:	4313      	orrs	r3, r2
 800693e:	3401      	adds	r4, #1
 8006940:	9304      	str	r3, [sp, #16]
 8006942:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006946:	4829      	ldr	r0, [pc, #164]	; (80069ec <_vfiprintf_r+0x224>)
 8006948:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800694c:	2206      	movs	r2, #6
 800694e:	f7f9 fc47 	bl	80001e0 <memchr>
 8006952:	2800      	cmp	r0, #0
 8006954:	d03f      	beq.n	80069d6 <_vfiprintf_r+0x20e>
 8006956:	4b26      	ldr	r3, [pc, #152]	; (80069f0 <_vfiprintf_r+0x228>)
 8006958:	bb1b      	cbnz	r3, 80069a2 <_vfiprintf_r+0x1da>
 800695a:	9b03      	ldr	r3, [sp, #12]
 800695c:	3307      	adds	r3, #7
 800695e:	f023 0307 	bic.w	r3, r3, #7
 8006962:	3308      	adds	r3, #8
 8006964:	9303      	str	r3, [sp, #12]
 8006966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006968:	443b      	add	r3, r7
 800696a:	9309      	str	r3, [sp, #36]	; 0x24
 800696c:	e768      	b.n	8006840 <_vfiprintf_r+0x78>
 800696e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006972:	460c      	mov	r4, r1
 8006974:	2001      	movs	r0, #1
 8006976:	e7a6      	b.n	80068c6 <_vfiprintf_r+0xfe>
 8006978:	2300      	movs	r3, #0
 800697a:	3401      	adds	r4, #1
 800697c:	9305      	str	r3, [sp, #20]
 800697e:	4619      	mov	r1, r3
 8006980:	f04f 0c0a 	mov.w	ip, #10
 8006984:	4620      	mov	r0, r4
 8006986:	f810 2b01 	ldrb.w	r2, [r0], #1
 800698a:	3a30      	subs	r2, #48	; 0x30
 800698c:	2a09      	cmp	r2, #9
 800698e:	d903      	bls.n	8006998 <_vfiprintf_r+0x1d0>
 8006990:	2b00      	cmp	r3, #0
 8006992:	d0c6      	beq.n	8006922 <_vfiprintf_r+0x15a>
 8006994:	9105      	str	r1, [sp, #20]
 8006996:	e7c4      	b.n	8006922 <_vfiprintf_r+0x15a>
 8006998:	fb0c 2101 	mla	r1, ip, r1, r2
 800699c:	4604      	mov	r4, r0
 800699e:	2301      	movs	r3, #1
 80069a0:	e7f0      	b.n	8006984 <_vfiprintf_r+0x1bc>
 80069a2:	ab03      	add	r3, sp, #12
 80069a4:	9300      	str	r3, [sp, #0]
 80069a6:	462a      	mov	r2, r5
 80069a8:	4b12      	ldr	r3, [pc, #72]	; (80069f4 <_vfiprintf_r+0x22c>)
 80069aa:	a904      	add	r1, sp, #16
 80069ac:	4630      	mov	r0, r6
 80069ae:	f3af 8000 	nop.w
 80069b2:	4607      	mov	r7, r0
 80069b4:	1c78      	adds	r0, r7, #1
 80069b6:	d1d6      	bne.n	8006966 <_vfiprintf_r+0x19e>
 80069b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069ba:	07d9      	lsls	r1, r3, #31
 80069bc:	d405      	bmi.n	80069ca <_vfiprintf_r+0x202>
 80069be:	89ab      	ldrh	r3, [r5, #12]
 80069c0:	059a      	lsls	r2, r3, #22
 80069c2:	d402      	bmi.n	80069ca <_vfiprintf_r+0x202>
 80069c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069c6:	f7ff fce0 	bl	800638a <__retarget_lock_release_recursive>
 80069ca:	89ab      	ldrh	r3, [r5, #12]
 80069cc:	065b      	lsls	r3, r3, #25
 80069ce:	f53f af1d 	bmi.w	800680c <_vfiprintf_r+0x44>
 80069d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069d4:	e71c      	b.n	8006810 <_vfiprintf_r+0x48>
 80069d6:	ab03      	add	r3, sp, #12
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	462a      	mov	r2, r5
 80069dc:	4b05      	ldr	r3, [pc, #20]	; (80069f4 <_vfiprintf_r+0x22c>)
 80069de:	a904      	add	r1, sp, #16
 80069e0:	4630      	mov	r0, r6
 80069e2:	f000 f879 	bl	8006ad8 <_printf_i>
 80069e6:	e7e4      	b.n	80069b2 <_vfiprintf_r+0x1ea>
 80069e8:	0800715f 	.word	0x0800715f
 80069ec:	08007169 	.word	0x08007169
 80069f0:	00000000 	.word	0x00000000
 80069f4:	080067a5 	.word	0x080067a5
 80069f8:	08007165 	.word	0x08007165

080069fc <_printf_common>:
 80069fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a00:	4616      	mov	r6, r2
 8006a02:	4699      	mov	r9, r3
 8006a04:	688a      	ldr	r2, [r1, #8]
 8006a06:	690b      	ldr	r3, [r1, #16]
 8006a08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	bfb8      	it	lt
 8006a10:	4613      	movlt	r3, r2
 8006a12:	6033      	str	r3, [r6, #0]
 8006a14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a18:	4607      	mov	r7, r0
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	b10a      	cbz	r2, 8006a22 <_printf_common+0x26>
 8006a1e:	3301      	adds	r3, #1
 8006a20:	6033      	str	r3, [r6, #0]
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	0699      	lsls	r1, r3, #26
 8006a26:	bf42      	ittt	mi
 8006a28:	6833      	ldrmi	r3, [r6, #0]
 8006a2a:	3302      	addmi	r3, #2
 8006a2c:	6033      	strmi	r3, [r6, #0]
 8006a2e:	6825      	ldr	r5, [r4, #0]
 8006a30:	f015 0506 	ands.w	r5, r5, #6
 8006a34:	d106      	bne.n	8006a44 <_printf_common+0x48>
 8006a36:	f104 0a19 	add.w	sl, r4, #25
 8006a3a:	68e3      	ldr	r3, [r4, #12]
 8006a3c:	6832      	ldr	r2, [r6, #0]
 8006a3e:	1a9b      	subs	r3, r3, r2
 8006a40:	42ab      	cmp	r3, r5
 8006a42:	dc26      	bgt.n	8006a92 <_printf_common+0x96>
 8006a44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a48:	1e13      	subs	r3, r2, #0
 8006a4a:	6822      	ldr	r2, [r4, #0]
 8006a4c:	bf18      	it	ne
 8006a4e:	2301      	movne	r3, #1
 8006a50:	0692      	lsls	r2, r2, #26
 8006a52:	d42b      	bmi.n	8006aac <_printf_common+0xb0>
 8006a54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a58:	4649      	mov	r1, r9
 8006a5a:	4638      	mov	r0, r7
 8006a5c:	47c0      	blx	r8
 8006a5e:	3001      	adds	r0, #1
 8006a60:	d01e      	beq.n	8006aa0 <_printf_common+0xa4>
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	6922      	ldr	r2, [r4, #16]
 8006a66:	f003 0306 	and.w	r3, r3, #6
 8006a6a:	2b04      	cmp	r3, #4
 8006a6c:	bf02      	ittt	eq
 8006a6e:	68e5      	ldreq	r5, [r4, #12]
 8006a70:	6833      	ldreq	r3, [r6, #0]
 8006a72:	1aed      	subeq	r5, r5, r3
 8006a74:	68a3      	ldr	r3, [r4, #8]
 8006a76:	bf0c      	ite	eq
 8006a78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a7c:	2500      	movne	r5, #0
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	bfc4      	itt	gt
 8006a82:	1a9b      	subgt	r3, r3, r2
 8006a84:	18ed      	addgt	r5, r5, r3
 8006a86:	2600      	movs	r6, #0
 8006a88:	341a      	adds	r4, #26
 8006a8a:	42b5      	cmp	r5, r6
 8006a8c:	d11a      	bne.n	8006ac4 <_printf_common+0xc8>
 8006a8e:	2000      	movs	r0, #0
 8006a90:	e008      	b.n	8006aa4 <_printf_common+0xa8>
 8006a92:	2301      	movs	r3, #1
 8006a94:	4652      	mov	r2, sl
 8006a96:	4649      	mov	r1, r9
 8006a98:	4638      	mov	r0, r7
 8006a9a:	47c0      	blx	r8
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	d103      	bne.n	8006aa8 <_printf_common+0xac>
 8006aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8006aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aa8:	3501      	adds	r5, #1
 8006aaa:	e7c6      	b.n	8006a3a <_printf_common+0x3e>
 8006aac:	18e1      	adds	r1, r4, r3
 8006aae:	1c5a      	adds	r2, r3, #1
 8006ab0:	2030      	movs	r0, #48	; 0x30
 8006ab2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ab6:	4422      	add	r2, r4
 8006ab8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006abc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ac0:	3302      	adds	r3, #2
 8006ac2:	e7c7      	b.n	8006a54 <_printf_common+0x58>
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	4622      	mov	r2, r4
 8006ac8:	4649      	mov	r1, r9
 8006aca:	4638      	mov	r0, r7
 8006acc:	47c0      	blx	r8
 8006ace:	3001      	adds	r0, #1
 8006ad0:	d0e6      	beq.n	8006aa0 <_printf_common+0xa4>
 8006ad2:	3601      	adds	r6, #1
 8006ad4:	e7d9      	b.n	8006a8a <_printf_common+0x8e>
	...

08006ad8 <_printf_i>:
 8006ad8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006adc:	7e0f      	ldrb	r7, [r1, #24]
 8006ade:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006ae0:	2f78      	cmp	r7, #120	; 0x78
 8006ae2:	4691      	mov	r9, r2
 8006ae4:	4680      	mov	r8, r0
 8006ae6:	460c      	mov	r4, r1
 8006ae8:	469a      	mov	sl, r3
 8006aea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006aee:	d807      	bhi.n	8006b00 <_printf_i+0x28>
 8006af0:	2f62      	cmp	r7, #98	; 0x62
 8006af2:	d80a      	bhi.n	8006b0a <_printf_i+0x32>
 8006af4:	2f00      	cmp	r7, #0
 8006af6:	f000 80d4 	beq.w	8006ca2 <_printf_i+0x1ca>
 8006afa:	2f58      	cmp	r7, #88	; 0x58
 8006afc:	f000 80c0 	beq.w	8006c80 <_printf_i+0x1a8>
 8006b00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b08:	e03a      	b.n	8006b80 <_printf_i+0xa8>
 8006b0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b0e:	2b15      	cmp	r3, #21
 8006b10:	d8f6      	bhi.n	8006b00 <_printf_i+0x28>
 8006b12:	a101      	add	r1, pc, #4	; (adr r1, 8006b18 <_printf_i+0x40>)
 8006b14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b18:	08006b71 	.word	0x08006b71
 8006b1c:	08006b85 	.word	0x08006b85
 8006b20:	08006b01 	.word	0x08006b01
 8006b24:	08006b01 	.word	0x08006b01
 8006b28:	08006b01 	.word	0x08006b01
 8006b2c:	08006b01 	.word	0x08006b01
 8006b30:	08006b85 	.word	0x08006b85
 8006b34:	08006b01 	.word	0x08006b01
 8006b38:	08006b01 	.word	0x08006b01
 8006b3c:	08006b01 	.word	0x08006b01
 8006b40:	08006b01 	.word	0x08006b01
 8006b44:	08006c89 	.word	0x08006c89
 8006b48:	08006bb1 	.word	0x08006bb1
 8006b4c:	08006c43 	.word	0x08006c43
 8006b50:	08006b01 	.word	0x08006b01
 8006b54:	08006b01 	.word	0x08006b01
 8006b58:	08006cab 	.word	0x08006cab
 8006b5c:	08006b01 	.word	0x08006b01
 8006b60:	08006bb1 	.word	0x08006bb1
 8006b64:	08006b01 	.word	0x08006b01
 8006b68:	08006b01 	.word	0x08006b01
 8006b6c:	08006c4b 	.word	0x08006c4b
 8006b70:	682b      	ldr	r3, [r5, #0]
 8006b72:	1d1a      	adds	r2, r3, #4
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	602a      	str	r2, [r5, #0]
 8006b78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b80:	2301      	movs	r3, #1
 8006b82:	e09f      	b.n	8006cc4 <_printf_i+0x1ec>
 8006b84:	6820      	ldr	r0, [r4, #0]
 8006b86:	682b      	ldr	r3, [r5, #0]
 8006b88:	0607      	lsls	r7, r0, #24
 8006b8a:	f103 0104 	add.w	r1, r3, #4
 8006b8e:	6029      	str	r1, [r5, #0]
 8006b90:	d501      	bpl.n	8006b96 <_printf_i+0xbe>
 8006b92:	681e      	ldr	r6, [r3, #0]
 8006b94:	e003      	b.n	8006b9e <_printf_i+0xc6>
 8006b96:	0646      	lsls	r6, r0, #25
 8006b98:	d5fb      	bpl.n	8006b92 <_printf_i+0xba>
 8006b9a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006b9e:	2e00      	cmp	r6, #0
 8006ba0:	da03      	bge.n	8006baa <_printf_i+0xd2>
 8006ba2:	232d      	movs	r3, #45	; 0x2d
 8006ba4:	4276      	negs	r6, r6
 8006ba6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006baa:	485a      	ldr	r0, [pc, #360]	; (8006d14 <_printf_i+0x23c>)
 8006bac:	230a      	movs	r3, #10
 8006bae:	e012      	b.n	8006bd6 <_printf_i+0xfe>
 8006bb0:	682b      	ldr	r3, [r5, #0]
 8006bb2:	6820      	ldr	r0, [r4, #0]
 8006bb4:	1d19      	adds	r1, r3, #4
 8006bb6:	6029      	str	r1, [r5, #0]
 8006bb8:	0605      	lsls	r5, r0, #24
 8006bba:	d501      	bpl.n	8006bc0 <_printf_i+0xe8>
 8006bbc:	681e      	ldr	r6, [r3, #0]
 8006bbe:	e002      	b.n	8006bc6 <_printf_i+0xee>
 8006bc0:	0641      	lsls	r1, r0, #25
 8006bc2:	d5fb      	bpl.n	8006bbc <_printf_i+0xe4>
 8006bc4:	881e      	ldrh	r6, [r3, #0]
 8006bc6:	4853      	ldr	r0, [pc, #332]	; (8006d14 <_printf_i+0x23c>)
 8006bc8:	2f6f      	cmp	r7, #111	; 0x6f
 8006bca:	bf0c      	ite	eq
 8006bcc:	2308      	moveq	r3, #8
 8006bce:	230a      	movne	r3, #10
 8006bd0:	2100      	movs	r1, #0
 8006bd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006bd6:	6865      	ldr	r5, [r4, #4]
 8006bd8:	60a5      	str	r5, [r4, #8]
 8006bda:	2d00      	cmp	r5, #0
 8006bdc:	bfa2      	ittt	ge
 8006bde:	6821      	ldrge	r1, [r4, #0]
 8006be0:	f021 0104 	bicge.w	r1, r1, #4
 8006be4:	6021      	strge	r1, [r4, #0]
 8006be6:	b90e      	cbnz	r6, 8006bec <_printf_i+0x114>
 8006be8:	2d00      	cmp	r5, #0
 8006bea:	d04b      	beq.n	8006c84 <_printf_i+0x1ac>
 8006bec:	4615      	mov	r5, r2
 8006bee:	fbb6 f1f3 	udiv	r1, r6, r3
 8006bf2:	fb03 6711 	mls	r7, r3, r1, r6
 8006bf6:	5dc7      	ldrb	r7, [r0, r7]
 8006bf8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006bfc:	4637      	mov	r7, r6
 8006bfe:	42bb      	cmp	r3, r7
 8006c00:	460e      	mov	r6, r1
 8006c02:	d9f4      	bls.n	8006bee <_printf_i+0x116>
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d10b      	bne.n	8006c20 <_printf_i+0x148>
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	07de      	lsls	r6, r3, #31
 8006c0c:	d508      	bpl.n	8006c20 <_printf_i+0x148>
 8006c0e:	6923      	ldr	r3, [r4, #16]
 8006c10:	6861      	ldr	r1, [r4, #4]
 8006c12:	4299      	cmp	r1, r3
 8006c14:	bfde      	ittt	le
 8006c16:	2330      	movle	r3, #48	; 0x30
 8006c18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006c20:	1b52      	subs	r2, r2, r5
 8006c22:	6122      	str	r2, [r4, #16]
 8006c24:	f8cd a000 	str.w	sl, [sp]
 8006c28:	464b      	mov	r3, r9
 8006c2a:	aa03      	add	r2, sp, #12
 8006c2c:	4621      	mov	r1, r4
 8006c2e:	4640      	mov	r0, r8
 8006c30:	f7ff fee4 	bl	80069fc <_printf_common>
 8006c34:	3001      	adds	r0, #1
 8006c36:	d14a      	bne.n	8006cce <_printf_i+0x1f6>
 8006c38:	f04f 30ff 	mov.w	r0, #4294967295
 8006c3c:	b004      	add	sp, #16
 8006c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c42:	6823      	ldr	r3, [r4, #0]
 8006c44:	f043 0320 	orr.w	r3, r3, #32
 8006c48:	6023      	str	r3, [r4, #0]
 8006c4a:	4833      	ldr	r0, [pc, #204]	; (8006d18 <_printf_i+0x240>)
 8006c4c:	2778      	movs	r7, #120	; 0x78
 8006c4e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006c52:	6823      	ldr	r3, [r4, #0]
 8006c54:	6829      	ldr	r1, [r5, #0]
 8006c56:	061f      	lsls	r7, r3, #24
 8006c58:	f851 6b04 	ldr.w	r6, [r1], #4
 8006c5c:	d402      	bmi.n	8006c64 <_printf_i+0x18c>
 8006c5e:	065f      	lsls	r7, r3, #25
 8006c60:	bf48      	it	mi
 8006c62:	b2b6      	uxthmi	r6, r6
 8006c64:	07df      	lsls	r7, r3, #31
 8006c66:	bf48      	it	mi
 8006c68:	f043 0320 	orrmi.w	r3, r3, #32
 8006c6c:	6029      	str	r1, [r5, #0]
 8006c6e:	bf48      	it	mi
 8006c70:	6023      	strmi	r3, [r4, #0]
 8006c72:	b91e      	cbnz	r6, 8006c7c <_printf_i+0x1a4>
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	f023 0320 	bic.w	r3, r3, #32
 8006c7a:	6023      	str	r3, [r4, #0]
 8006c7c:	2310      	movs	r3, #16
 8006c7e:	e7a7      	b.n	8006bd0 <_printf_i+0xf8>
 8006c80:	4824      	ldr	r0, [pc, #144]	; (8006d14 <_printf_i+0x23c>)
 8006c82:	e7e4      	b.n	8006c4e <_printf_i+0x176>
 8006c84:	4615      	mov	r5, r2
 8006c86:	e7bd      	b.n	8006c04 <_printf_i+0x12c>
 8006c88:	682b      	ldr	r3, [r5, #0]
 8006c8a:	6826      	ldr	r6, [r4, #0]
 8006c8c:	6961      	ldr	r1, [r4, #20]
 8006c8e:	1d18      	adds	r0, r3, #4
 8006c90:	6028      	str	r0, [r5, #0]
 8006c92:	0635      	lsls	r5, r6, #24
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	d501      	bpl.n	8006c9c <_printf_i+0x1c4>
 8006c98:	6019      	str	r1, [r3, #0]
 8006c9a:	e002      	b.n	8006ca2 <_printf_i+0x1ca>
 8006c9c:	0670      	lsls	r0, r6, #25
 8006c9e:	d5fb      	bpl.n	8006c98 <_printf_i+0x1c0>
 8006ca0:	8019      	strh	r1, [r3, #0]
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	6123      	str	r3, [r4, #16]
 8006ca6:	4615      	mov	r5, r2
 8006ca8:	e7bc      	b.n	8006c24 <_printf_i+0x14c>
 8006caa:	682b      	ldr	r3, [r5, #0]
 8006cac:	1d1a      	adds	r2, r3, #4
 8006cae:	602a      	str	r2, [r5, #0]
 8006cb0:	681d      	ldr	r5, [r3, #0]
 8006cb2:	6862      	ldr	r2, [r4, #4]
 8006cb4:	2100      	movs	r1, #0
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f7f9 fa92 	bl	80001e0 <memchr>
 8006cbc:	b108      	cbz	r0, 8006cc2 <_printf_i+0x1ea>
 8006cbe:	1b40      	subs	r0, r0, r5
 8006cc0:	6060      	str	r0, [r4, #4]
 8006cc2:	6863      	ldr	r3, [r4, #4]
 8006cc4:	6123      	str	r3, [r4, #16]
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ccc:	e7aa      	b.n	8006c24 <_printf_i+0x14c>
 8006cce:	6923      	ldr	r3, [r4, #16]
 8006cd0:	462a      	mov	r2, r5
 8006cd2:	4649      	mov	r1, r9
 8006cd4:	4640      	mov	r0, r8
 8006cd6:	47d0      	blx	sl
 8006cd8:	3001      	adds	r0, #1
 8006cda:	d0ad      	beq.n	8006c38 <_printf_i+0x160>
 8006cdc:	6823      	ldr	r3, [r4, #0]
 8006cde:	079b      	lsls	r3, r3, #30
 8006ce0:	d413      	bmi.n	8006d0a <_printf_i+0x232>
 8006ce2:	68e0      	ldr	r0, [r4, #12]
 8006ce4:	9b03      	ldr	r3, [sp, #12]
 8006ce6:	4298      	cmp	r0, r3
 8006ce8:	bfb8      	it	lt
 8006cea:	4618      	movlt	r0, r3
 8006cec:	e7a6      	b.n	8006c3c <_printf_i+0x164>
 8006cee:	2301      	movs	r3, #1
 8006cf0:	4632      	mov	r2, r6
 8006cf2:	4649      	mov	r1, r9
 8006cf4:	4640      	mov	r0, r8
 8006cf6:	47d0      	blx	sl
 8006cf8:	3001      	adds	r0, #1
 8006cfa:	d09d      	beq.n	8006c38 <_printf_i+0x160>
 8006cfc:	3501      	adds	r5, #1
 8006cfe:	68e3      	ldr	r3, [r4, #12]
 8006d00:	9903      	ldr	r1, [sp, #12]
 8006d02:	1a5b      	subs	r3, r3, r1
 8006d04:	42ab      	cmp	r3, r5
 8006d06:	dcf2      	bgt.n	8006cee <_printf_i+0x216>
 8006d08:	e7eb      	b.n	8006ce2 <_printf_i+0x20a>
 8006d0a:	2500      	movs	r5, #0
 8006d0c:	f104 0619 	add.w	r6, r4, #25
 8006d10:	e7f5      	b.n	8006cfe <_printf_i+0x226>
 8006d12:	bf00      	nop
 8006d14:	08007170 	.word	0x08007170
 8006d18:	08007181 	.word	0x08007181

08006d1c <__swbuf_r>:
 8006d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d1e:	460e      	mov	r6, r1
 8006d20:	4614      	mov	r4, r2
 8006d22:	4605      	mov	r5, r0
 8006d24:	b118      	cbz	r0, 8006d2e <__swbuf_r+0x12>
 8006d26:	6a03      	ldr	r3, [r0, #32]
 8006d28:	b90b      	cbnz	r3, 8006d2e <__swbuf_r+0x12>
 8006d2a:	f7ff fa3b 	bl	80061a4 <__sinit>
 8006d2e:	69a3      	ldr	r3, [r4, #24]
 8006d30:	60a3      	str	r3, [r4, #8]
 8006d32:	89a3      	ldrh	r3, [r4, #12]
 8006d34:	071a      	lsls	r2, r3, #28
 8006d36:	d525      	bpl.n	8006d84 <__swbuf_r+0x68>
 8006d38:	6923      	ldr	r3, [r4, #16]
 8006d3a:	b31b      	cbz	r3, 8006d84 <__swbuf_r+0x68>
 8006d3c:	6823      	ldr	r3, [r4, #0]
 8006d3e:	6922      	ldr	r2, [r4, #16]
 8006d40:	1a98      	subs	r0, r3, r2
 8006d42:	6963      	ldr	r3, [r4, #20]
 8006d44:	b2f6      	uxtb	r6, r6
 8006d46:	4283      	cmp	r3, r0
 8006d48:	4637      	mov	r7, r6
 8006d4a:	dc04      	bgt.n	8006d56 <__swbuf_r+0x3a>
 8006d4c:	4621      	mov	r1, r4
 8006d4e:	4628      	mov	r0, r5
 8006d50:	f7ff fcc0 	bl	80066d4 <_fflush_r>
 8006d54:	b9e0      	cbnz	r0, 8006d90 <__swbuf_r+0x74>
 8006d56:	68a3      	ldr	r3, [r4, #8]
 8006d58:	3b01      	subs	r3, #1
 8006d5a:	60a3      	str	r3, [r4, #8]
 8006d5c:	6823      	ldr	r3, [r4, #0]
 8006d5e:	1c5a      	adds	r2, r3, #1
 8006d60:	6022      	str	r2, [r4, #0]
 8006d62:	701e      	strb	r6, [r3, #0]
 8006d64:	6962      	ldr	r2, [r4, #20]
 8006d66:	1c43      	adds	r3, r0, #1
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d004      	beq.n	8006d76 <__swbuf_r+0x5a>
 8006d6c:	89a3      	ldrh	r3, [r4, #12]
 8006d6e:	07db      	lsls	r3, r3, #31
 8006d70:	d506      	bpl.n	8006d80 <__swbuf_r+0x64>
 8006d72:	2e0a      	cmp	r6, #10
 8006d74:	d104      	bne.n	8006d80 <__swbuf_r+0x64>
 8006d76:	4621      	mov	r1, r4
 8006d78:	4628      	mov	r0, r5
 8006d7a:	f7ff fcab 	bl	80066d4 <_fflush_r>
 8006d7e:	b938      	cbnz	r0, 8006d90 <__swbuf_r+0x74>
 8006d80:	4638      	mov	r0, r7
 8006d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d84:	4621      	mov	r1, r4
 8006d86:	4628      	mov	r0, r5
 8006d88:	f000 f806 	bl	8006d98 <__swsetup_r>
 8006d8c:	2800      	cmp	r0, #0
 8006d8e:	d0d5      	beq.n	8006d3c <__swbuf_r+0x20>
 8006d90:	f04f 37ff 	mov.w	r7, #4294967295
 8006d94:	e7f4      	b.n	8006d80 <__swbuf_r+0x64>
	...

08006d98 <__swsetup_r>:
 8006d98:	b538      	push	{r3, r4, r5, lr}
 8006d9a:	4b2a      	ldr	r3, [pc, #168]	; (8006e44 <__swsetup_r+0xac>)
 8006d9c:	4605      	mov	r5, r0
 8006d9e:	6818      	ldr	r0, [r3, #0]
 8006da0:	460c      	mov	r4, r1
 8006da2:	b118      	cbz	r0, 8006dac <__swsetup_r+0x14>
 8006da4:	6a03      	ldr	r3, [r0, #32]
 8006da6:	b90b      	cbnz	r3, 8006dac <__swsetup_r+0x14>
 8006da8:	f7ff f9fc 	bl	80061a4 <__sinit>
 8006dac:	89a3      	ldrh	r3, [r4, #12]
 8006dae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006db2:	0718      	lsls	r0, r3, #28
 8006db4:	d422      	bmi.n	8006dfc <__swsetup_r+0x64>
 8006db6:	06d9      	lsls	r1, r3, #27
 8006db8:	d407      	bmi.n	8006dca <__swsetup_r+0x32>
 8006dba:	2309      	movs	r3, #9
 8006dbc:	602b      	str	r3, [r5, #0]
 8006dbe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006dc2:	81a3      	strh	r3, [r4, #12]
 8006dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8006dc8:	e034      	b.n	8006e34 <__swsetup_r+0x9c>
 8006dca:	0758      	lsls	r0, r3, #29
 8006dcc:	d512      	bpl.n	8006df4 <__swsetup_r+0x5c>
 8006dce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dd0:	b141      	cbz	r1, 8006de4 <__swsetup_r+0x4c>
 8006dd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dd6:	4299      	cmp	r1, r3
 8006dd8:	d002      	beq.n	8006de0 <__swsetup_r+0x48>
 8006dda:	4628      	mov	r0, r5
 8006ddc:	f7ff faf4 	bl	80063c8 <_free_r>
 8006de0:	2300      	movs	r3, #0
 8006de2:	6363      	str	r3, [r4, #52]	; 0x34
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006dea:	81a3      	strh	r3, [r4, #12]
 8006dec:	2300      	movs	r3, #0
 8006dee:	6063      	str	r3, [r4, #4]
 8006df0:	6923      	ldr	r3, [r4, #16]
 8006df2:	6023      	str	r3, [r4, #0]
 8006df4:	89a3      	ldrh	r3, [r4, #12]
 8006df6:	f043 0308 	orr.w	r3, r3, #8
 8006dfa:	81a3      	strh	r3, [r4, #12]
 8006dfc:	6923      	ldr	r3, [r4, #16]
 8006dfe:	b94b      	cbnz	r3, 8006e14 <__swsetup_r+0x7c>
 8006e00:	89a3      	ldrh	r3, [r4, #12]
 8006e02:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e0a:	d003      	beq.n	8006e14 <__swsetup_r+0x7c>
 8006e0c:	4621      	mov	r1, r4
 8006e0e:	4628      	mov	r0, r5
 8006e10:	f000 f884 	bl	8006f1c <__smakebuf_r>
 8006e14:	89a0      	ldrh	r0, [r4, #12]
 8006e16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e1a:	f010 0301 	ands.w	r3, r0, #1
 8006e1e:	d00a      	beq.n	8006e36 <__swsetup_r+0x9e>
 8006e20:	2300      	movs	r3, #0
 8006e22:	60a3      	str	r3, [r4, #8]
 8006e24:	6963      	ldr	r3, [r4, #20]
 8006e26:	425b      	negs	r3, r3
 8006e28:	61a3      	str	r3, [r4, #24]
 8006e2a:	6923      	ldr	r3, [r4, #16]
 8006e2c:	b943      	cbnz	r3, 8006e40 <__swsetup_r+0xa8>
 8006e2e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e32:	d1c4      	bne.n	8006dbe <__swsetup_r+0x26>
 8006e34:	bd38      	pop	{r3, r4, r5, pc}
 8006e36:	0781      	lsls	r1, r0, #30
 8006e38:	bf58      	it	pl
 8006e3a:	6963      	ldrpl	r3, [r4, #20]
 8006e3c:	60a3      	str	r3, [r4, #8]
 8006e3e:	e7f4      	b.n	8006e2a <__swsetup_r+0x92>
 8006e40:	2000      	movs	r0, #0
 8006e42:	e7f7      	b.n	8006e34 <__swsetup_r+0x9c>
 8006e44:	20000068 	.word	0x20000068

08006e48 <_raise_r>:
 8006e48:	291f      	cmp	r1, #31
 8006e4a:	b538      	push	{r3, r4, r5, lr}
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	460d      	mov	r5, r1
 8006e50:	d904      	bls.n	8006e5c <_raise_r+0x14>
 8006e52:	2316      	movs	r3, #22
 8006e54:	6003      	str	r3, [r0, #0]
 8006e56:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5a:	bd38      	pop	{r3, r4, r5, pc}
 8006e5c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006e5e:	b112      	cbz	r2, 8006e66 <_raise_r+0x1e>
 8006e60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e64:	b94b      	cbnz	r3, 8006e7a <_raise_r+0x32>
 8006e66:	4620      	mov	r0, r4
 8006e68:	f000 f830 	bl	8006ecc <_getpid_r>
 8006e6c:	462a      	mov	r2, r5
 8006e6e:	4601      	mov	r1, r0
 8006e70:	4620      	mov	r0, r4
 8006e72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e76:	f000 b817 	b.w	8006ea8 <_kill_r>
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d00a      	beq.n	8006e94 <_raise_r+0x4c>
 8006e7e:	1c59      	adds	r1, r3, #1
 8006e80:	d103      	bne.n	8006e8a <_raise_r+0x42>
 8006e82:	2316      	movs	r3, #22
 8006e84:	6003      	str	r3, [r0, #0]
 8006e86:	2001      	movs	r0, #1
 8006e88:	e7e7      	b.n	8006e5a <_raise_r+0x12>
 8006e8a:	2400      	movs	r4, #0
 8006e8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006e90:	4628      	mov	r0, r5
 8006e92:	4798      	blx	r3
 8006e94:	2000      	movs	r0, #0
 8006e96:	e7e0      	b.n	8006e5a <_raise_r+0x12>

08006e98 <raise>:
 8006e98:	4b02      	ldr	r3, [pc, #8]	; (8006ea4 <raise+0xc>)
 8006e9a:	4601      	mov	r1, r0
 8006e9c:	6818      	ldr	r0, [r3, #0]
 8006e9e:	f7ff bfd3 	b.w	8006e48 <_raise_r>
 8006ea2:	bf00      	nop
 8006ea4:	20000068 	.word	0x20000068

08006ea8 <_kill_r>:
 8006ea8:	b538      	push	{r3, r4, r5, lr}
 8006eaa:	4d07      	ldr	r5, [pc, #28]	; (8006ec8 <_kill_r+0x20>)
 8006eac:	2300      	movs	r3, #0
 8006eae:	4604      	mov	r4, r0
 8006eb0:	4608      	mov	r0, r1
 8006eb2:	4611      	mov	r1, r2
 8006eb4:	602b      	str	r3, [r5, #0]
 8006eb6:	f7fb fff5 	bl	8002ea4 <_kill>
 8006eba:	1c43      	adds	r3, r0, #1
 8006ebc:	d102      	bne.n	8006ec4 <_kill_r+0x1c>
 8006ebe:	682b      	ldr	r3, [r5, #0]
 8006ec0:	b103      	cbz	r3, 8006ec4 <_kill_r+0x1c>
 8006ec2:	6023      	str	r3, [r4, #0]
 8006ec4:	bd38      	pop	{r3, r4, r5, pc}
 8006ec6:	bf00      	nop
 8006ec8:	200003a0 	.word	0x200003a0

08006ecc <_getpid_r>:
 8006ecc:	f7fb bfe2 	b.w	8002e94 <_getpid>

08006ed0 <__swhatbuf_r>:
 8006ed0:	b570      	push	{r4, r5, r6, lr}
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ed8:	2900      	cmp	r1, #0
 8006eda:	b096      	sub	sp, #88	; 0x58
 8006edc:	4615      	mov	r5, r2
 8006ede:	461e      	mov	r6, r3
 8006ee0:	da0d      	bge.n	8006efe <__swhatbuf_r+0x2e>
 8006ee2:	89a3      	ldrh	r3, [r4, #12]
 8006ee4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006ee8:	f04f 0100 	mov.w	r1, #0
 8006eec:	bf0c      	ite	eq
 8006eee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006ef2:	2340      	movne	r3, #64	; 0x40
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	6031      	str	r1, [r6, #0]
 8006ef8:	602b      	str	r3, [r5, #0]
 8006efa:	b016      	add	sp, #88	; 0x58
 8006efc:	bd70      	pop	{r4, r5, r6, pc}
 8006efe:	466a      	mov	r2, sp
 8006f00:	f000 f848 	bl	8006f94 <_fstat_r>
 8006f04:	2800      	cmp	r0, #0
 8006f06:	dbec      	blt.n	8006ee2 <__swhatbuf_r+0x12>
 8006f08:	9901      	ldr	r1, [sp, #4]
 8006f0a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006f0e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006f12:	4259      	negs	r1, r3
 8006f14:	4159      	adcs	r1, r3
 8006f16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f1a:	e7eb      	b.n	8006ef4 <__swhatbuf_r+0x24>

08006f1c <__smakebuf_r>:
 8006f1c:	898b      	ldrh	r3, [r1, #12]
 8006f1e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f20:	079d      	lsls	r5, r3, #30
 8006f22:	4606      	mov	r6, r0
 8006f24:	460c      	mov	r4, r1
 8006f26:	d507      	bpl.n	8006f38 <__smakebuf_r+0x1c>
 8006f28:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f2c:	6023      	str	r3, [r4, #0]
 8006f2e:	6123      	str	r3, [r4, #16]
 8006f30:	2301      	movs	r3, #1
 8006f32:	6163      	str	r3, [r4, #20]
 8006f34:	b002      	add	sp, #8
 8006f36:	bd70      	pop	{r4, r5, r6, pc}
 8006f38:	ab01      	add	r3, sp, #4
 8006f3a:	466a      	mov	r2, sp
 8006f3c:	f7ff ffc8 	bl	8006ed0 <__swhatbuf_r>
 8006f40:	9900      	ldr	r1, [sp, #0]
 8006f42:	4605      	mov	r5, r0
 8006f44:	4630      	mov	r0, r6
 8006f46:	f7ff fab3 	bl	80064b0 <_malloc_r>
 8006f4a:	b948      	cbnz	r0, 8006f60 <__smakebuf_r+0x44>
 8006f4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f50:	059a      	lsls	r2, r3, #22
 8006f52:	d4ef      	bmi.n	8006f34 <__smakebuf_r+0x18>
 8006f54:	f023 0303 	bic.w	r3, r3, #3
 8006f58:	f043 0302 	orr.w	r3, r3, #2
 8006f5c:	81a3      	strh	r3, [r4, #12]
 8006f5e:	e7e3      	b.n	8006f28 <__smakebuf_r+0xc>
 8006f60:	89a3      	ldrh	r3, [r4, #12]
 8006f62:	6020      	str	r0, [r4, #0]
 8006f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f68:	81a3      	strh	r3, [r4, #12]
 8006f6a:	9b00      	ldr	r3, [sp, #0]
 8006f6c:	6163      	str	r3, [r4, #20]
 8006f6e:	9b01      	ldr	r3, [sp, #4]
 8006f70:	6120      	str	r0, [r4, #16]
 8006f72:	b15b      	cbz	r3, 8006f8c <__smakebuf_r+0x70>
 8006f74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f78:	4630      	mov	r0, r6
 8006f7a:	f000 f81d 	bl	8006fb8 <_isatty_r>
 8006f7e:	b128      	cbz	r0, 8006f8c <__smakebuf_r+0x70>
 8006f80:	89a3      	ldrh	r3, [r4, #12]
 8006f82:	f023 0303 	bic.w	r3, r3, #3
 8006f86:	f043 0301 	orr.w	r3, r3, #1
 8006f8a:	81a3      	strh	r3, [r4, #12]
 8006f8c:	89a3      	ldrh	r3, [r4, #12]
 8006f8e:	431d      	orrs	r5, r3
 8006f90:	81a5      	strh	r5, [r4, #12]
 8006f92:	e7cf      	b.n	8006f34 <__smakebuf_r+0x18>

08006f94 <_fstat_r>:
 8006f94:	b538      	push	{r3, r4, r5, lr}
 8006f96:	4d07      	ldr	r5, [pc, #28]	; (8006fb4 <_fstat_r+0x20>)
 8006f98:	2300      	movs	r3, #0
 8006f9a:	4604      	mov	r4, r0
 8006f9c:	4608      	mov	r0, r1
 8006f9e:	4611      	mov	r1, r2
 8006fa0:	602b      	str	r3, [r5, #0]
 8006fa2:	f7fb ffde 	bl	8002f62 <_fstat>
 8006fa6:	1c43      	adds	r3, r0, #1
 8006fa8:	d102      	bne.n	8006fb0 <_fstat_r+0x1c>
 8006faa:	682b      	ldr	r3, [r5, #0]
 8006fac:	b103      	cbz	r3, 8006fb0 <_fstat_r+0x1c>
 8006fae:	6023      	str	r3, [r4, #0]
 8006fb0:	bd38      	pop	{r3, r4, r5, pc}
 8006fb2:	bf00      	nop
 8006fb4:	200003a0 	.word	0x200003a0

08006fb8 <_isatty_r>:
 8006fb8:	b538      	push	{r3, r4, r5, lr}
 8006fba:	4d06      	ldr	r5, [pc, #24]	; (8006fd4 <_isatty_r+0x1c>)
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	4604      	mov	r4, r0
 8006fc0:	4608      	mov	r0, r1
 8006fc2:	602b      	str	r3, [r5, #0]
 8006fc4:	f7fb ffdd 	bl	8002f82 <_isatty>
 8006fc8:	1c43      	adds	r3, r0, #1
 8006fca:	d102      	bne.n	8006fd2 <_isatty_r+0x1a>
 8006fcc:	682b      	ldr	r3, [r5, #0]
 8006fce:	b103      	cbz	r3, 8006fd2 <_isatty_r+0x1a>
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	bd38      	pop	{r3, r4, r5, pc}
 8006fd4:	200003a0 	.word	0x200003a0

08006fd8 <_init>:
 8006fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fda:	bf00      	nop
 8006fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fde:	bc08      	pop	{r3}
 8006fe0:	469e      	mov	lr, r3
 8006fe2:	4770      	bx	lr

08006fe4 <_fini>:
 8006fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe6:	bf00      	nop
 8006fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fea:	bc08      	pop	{r3}
 8006fec:	469e      	mov	lr, r3
 8006fee:	4770      	bx	lr
