Open file /mnt/DOS_hdb5/emulator/gbgame/bubble91.gb
Name    : BUBBLE BOBBLE
Normal GameBoy
configuration 01 : MBC1
ROM size 2 : 8 * 16 kbyte 
NO RAM
Country : Non-Japanese 
Name: Analog 2-axis 6-button joystick with XY/UV extensions
Number of Axes: 2
Number of Buttons: 6
Number of Balls: 0
write 00 to INT_ENABLE 00
write to INT_FLAG 00
write 01 to INT_ENABLE 01
set halt 457200 
stop halt 64616 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
write 01 to INT_ENABLE 01
make int 1 CURLINE 5 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 48 373796
write 01 to INT_ENABLE 01
make int 1 CURLINE 16 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 48 293720
set halt 7756 
stop halt 50312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 9260 
stop halt 61420 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7724 
stop halt 62956 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 9260 
stop halt 61420 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7724 
stop halt 62956 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 9260 
stop halt 61420 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7724 
stop halt 62956 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 9260 
stop halt 61420 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7724 
stop halt 62956 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 9260 
stop halt 61420 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7724 
stop halt 62956 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 9260 
stop halt 61420 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7724 
stop halt 62956 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 9920 
stop halt 60760 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7736 
stop halt 62944 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8592 
stop halt 62088 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8368 
stop halt 62312 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7660 
stop halt 63020 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8596 
stop halt 62084 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7772 
stop halt 62908 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8320 
stop halt 62360 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7612 
stop halt 63068 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8320 
stop halt 62360 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7612 
stop halt 63068 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8320 
stop halt 62360 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7612 
stop halt 63068 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8320 
stop halt 62360 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7612 
stop halt 63068 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8320 
stop halt 62360 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7612 
stop halt 63068 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8320 
stop halt 62360 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7612 
stop halt 63068 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 8320 
stop halt 62360 
make int 1 CURLINE 144 CMP_LINE 0 INT_ENABLE 01 LCDCSTAT 49 0
set halt 7612 
