// Seed: 2342959509
module module_0 ();
  parameter id_1 = -1;
  if (id_1) begin : LABEL_0
    logic [7:0] id_2;
    id_3(
        id_2, ~id_2[1'b0]
    );
  end else wire id_4;
  always_comb wait (1) id_1 <= 1;
  assign id_1 = -1;
  wire id_5, id_6 = id_5;
  always id_1 = id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri0  id_1,
    input  logic id_2,
    input  tri   id_3
);
  logic [7:0] id_5;
  module_0 modCall_1 ();
  id_6(
      id_6, id_6
  ); id_7 :
  assert  property  (  @  (  posedge  -1  or  id_5  [  -1  ]  or  posedge  id_0  ?  -1  :  1  or  id_3  or  posedge  1  or  posedge  id_7  )  -1  )
    id_6 <= id_2;
endmodule
