// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_2_HH_
#define _max_pool_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fcmp_32ns_32neOg.h"

namespace ap_rtl {

struct max_pool_2 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > max_pool_out_address0;
    sc_out< sc_logic > max_pool_out_ce0;
    sc_out< sc_logic > max_pool_out_we0;
    sc_out< sc_lv<32> > max_pool_out_d0;
    sc_out< sc_lv<11> > conv_2_out_address0;
    sc_out< sc_logic > conv_2_out_ce0;
    sc_in< sc_lv<32> > conv_2_out_q0;
    sc_out< sc_lv<11> > conv_2_out_address1;
    sc_out< sc_logic > conv_2_out_ce1;
    sc_in< sc_lv<32> > conv_2_out_q1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    max_pool_2(sc_module_name name);
    SC_HAS_PROCESS(max_pool_2);

    ~max_pool_2();

    sc_trace_file* mVcdFile;

    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U124;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U125;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten23_reg_140;
    sc_signal< sc_lv<5> > f_0_reg_151;
    sc_signal< sc_lv<6> > indvar_flatten_reg_162;
    sc_signal< sc_lv<3> > r_0_reg_173;
    sc_signal< sc_lv<3> > c_0_reg_184;
    sc_signal< sc_lv<32> > reg_206;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_886;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_886_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln10_fu_227_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_886_pp0_iter2_reg;
    sc_signal< sc_lv<9> > add_ln10_fu_233_p2;
    sc_signal< sc_lv<9> > add_ln10_reg_890;
    sc_signal< sc_lv<1> > icmp_ln13_fu_245_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_895;
    sc_signal< sc_lv<5> > select_ln29_5_fu_259_p3;
    sc_signal< sc_lv<5> > select_ln29_5_reg_900;
    sc_signal< sc_lv<12> > zext_ln29_1_fu_267_p1;
    sc_signal< sc_lv<12> > zext_ln29_1_reg_906;
    sc_signal< sc_lv<3> > select_ln13_fu_317_p3;
    sc_signal< sc_lv<3> > select_ln13_reg_912;
    sc_signal< sc_lv<3> > select_ln13_1_fu_333_p3;
    sc_signal< sc_lv<3> > select_ln13_1_reg_918;
    sc_signal< sc_lv<4> > select_ln13_3_fu_365_p3;
    sc_signal< sc_lv<4> > select_ln13_3_reg_925;
    sc_signal< sc_lv<8> > zext_ln29_4_fu_381_p1;
    sc_signal< sc_lv<8> > zext_ln29_4_reg_930;
    sc_signal< sc_lv<8> > zext_ln29_7_fu_416_p1;
    sc_signal< sc_lv<8> > zext_ln29_7_reg_940;
    sc_signal< sc_lv<6> > add_ln13_fu_445_p2;
    sc_signal< sc_lv<6> > add_ln13_reg_950;
    sc_signal< sc_lv<12> > add_ln29_7_fu_496_p2;
    sc_signal< sc_lv<12> > add_ln29_7_reg_960;
    sc_signal< sc_lv<32> > conv_2_out_load_1_reg_965;
    sc_signal< sc_lv<3> > c_fu_501_p2;
    sc_signal< sc_lv<3> > c_reg_972;
    sc_signal< sc_lv<6> > select_ln13_4_fu_506_p3;
    sc_signal< sc_lv<6> > select_ln13_4_reg_977;
    sc_signal< sc_lv<32> > select_ln29_fu_577_p3;
    sc_signal< sc_lv<32> > select_ln29_reg_982;
    sc_signal< sc_lv<32> > conv_2_out_load_2_reg_989;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<10> > add_ln36_2_fu_603_p2;
    sc_signal< sc_lv<10> > add_ln36_2_reg_996;
    sc_signal< sc_lv<10> > add_ln36_2_reg_996_pp0_iter2_reg;
    sc_signal< sc_lv<32> > select_ln29_1_fu_695_p3;
    sc_signal< sc_lv<32> > select_ln29_1_reg_1006;
    sc_signal< sc_lv<32> > select_ln29_2_fu_784_p3;
    sc_signal< sc_lv<32> > select_ln29_2_reg_1013;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<9> > ap_phi_mux_indvar_flatten23_phi_fu_144_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_phi_fu_155_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_indvar_flatten_phi_fu_166_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_r_0_phi_fu_177_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_c_0_phi_fu_188_p4;
    sc_signal< sc_lv<64> > zext_ln29_5_fu_405_p1;
    sc_signal< sc_lv<64> > zext_ln29_8_fu_440_p1;
    sc_signal< sc_lv<64> > zext_ln29_6_fu_478_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln29_9_fu_609_p1;
    sc_signal< sc_lv<64> > zext_ln36_3_fu_882_p1;
    sc_signal< sc_lv<32> > grp_fu_195_p0;
    sc_signal< sc_lv<32> > grp_fu_195_p1;
    sc_signal< sc_lv<32> > grp_fu_201_p0;
    sc_signal< sc_lv<32> > grp_fu_201_p1;
    sc_signal< sc_lv<4> > shl_ln_fu_213_p3;
    sc_signal< sc_lv<5> > f_fu_239_p2;
    sc_signal< sc_lv<4> > or_ln26_fu_221_p2;
    sc_signal< sc_lv<1> > icmp_ln16_fu_293_p2;
    sc_signal< sc_lv<1> > xor_ln29_fu_287_p2;
    sc_signal< sc_lv<3> > select_ln29_4_fu_251_p3;
    sc_signal< sc_lv<1> > and_ln29_7_fu_299_p2;
    sc_signal< sc_lv<1> > or_ln13_fu_311_p2;
    sc_signal< sc_lv<3> > r_fu_305_p2;
    sc_signal< sc_lv<4> > shl_ln26_mid1_fu_325_p3;
    sc_signal< sc_lv<4> > select_ln29_6_fu_271_p3;
    sc_signal< sc_lv<4> > select_ln13_2_fu_341_p3;
    sc_signal< sc_lv<4> > mul_ln29_fu_353_p1;
    sc_signal< sc_lv<4> > or_ln26_1_fu_359_p2;
    sc_signal< sc_lv<4> > select_ln29_7_fu_279_p3;
    sc_signal< sc_lv<4> > shl_ln1_fu_373_p3;
    sc_signal< sc_lv<8> > mul_ln29_fu_353_p2;
    sc_signal< sc_lv<8> > add_ln29_fu_385_p2;
    sc_signal< sc_lv<12> > tmp_14_cast_fu_391_p3;
    sc_signal< sc_lv<12> > add_ln29_1_fu_399_p2;
    sc_signal< sc_lv<4> > or_ln27_fu_410_p2;
    sc_signal< sc_lv<8> > add_ln29_4_fu_420_p2;
    sc_signal< sc_lv<12> > tmp_18_cast_fu_426_p3;
    sc_signal< sc_lv<12> > add_ln29_5_fu_434_p2;
    sc_signal< sc_lv<4> > mul_ln29_1_fu_454_p1;
    sc_signal< sc_lv<8> > mul_ln29_1_fu_454_p2;
    sc_signal< sc_lv<8> > add_ln29_2_fu_460_p2;
    sc_signal< sc_lv<12> > tmp_16_cast_fu_465_p3;
    sc_signal< sc_lv<12> > add_ln29_3_fu_473_p2;
    sc_signal< sc_lv<8> > add_ln29_6_fu_483_p2;
    sc_signal< sc_lv<12> > tmp_20_cast_fu_488_p3;
    sc_signal< sc_lv<5> > tmp_fu_518_p3;
    sc_signal< sc_lv<6> > zext_ln36_fu_515_p1;
    sc_signal< sc_lv<6> > zext_ln36_2_fu_525_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_535_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_539_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_549_p1;
    sc_signal< sc_lv<1> > icmp_ln29_1_fu_559_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_553_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_565_p2;
    sc_signal< sc_lv<1> > grp_fu_195_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_571_p2;
    sc_signal< sc_lv<6> > add_ln36_fu_529_p2;
    sc_signal< sc_lv<6> > zext_ln36_1_fu_586_p1;
    sc_signal< sc_lv<6> > add_ln36_1_fu_589_p2;
    sc_signal< sc_lv<10> > tmp_22_cast_fu_595_p3;
    sc_signal< sc_lv<10> > zext_ln29_fu_512_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_1_fu_613_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_2_fu_630_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_616_p4;
    sc_signal< sc_lv<23> > trunc_ln29_1_fu_626_p1;
    sc_signal< sc_lv<1> > icmp_ln29_3_fu_653_p2;
    sc_signal< sc_lv<1> > icmp_ln29_2_fu_647_p2;
    sc_signal< sc_lv<8> > tmp_4_fu_633_p4;
    sc_signal< sc_lv<23> > trunc_ln29_2_fu_643_p1;
    sc_signal< sc_lv<1> > icmp_ln29_5_fu_671_p2;
    sc_signal< sc_lv<1> > icmp_ln29_4_fu_665_p2;
    sc_signal< sc_lv<1> > or_ln29_1_fu_659_p2;
    sc_signal< sc_lv<1> > or_ln29_2_fu_677_p2;
    sc_signal< sc_lv<1> > and_ln29_1_fu_683_p2;
    sc_signal< sc_lv<1> > and_ln29_2_fu_689_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_3_fu_702_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_4_fu_719_p1;
    sc_signal< sc_lv<8> > tmp_8_fu_705_p4;
    sc_signal< sc_lv<23> > trunc_ln29_3_fu_715_p1;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_742_p2;
    sc_signal< sc_lv<1> > icmp_ln29_6_fu_736_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_722_p4;
    sc_signal< sc_lv<23> > trunc_ln29_4_fu_732_p1;
    sc_signal< sc_lv<1> > icmp_ln29_9_fu_760_p2;
    sc_signal< sc_lv<1> > icmp_ln29_8_fu_754_p2;
    sc_signal< sc_lv<1> > or_ln29_3_fu_748_p2;
    sc_signal< sc_lv<1> > or_ln29_4_fu_766_p2;
    sc_signal< sc_lv<1> > and_ln29_3_fu_772_p2;
    sc_signal< sc_lv<1> > grp_fu_201_p2;
    sc_signal< sc_lv<1> > and_ln29_4_fu_778_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_5_fu_791_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_6_fu_809_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_795_p4;
    sc_signal< sc_lv<23> > trunc_ln29_5_fu_805_p1;
    sc_signal< sc_lv<1> > icmp_ln29_11_fu_832_p2;
    sc_signal< sc_lv<1> > icmp_ln29_10_fu_826_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_812_p4;
    sc_signal< sc_lv<23> > trunc_ln29_6_fu_822_p1;
    sc_signal< sc_lv<1> > icmp_ln29_13_fu_850_p2;
    sc_signal< sc_lv<1> > icmp_ln29_12_fu_844_p2;
    sc_signal< sc_lv<1> > or_ln29_5_fu_838_p2;
    sc_signal< sc_lv<1> > or_ln29_6_fu_856_p2;
    sc_signal< sc_lv<1> > and_ln29_5_fu_862_p2;
    sc_signal< sc_lv<1> > and_ln29_6_fu_868_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > mul_ln29_1_fu_454_p10;
    sc_signal< sc_lv<8> > mul_ln29_fu_353_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state8;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_800000;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_233_p2();
    void thread_add_ln13_fu_445_p2();
    void thread_add_ln29_1_fu_399_p2();
    void thread_add_ln29_2_fu_460_p2();
    void thread_add_ln29_3_fu_473_p2();
    void thread_add_ln29_4_fu_420_p2();
    void thread_add_ln29_5_fu_434_p2();
    void thread_add_ln29_6_fu_483_p2();
    void thread_add_ln29_7_fu_496_p2();
    void thread_add_ln29_fu_385_p2();
    void thread_add_ln36_1_fu_589_p2();
    void thread_add_ln36_2_fu_603_p2();
    void thread_add_ln36_fu_529_p2();
    void thread_and_ln29_1_fu_683_p2();
    void thread_and_ln29_2_fu_689_p2();
    void thread_and_ln29_3_fu_772_p2();
    void thread_and_ln29_4_fu_778_p2();
    void thread_and_ln29_5_fu_862_p2();
    void thread_and_ln29_6_fu_868_p2();
    void thread_and_ln29_7_fu_299_p2();
    void thread_and_ln29_fu_571_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_188_p4();
    void thread_ap_phi_mux_f_0_phi_fu_155_p4();
    void thread_ap_phi_mux_indvar_flatten23_phi_fu_144_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_166_p4();
    void thread_ap_phi_mux_r_0_phi_fu_177_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_1_fu_613_p1();
    void thread_bitcast_ln29_2_fu_630_p1();
    void thread_bitcast_ln29_3_fu_702_p1();
    void thread_bitcast_ln29_4_fu_719_p1();
    void thread_bitcast_ln29_5_fu_791_p1();
    void thread_bitcast_ln29_6_fu_809_p1();
    void thread_bitcast_ln29_fu_535_p1();
    void thread_c_fu_501_p2();
    void thread_conv_2_out_address0();
    void thread_conv_2_out_address1();
    void thread_conv_2_out_ce0();
    void thread_conv_2_out_ce1();
    void thread_f_fu_239_p2();
    void thread_grp_fu_195_p0();
    void thread_grp_fu_195_p1();
    void thread_grp_fu_201_p0();
    void thread_grp_fu_201_p1();
    void thread_icmp_ln10_fu_227_p2();
    void thread_icmp_ln13_fu_245_p2();
    void thread_icmp_ln16_fu_293_p2();
    void thread_icmp_ln29_10_fu_826_p2();
    void thread_icmp_ln29_11_fu_832_p2();
    void thread_icmp_ln29_12_fu_844_p2();
    void thread_icmp_ln29_13_fu_850_p2();
    void thread_icmp_ln29_1_fu_559_p2();
    void thread_icmp_ln29_2_fu_647_p2();
    void thread_icmp_ln29_3_fu_653_p2();
    void thread_icmp_ln29_4_fu_665_p2();
    void thread_icmp_ln29_5_fu_671_p2();
    void thread_icmp_ln29_6_fu_736_p2();
    void thread_icmp_ln29_7_fu_742_p2();
    void thread_icmp_ln29_8_fu_754_p2();
    void thread_icmp_ln29_9_fu_760_p2();
    void thread_icmp_ln29_fu_553_p2();
    void thread_max_pool_out_address0();
    void thread_max_pool_out_ce0();
    void thread_max_pool_out_d0();
    void thread_max_pool_out_we0();
    void thread_mul_ln29_1_fu_454_p1();
    void thread_mul_ln29_1_fu_454_p10();
    void thread_mul_ln29_1_fu_454_p2();
    void thread_mul_ln29_fu_353_p1();
    void thread_mul_ln29_fu_353_p10();
    void thread_mul_ln29_fu_353_p2();
    void thread_or_ln13_fu_311_p2();
    void thread_or_ln26_1_fu_359_p2();
    void thread_or_ln26_fu_221_p2();
    void thread_or_ln27_fu_410_p2();
    void thread_or_ln29_1_fu_659_p2();
    void thread_or_ln29_2_fu_677_p2();
    void thread_or_ln29_3_fu_748_p2();
    void thread_or_ln29_4_fu_766_p2();
    void thread_or_ln29_5_fu_838_p2();
    void thread_or_ln29_6_fu_856_p2();
    void thread_or_ln29_fu_565_p2();
    void thread_r_fu_305_p2();
    void thread_select_ln13_1_fu_333_p3();
    void thread_select_ln13_2_fu_341_p3();
    void thread_select_ln13_3_fu_365_p3();
    void thread_select_ln13_4_fu_506_p3();
    void thread_select_ln13_fu_317_p3();
    void thread_select_ln29_1_fu_695_p3();
    void thread_select_ln29_2_fu_784_p3();
    void thread_select_ln29_4_fu_251_p3();
    void thread_select_ln29_5_fu_259_p3();
    void thread_select_ln29_6_fu_271_p3();
    void thread_select_ln29_7_fu_279_p3();
    void thread_select_ln29_fu_577_p3();
    void thread_shl_ln1_fu_373_p3();
    void thread_shl_ln26_mid1_fu_325_p3();
    void thread_shl_ln_fu_213_p3();
    void thread_tmp_10_fu_812_p4();
    void thread_tmp_14_cast_fu_391_p3();
    void thread_tmp_16_cast_fu_465_p3();
    void thread_tmp_18_cast_fu_426_p3();
    void thread_tmp_1_fu_539_p4();
    void thread_tmp_20_cast_fu_488_p3();
    void thread_tmp_22_cast_fu_595_p3();
    void thread_tmp_3_fu_616_p4();
    void thread_tmp_4_fu_633_p4();
    void thread_tmp_5_fu_795_p4();
    void thread_tmp_8_fu_705_p4();
    void thread_tmp_9_fu_722_p4();
    void thread_tmp_fu_518_p3();
    void thread_trunc_ln29_1_fu_626_p1();
    void thread_trunc_ln29_2_fu_643_p1();
    void thread_trunc_ln29_3_fu_715_p1();
    void thread_trunc_ln29_4_fu_732_p1();
    void thread_trunc_ln29_5_fu_805_p1();
    void thread_trunc_ln29_6_fu_822_p1();
    void thread_trunc_ln29_fu_549_p1();
    void thread_xor_ln29_fu_287_p2();
    void thread_zext_ln29_1_fu_267_p1();
    void thread_zext_ln29_4_fu_381_p1();
    void thread_zext_ln29_5_fu_405_p1();
    void thread_zext_ln29_6_fu_478_p1();
    void thread_zext_ln29_7_fu_416_p1();
    void thread_zext_ln29_8_fu_440_p1();
    void thread_zext_ln29_9_fu_609_p1();
    void thread_zext_ln29_fu_512_p1();
    void thread_zext_ln36_1_fu_586_p1();
    void thread_zext_ln36_2_fu_525_p1();
    void thread_zext_ln36_3_fu_882_p1();
    void thread_zext_ln36_fu_515_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
