0.7
2020.2
May  7 2023
15:10:42
/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/verilog/project1_adder/project1_adder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/verilog/project1_adder/project1_adder.srcs/sim_1/new/adder_tb.sv,1698876913,systemVerilog,,,,adder_tb,,uvm,,,,,,
,,,,,,,,,,,,,,
/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/verilog/project1_adder/project1_adder.srcs/sources_1/new/adder.v,1698877110,verilog,,/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/verilog/project1_adder/project1_adder.srcs/sim_1/new/adder_tb.v,,adder,,uvm,,,,,,
