Analysis & Synthesis report for CPU_52
Sun Jan 21 21:03:55 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Source assignments for lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder
 10. Parameter Settings for User Entity Instance: lpm_mux9:inst3|lpm_mux:lpm_mux_component
 11. Parameter Settings for User Entity Instance: lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Jan 21 21:03:55 2024        ;
; Quartus II Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name               ; CPU_52                                       ;
; Top-level Entity Name       ; ADR_ALU                                      ;
; Family                      ; Cyclone                                      ;
; Total logic elements        ; 17                                           ;
; Total pins                  ; 19                                           ;
; Total virtual pins          ; 0                                            ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; ADR_ALU            ; CPU_52             ;
; Family name                                                                ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; ADR_ALU.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/CPU_52/ADR_ALU.bdf                                           ;
; lpm_mux9.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; D:/CPU_52/lpm_mux9.tdf                                          ;
; lpm_mux.inc                      ; yes             ; Auto-Found AHDL File               ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.inc     ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf     ;
; db/mux_afc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/CPU_52/db/mux_afc.tdf                                        ;
; lpm_add_sub14.tdf                ; yes             ; Auto-Found Wizard-Generated File   ; D:/CPU_52/lpm_add_sub14.tdf                                     ;
; lpm_add_sub.inc                  ; yes             ; Auto-Found AHDL File               ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.inc ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; addcore.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altshift.tdf    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Total logic elements                        ; 17         ;
;     -- Combinational with no register       ; 17         ;
;     -- Register only                        ; 0          ;
;     -- Combinational with a register        ; 0          ;
;                                             ;            ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 0          ;
;     -- 3 input functions                    ; 8          ;
;     -- 2 input functions                    ; 7          ;
;     -- 1 input functions                    ; 2          ;
;     -- 0 input functions                    ; 0          ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 10         ;
;     -- arithmetic mode                      ; 7          ;
;     -- qfbk mode                            ; 0          ;
;     -- register cascade mode                ; 0          ;
;     -- synchronous clear/load mode          ; 0          ;
;     -- asynchronous clear/load mode         ; 0          ;
;                                             ;            ;
; Total registers                             ; 0          ;
; Total logic cells in carry chains           ; 9          ;
; I/O pins                                    ; 19         ;
; Maximum fan-out node                        ; op_Code[0] ;
; Maximum fan-out                             ; 8          ;
; Total fan-out                               ; 48         ;
; Average fan-out                             ; 1.33       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                  ; Library Name ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------+--------------+
; |ADR_ALU                                  ; 17 (0)      ; 0            ; 0           ; 19   ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ADR_ALU                                                                                             ; work         ;
;    |lpm_add_sub14:inst1|                  ; 16 (0)      ; 0            ; 0           ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ADR_ALU|lpm_add_sub14:inst1                                                                         ; work         ;
;       |lpm_add_sub:lpm_add_sub_component| ; 16 (0)      ; 0            ; 0           ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ADR_ALU|lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;          |addcore:adder|                  ; 16 (0)      ; 0            ; 0           ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ADR_ALU|lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;              ;
;             |a_csnbuffer:result_node|     ; 16 (16)     ; 0            ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |ADR_ALU|lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |lpm_mux9:inst3|                       ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ADR_ALU|lpm_mux9:inst3                                                                              ;              ;
;       |lpm_mux:lpm_mux_component|         ; 1 (0)       ; 0            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ADR_ALU|lpm_mux9:inst3|lpm_mux:lpm_mux_component                                                    ; work         ;
;          |mux_afc:auto_generated|         ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ADR_ALU|lpm_mux9:inst3|lpm_mux:lpm_mux_component|mux_afc:auto_generated                             ; work         ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Source assignments for lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder ;
+---------------------------+-------+------+-------------------------------------------------+
; Assignment                ; Value ; From ; To                                              ;
+---------------------------+-------+------+-------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                               ;
+---------------------------+-------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux9:inst3|lpm_mux:lpm_mux_component ;
+------------------------+---------+----------------------------------------------------+
; Parameter Name         ; Value   ; Type                                               ;
+------------------------+---------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 8       ; Untyped                                            ;
; LPM_SIZE               ; 2       ; Untyped                                            ;
; LPM_WIDTHS             ; 1       ; Untyped                                            ;
; LPM_PIPELINE           ; 0       ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_afc ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                            ;
+------------------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                        ;
+------------------------+-------------+-------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                          ;
; DEVICE_FAMILY          ; Cyclone     ; Untyped                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                     ;
; STYLE                  ; FAST        ; Untyped                                                     ;
; CBXI_PARAMETER         ; add_sub_egh ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                              ;
+------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jan 21 21:03:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_52 -c CPU_52
Info: Found 1 design units, including 1 entities, in source file db/add.bdf
    Info: Found entity 1: ADD
Warning: Entity "NAND" will be ignored because it conflicts with Quartus II primitive name
Info: Found 1 design units, including 1 entities, in source file db/nand.bdf
Info: Found 1 design units, including 1 entities, in source file db/nand_alu.bdf
    Info: Found entity 1: NAND_ALU
Info: Found 1 design units, including 1 entities, in source file db/srl_alu.bdf
    Info: Found entity 1: SRL_ALU
Info: Found 1 design units, including 1 entities, in source file db/inc_alu.bdf
    Info: Found entity 1: INC_ALU
Info: Found 1 design units, including 1 entities, in source file db/shra_alu.bdf
    Info: Found entity 1: SHRA_ALU
Info: Found 1 design units, including 1 entities, in source file db/alu.bdf
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file db/true_add.bdf
    Info: Found entity 1: TRUE_ADD
Info: Found 1 design units, including 1 entities, in source file db/true_alu.bdf
    Info: Found entity 1: TRUE_ALU
Info: Found 1 design units, including 1 entities, in source file alu_49.bdf
    Info: Found entity 1: ALU_49
Info: Found 1 design units, including 1 entities, in source file db/blok_reg.bdf
    Info: Found entity 1: BLOK_REG
Info: Found 1 design units, including 1 entities, in source file db/program counter.bdf
    Info: Found entity 1: Program Counter
Info: Found 1 design units, including 1 entities, in source file db/pc.bdf
    Info: Found entity 1: PC
Info: Found 1 design units, including 1 entities, in source file db/alu_log.bdf
    Info: Found entity 1: ALU_LOG
Info: Found 1 design units, including 1 entities, in source file db/true_alu_log.bdf
    Info: Found entity 1: TRUE_ALU_LOG
Info: Found 1 design units, including 1 entities, in source file db/alu_select.bdf
    Info: Found entity 1: ALU_SELECT
Info: Found 1 design units, including 1 entities, in source file db/true_alu_select.bdf
    Info: Found entity 1: TRUE_ALU_SELECT
Info: Found 1 design units, including 1 entities, in source file db/true_ou.bdf
    Info: Found entity 1: TRUE_OU
Info: Found 1 design units, including 1 entities, in source file db/true_ou_2.bdf
    Info: Found entity 1: TRUE_OU_2
Info: Found 1 design units, including 1 entities, in source file db/true_blok_reg.bdf
    Info: Found entity 1: TRUE_BLOK_REG
Info: Found 1 design units, including 1 entities, in source file true_alu_v2.bdf
    Info: Found entity 1: TRUe_ALU_V2
Info: Found 1 design units, including 1 entities, in source file adr_alu.bdf
    Info: Found entity 1: ADR_ALU
Info: Found 1 design units, including 1 entities, in source file decoder.bdf
    Info: Found entity 1: DECODER
Info: Found 1 design units, including 1 entities, in source file adr_form_uu.bdf
    Info: Found entity 1: ADR_FORM_UU
Info: Found 1 design units, including 1 entities, in source file oper_chose.bdf
    Info: Found entity 1: OPER_CHOSE
Info: Found 1 design units, including 1 entities, in source file uu.bdf
    Info: Found entity 1: UU
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file true_alu_v3.bdf
    Info: Found entity 1: TRUE_ALU_V3
Info: Elaborating entity "ADR_ALU" for the top level hierarchy
Warning: Using design file lpm_mux9.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux9
Info: Elaborating entity "lpm_mux9" for hierarchy "lpm_mux9:inst3"
Info: Elaborating entity "lpm_mux" for hierarchy "lpm_mux9:inst3|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux9:inst3|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux9:inst3|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_afc.tdf
    Info: Found entity 1: mux_afc
Info: Elaborating entity "mux_afc" for hierarchy "lpm_mux9:inst3|lpm_mux:lpm_mux_component|mux_afc:auto_generated"
Warning: Using design file lpm_add_sub14.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_add_sub14
Info: Elaborating entity "lpm_add_sub14" for hierarchy "lpm_add_sub14:inst1"
Info: Elaborating entity "lpm_add_sub" for hierarchy "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info: Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DIRECTION" = "ADD"
Info: Elaborating entity "addcore" for hierarchy "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder"
Info: Elaborated megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder", which is child of megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "a_csnbuffer" for hierarchy "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node"
Info: Elaborated megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "a_csnbuffer" for hierarchy "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node"
Info: Elaborated megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "altshift" for hierarchy "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs"
Info: Elaborated megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "altshift" for hierarchy "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs"
Info: Elaborated megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub14:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Ignored 1 buffer(s)
    Info: Ignored 1 SOFT buffer(s)
Warning: Ignored assignments for entity "ALU" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ALU -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ALU -section_id "Root Region" was ignored
Warning: Ignored assignments for entity "ALU_49" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ALU_49 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ALU_49 -section_id "Root Region" was ignored
Warning: Ignored assignments for entity "CPU_52" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity CPU_52 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity CPU_52 -section_id "Root Region" was ignored
Warning: Ignored assignments for entity "INC_ALU" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity INC_ALU -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity INC_ALU -section_id "Root Region" was ignored
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "op_Code[2]"
    Warning (15610): No output dependent on input pin "op_Code[1]"
Info: Implemented 36 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 8 output pins
    Info: Implemented 17 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 221 megabytes
    Info: Processing ended: Sun Jan 21 21:03:55 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


