<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="38" Path="/home/user/vivado/eth10g_capture/eth10g_capture.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="02a1e3a5a32844159a3e4e79ecee915d"/>
    <Option Name="Part" Val="xcku115-flvb2104-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PPRDIR/../ten_gig_eth_test/ten_gig_eth_test.cache/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="xilinx.com:kcu1500:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSABoardId" Val="ku040"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="171"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="14"/>
    <Option Name="WTModelSimExportSim" Val="14"/>
    <Option Name="WTQuestaExportSim" Val="14"/>
    <Option Name="WTIesExportSim" Val="14"/>
    <Option Name="WTVcsExportSim" Val="14"/>
    <Option Name="WTRivieraExportSim" Val="14"/>
    <Option Name="WTActivehdlExportSim" Val="14"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/axis_fifo_packed.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/axis_reg.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/axis_fifo.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/err_counter.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/testpat_rx.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/add_packet_header.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/get_packet_info.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/update_packet_delim.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/groupify_wordcnt.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/gen_word_count.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/gen_datamover_wcmd.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/rx_wrmem_status.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/axis_fork.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/axilite_regs.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/rx_wrmem_regs.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/fanctrl_init.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ten_gig_kcu1500_20182/ten_gig_kcu1500_20182.srcs/sources_1/new/fanctrl_init.v"/>
          <Attr Name="ImportTime" Val="1534636893"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/i2c_master.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ten_gig_kcu1500_20182/ten_gig_kcu1500_20182.srcs/sources_1/new/i2c_master.v"/>
          <Attr Name="ImportTime" Val="1534636893"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/xgmii_arbiter_exclusive.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet10g/ethernet10g.srcs/sources_1/new/xgmii_arbiter_exclusive.v"/>
          <Attr Name="ImportTime" Val="1519840217"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/xgmii_arp_resp.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ten_gig_eth_test/ten_gig_eth_test.srcs/sources_1/new/xgmii_arp_resp.v"/>
          <Attr Name="ImportTime" Val="1520437447"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/xgmii_echo_test.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ten_gig_eth_test/ten_gig_eth_test.srcs/sources_1/new/xgmii_echo_test.v"/>
          <Attr Name="ImportTime" Val="1520437461"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/xgmii_test_server.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ten_gig_eth_test/ten_gig_eth_test.srcs/sources_1/new/xgmii_test_server.v"/>
          <Attr Name="ImportTime" Val="1520437666"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/address_mac_ip.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ten_gig_eth_test/ten_gig_eth_test.srcs/sources_1/new/address_mac_ip.v"/>
          <Attr Name="ImportTime" Val="1520101490"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/eth_ctrl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet10g/ethernet10g.srcs/sources_1/new/eth_ctrl.v"/>
          <Attr Name="ImportTime" Val="1519146259"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/crc32_multi.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet10g/ethernet10g.srcs/sources_1/new/crc32_multi.v"/>
          <Attr Name="ImportTime" Val="1519483297"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/xgmii_rx_align.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ten_gig_eth_test/ten_gig_eth_test.srcs/sources_1/new/xgmii_rx_align.v"/>
          <Attr Name="ImportTime" Val="1520435982"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/xgmii_rx_fcs.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ten_gig_eth_test/ten_gig_eth_test.srcs/sources_1/new/xgmii_rx_fcs.v"/>
          <Attr Name="ImportTime" Val="1520436125"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/xgmii_tx_fcs.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet10g/ethernet10g.srcs/sources_1/new/xgmii_tx_fcs.v"/>
          <Attr Name="ImportTime" Val="1520092136"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/xgmii_fcs.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ten_gig_eth_test/ten_gig_eth_test.srcs/sources_1/new/xgmii_fcs.v"/>
          <Attr Name="ImportTime" Val="1520437294"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/testpat_xgmii_rx.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bd_eth10_capture/bd_eth10_capture.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_util_vector_logic_0_1/bd_eth10_capture_util_vector_logic_0_1.xci">
          <Proxy FileSetName="bd_eth10_capture_util_vector_logic_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axi_gpio_0_0/bd_eth10_capture_axi_gpio_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axi_gpio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_rx_wrmem_status_0_0/bd_eth10_capture_rx_wrmem_status_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_rx_wrmem_status_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fifo_wcmd_0/bd_eth10_capture_axis_fifo_wcmd_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fifo_wcmd_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fifo_wcmd_cnt_0/bd_eth10_capture_axis_fifo_wcmd_cnt_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fifo_wcmd_cnt_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fifo_wcmd_delim_0/bd_eth10_capture_axis_fifo_wcmd_delim_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fifo_wcmd_delim_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fifo_wdata_0/bd_eth10_capture_axis_fifo_wdata_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fifo_wdata_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fifo_wordcnt_0/bd_eth10_capture_axis_fifo_wordcnt_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fifo_wordcnt_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_xlconstant_1_0/bd_eth10_capture_xlconstant_1_0.xci">
          <Proxy FileSetName="bd_eth10_capture_xlconstant_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fifo_pdata_0/bd_eth10_capture_axis_fifo_pdata_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fifo_pdata_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fifo_pinfo_0/bd_eth10_capture_axis_fifo_pinfo_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fifo_pinfo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_xlconstant_0_0/bd_eth10_capture_xlconstant_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_xlconstant_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_util_vector_logic_0_0/bd_eth10_capture_util_vector_logic_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_util_vector_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_reset_100M_0/bd_eth10_capture_reset_100M_0.xci">
          <Proxy FileSetName="bd_eth10_capture_reset_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_xlconstant_0_1/bd_eth10_capture_xlconstant_0_1.xci">
          <Proxy FileSetName="bd_eth10_capture_xlconstant_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_err_counter_full_0/bd_eth10_capture_err_counter_full_0.xci">
          <Proxy FileSetName="bd_eth10_capture_err_counter_full_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_testpat_rx_0_0/bd_eth10_capture_testpat_rx_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_testpat_rx_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_add_packet_header_0_0/bd_eth10_capture_add_packet_header_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_add_packet_header_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_get_packet_info_0_0/bd_eth10_capture_get_packet_info_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_get_packet_info_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axi_datamover_0_0/bd_eth10_capture_axi_datamover_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axi_datamover_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fifo_pkt_0/bd_eth10_capture_axis_fifo_pkt_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fifo_pkt_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_err_counter_fcs_0/bd_eth10_capture_err_counter_fcs_0.xci">
          <Proxy FileSetName="bd_eth10_capture_err_counter_fcs_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fork_0_0/bd_eth10_capture_axis_fork_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fork_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_fork_1_0/bd_eth10_capture_axis_fork_1_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_fork_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_vio_0_0/bd_eth10_capture_vio_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_vio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axilite_regs_0_0/bd_eth10_capture_axilite_regs_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axilite_regs_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_rx_wrmem_regs_0_0/bd_eth10_capture_rx_wrmem_regs_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_rx_wrmem_regs_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axis_dwidth_converter_0_0/bd_eth10_capture_axis_dwidth_converter_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axis_dwidth_converter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_update_packet_delim_1_0/bd_eth10_capture_update_packet_delim_1_0.xci">
          <Proxy FileSetName="bd_eth10_capture_update_packet_delim_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_groupify_wordcnt_0_0/bd_eth10_capture_groupify_wordcnt_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_groupify_wordcnt_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_get_word_count_0_0/bd_eth10_capture_get_word_count_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_get_word_count_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_gen_datamover_wcmd_0_0/bd_eth10_capture_gen_datamover_wcmd_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_gen_datamover_wcmd_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_util_vector_logic_0_2/bd_eth10_capture_util_vector_logic_0_2.xci">
          <Proxy FileSetName="bd_eth10_capture_util_vector_logic_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_reset_ddr4_0_300m_0/bd_eth10_capture_reset_ddr4_0_300m_0.xci">
          <Proxy FileSetName="bd_eth10_capture_reset_ddr4_0_300m_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_axi_smc_0/bd_eth10_capture_axi_smc_0.xci">
          <Proxy FileSetName="bd_eth10_capture_axi_smc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_xbar_0/bd_eth10_capture_xbar_0.xci">
          <Proxy FileSetName="bd_eth10_capture_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_util_ds_buf_0/bd_eth10_capture_util_ds_buf_0.xci">
          <Proxy FileSetName="bd_eth10_capture_util_ds_buf_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_xlconstant_0_2/bd_eth10_capture_xlconstant_0_2.xci">
          <Proxy FileSetName="bd_eth10_capture_xlconstant_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_xdma_0_0/bd_eth10_capture_xdma_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_xdma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_auto_cc_1/bd_eth10_capture_auto_cc_1.xci">
          <Proxy FileSetName="bd_eth10_capture_auto_cc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_auto_cc_0/bd_eth10_capture_auto_cc_0.xci">
          <Proxy FileSetName="bd_eth10_capture_auto_cc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_ddr4_0_0/bd_eth10_capture_ddr4_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_ddr4_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_fanctrl_init_0_0/bd_eth10_capture_fanctrl_init_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_fanctrl_init_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_xlconstant_0_3/bd_eth10_capture_xlconstant_0_3.xci">
          <Proxy FileSetName="bd_eth10_capture_xlconstant_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_i2c_master_0_0/bd_eth10_capture_i2c_master_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_i2c_master_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_ten_gig_eth_pcs_pma_0_0/bd_eth10_capture_ten_gig_eth_pcs_pma_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_ten_gig_eth_pcs_pma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_testpat_xgmii_rx_0_0/bd_eth10_capture_testpat_xgmii_rx_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_testpat_xgmii_rx_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_xgmii_fcs_0_0/bd_eth10_capture_xgmii_fcs_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_xgmii_fcs_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_eth_ctrl_0_0/bd_eth10_capture_eth_ctrl_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_eth_ctrl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_address_mac_ip_0_0/bd_eth10_capture_address_mac_ip_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_address_mac_ip_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_xgmii_test_server_0_0/bd_eth10_capture_xgmii_test_server_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_xgmii_test_server_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="bd_eth10_capture.bd" FileRelPathName="ip/bd_eth10_capture_system_ila_0_0/bd_eth10_capture_system_ila_0_0.xci">
          <Proxy FileSetName="bd_eth10_capture_system_ila_0_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/bd_eth10_capture/hdl/bd_eth10_capture_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/xgmii_add_header.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/test_xgmii_to_axis/test_xgmii_to_axis.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/write_confmem_ku115.tcl"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="bd_eth10_capture_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/kcu1500.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/debug_core.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/debug_core.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/sim_testpat_xgmii.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/sim_xgmii_align.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/sim_test_xgmii_to_axis.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/test_wrmem.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/sim_test_xgmii_to_axis_behav.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="sim_testpat_xgmii"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/sim_test_xgmii_to_axis_behav.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_util_vector_logic_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_util_vector_logic_0_1">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_util_vector_logic_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axi_gpio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axi_gpio_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axi_gpio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_rx_wrmem_status_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_rx_wrmem_status_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_rx_wrmem_status_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fifo_wcmd_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fifo_wcmd_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fifo_wcmd_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fifo_wcmd_cnt_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fifo_wcmd_cnt_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fifo_wcmd_cnt_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fifo_wcmd_delim_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fifo_wcmd_delim_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fifo_wcmd_delim_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fifo_wdata_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fifo_wdata_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fifo_wdata_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fifo_wordcnt_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fifo_wordcnt_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fifo_wordcnt_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_xlconstant_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_xlconstant_1_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_xlconstant_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fifo_pdata_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fifo_pdata_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fifo_pdata_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fifo_pinfo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fifo_pinfo_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fifo_pinfo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_xlconstant_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_xlconstant_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_xlconstant_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_util_vector_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_util_vector_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_util_vector_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_reset_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_reset_100M_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_reset_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_xlconstant_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_xlconstant_0_1">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_xlconstant_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_err_counter_full_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_err_counter_full_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_err_counter_full_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_testpat_rx_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_testpat_rx_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_testpat_rx_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_add_packet_header_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_add_packet_header_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_add_packet_header_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_get_packet_info_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_get_packet_info_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_get_packet_info_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axi_datamover_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axi_datamover_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axi_datamover_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fifo_pkt_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fifo_pkt_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fifo_pkt_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_err_counter_fcs_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_err_counter_fcs_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_err_counter_fcs_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fork_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fork_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fork_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_fork_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_fork_1_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_fork_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_vio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_vio_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_vio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axilite_regs_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axilite_regs_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axilite_regs_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_rx_wrmem_regs_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_rx_wrmem_regs_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_rx_wrmem_regs_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axis_dwidth_converter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axis_dwidth_converter_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axis_dwidth_converter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_update_packet_delim_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_update_packet_delim_1_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_update_packet_delim_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_groupify_wordcnt_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_groupify_wordcnt_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_groupify_wordcnt_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_get_word_count_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_get_word_count_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_get_word_count_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_gen_datamover_wcmd_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_gen_datamover_wcmd_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_gen_datamover_wcmd_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_util_vector_logic_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_util_vector_logic_0_2">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_util_vector_logic_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_reset_ddr4_0_300m_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_reset_ddr4_0_300m_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_reset_ddr4_0_300m_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_axi_smc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_axi_smc_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_axi_smc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_xbar_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_util_ds_buf_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_util_ds_buf_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_util_ds_buf_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_xlconstant_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_xlconstant_0_2">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_xlconstant_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_xdma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_xdma_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_xdma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_auto_cc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_auto_cc_1">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_auto_cc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_auto_cc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_auto_cc_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_auto_cc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_ddr4_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_ddr4_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_ddr4_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_fanctrl_init_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_fanctrl_init_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_fanctrl_init_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_xlconstant_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_xlconstant_0_3">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_xlconstant_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_i2c_master_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_i2c_master_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_i2c_master_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_ten_gig_eth_pcs_pma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_ten_gig_eth_pcs_pma_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_ten_gig_eth_pcs_pma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_testpat_xgmii_rx_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_testpat_xgmii_rx_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_testpat_xgmii_rx_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_xgmii_fcs_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_xgmii_fcs_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_xgmii_fcs_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_eth_ctrl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_eth_ctrl_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_eth_ctrl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_address_mac_ip_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_address_mac_ip_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_address_mac_ip_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_xgmii_test_server_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_xgmii_test_server_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_xgmii_test_server_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_eth10_capture_system_ila_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_eth10_capture_system_ila_0_0">
      <Config>
        <Option Name="TopModule" Val="bd_eth10_capture_system_ila_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xcku115-flvb2104-2-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_util_vector_logic_0_1_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_util_vector_logic_0_1" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_util_vector_logic_0_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_util_vector_logic_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axi_gpio_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axi_gpio_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axi_gpio_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axi_gpio_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_rx_wrmem_status_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_rx_wrmem_status_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_rx_wrmem_status_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_rx_wrmem_status_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wcmd_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fifo_wcmd_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wcmd_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fifo_wcmd_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wcmd_cnt_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fifo_wcmd_cnt_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wcmd_cnt_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fifo_wcmd_cnt_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wcmd_delim_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fifo_wcmd_delim_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wcmd_delim_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fifo_wcmd_delim_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wdata_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fifo_wdata_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wdata_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fifo_wdata_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wordcnt_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fifo_wordcnt_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wordcnt_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fifo_wordcnt_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_1_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_xlconstant_1_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_xlconstant_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_pdata_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fifo_pdata_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_pdata_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fifo_pdata_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_pinfo_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fifo_pinfo_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_pinfo_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fifo_pinfo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_xlconstant_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_xlconstant_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_util_vector_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_util_vector_logic_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_util_vector_logic_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_util_vector_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_reset_100M_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_reset_100M_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_reset_100M_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_reset_100M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_0_1_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_xlconstant_0_1" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_0_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_xlconstant_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_err_counter_full_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_err_counter_full_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_err_counter_full_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_err_counter_full_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_testpat_rx_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_testpat_rx_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_testpat_rx_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_testpat_rx_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_add_packet_header_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_add_packet_header_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_add_packet_header_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_add_packet_header_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_get_packet_info_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_get_packet_info_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_get_packet_info_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_get_packet_info_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axi_datamover_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axi_datamover_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axi_datamover_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axi_datamover_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_pkt_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fifo_pkt_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_pkt_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fifo_pkt_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_err_counter_fcs_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_err_counter_fcs_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_err_counter_fcs_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_err_counter_fcs_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fork_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fork_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fork_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fork_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fork_1_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_fork_1_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fork_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_fork_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_vio_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_vio_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_vio_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_vio_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axilite_regs_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axilite_regs_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axilite_regs_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axilite_regs_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_rx_wrmem_regs_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_rx_wrmem_regs_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_rx_wrmem_regs_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_rx_wrmem_regs_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_dwidth_converter_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axis_dwidth_converter_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_dwidth_converter_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axis_dwidth_converter_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_update_packet_delim_1_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_update_packet_delim_1_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_update_packet_delim_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_update_packet_delim_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_groupify_wordcnt_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_groupify_wordcnt_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_groupify_wordcnt_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_groupify_wordcnt_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_get_word_count_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_get_word_count_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_get_word_count_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_get_word_count_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_gen_datamover_wcmd_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_gen_datamover_wcmd_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_gen_datamover_wcmd_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_gen_datamover_wcmd_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_util_vector_logic_0_2_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_util_vector_logic_0_2" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_util_vector_logic_0_2" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_util_vector_logic_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_reset_ddr4_0_300m_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_reset_ddr4_0_300m_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_reset_ddr4_0_300m_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_reset_ddr4_0_300m_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axi_smc_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_axi_smc_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axi_smc_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_axi_smc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_xbar_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xbar_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_util_ds_buf_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_util_ds_buf_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_util_ds_buf_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_util_ds_buf_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_0_2_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_xlconstant_0_2" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_0_2" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_xlconstant_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xdma_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_xdma_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xdma_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_xdma_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_auto_cc_1_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_auto_cc_1" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_auto_cc_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_auto_cc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_auto_cc_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_auto_cc_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_auto_cc_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_auto_cc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_ddr4_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_ddr4_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_ddr4_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_ddr4_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_fanctrl_init_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_fanctrl_init_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_fanctrl_init_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_fanctrl_init_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_0_3_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_xlconstant_0_3" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_0_3" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_xlconstant_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_i2c_master_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_i2c_master_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_i2c_master_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_i2c_master_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_ten_gig_eth_pcs_pma_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_ten_gig_eth_pcs_pma_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_ten_gig_eth_pcs_pma_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_ten_gig_eth_pcs_pma_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_testpat_xgmii_rx_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_testpat_xgmii_rx_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_testpat_xgmii_rx_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_testpat_xgmii_rx_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xgmii_fcs_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_xgmii_fcs_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xgmii_fcs_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_xgmii_fcs_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_eth_ctrl_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_eth_ctrl_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_eth_ctrl_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_eth_ctrl_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_address_mac_ip_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_address_mac_ip_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_address_mac_ip_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_address_mac_ip_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xgmii_test_server_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_xgmii_test_server_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xgmii_test_server_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_xgmii_test_server_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_system_ila_0_0_synth_1" Type="Ft3:Synth" SrcSet="bd_eth10_capture_system_ila_0_0" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_system_ila_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_eth10_capture_system_ila_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_util_vector_logic_0_1_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_util_vector_logic_0_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_util_vector_logic_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axi_gpio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axi_gpio_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axi_gpio_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_rx_wrmem_status_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_rx_wrmem_status_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_rx_wrmem_status_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wcmd_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wcmd_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fifo_wcmd_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wcmd_cnt_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wcmd_cnt_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fifo_wcmd_cnt_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wcmd_delim_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wcmd_delim_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fifo_wcmd_delim_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wdata_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wdata_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fifo_wdata_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_wordcnt_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_wordcnt_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fifo_wordcnt_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_xlconstant_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_pdata_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_pdata_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fifo_pdata_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_pinfo_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_pinfo_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fifo_pinfo_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_xlconstant_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_util_vector_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_util_vector_logic_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_util_vector_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_reset_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_reset_100M_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_reset_100M_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_0_1_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_0_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_xlconstant_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_err_counter_full_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_err_counter_full_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_err_counter_full_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_testpat_rx_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_testpat_rx_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_testpat_rx_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_add_packet_header_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_add_packet_header_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_add_packet_header_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_get_packet_info_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_get_packet_info_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_get_packet_info_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axi_datamover_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axi_datamover_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axi_datamover_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fifo_pkt_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fifo_pkt_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fifo_pkt_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_err_counter_fcs_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_err_counter_fcs_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_err_counter_fcs_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fork_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fork_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fork_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_fork_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_fork_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_fork_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_vio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_vio_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_vio_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axilite_regs_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axilite_regs_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axilite_regs_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_rx_wrmem_regs_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_rx_wrmem_regs_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_rx_wrmem_regs_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axis_dwidth_converter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axis_dwidth_converter_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axis_dwidth_converter_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_update_packet_delim_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_update_packet_delim_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_update_packet_delim_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_groupify_wordcnt_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_groupify_wordcnt_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_groupify_wordcnt_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_get_word_count_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_get_word_count_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_get_word_count_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_gen_datamover_wcmd_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_gen_datamover_wcmd_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_gen_datamover_wcmd_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_util_vector_logic_0_2_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_util_vector_logic_0_2" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_util_vector_logic_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_reset_ddr4_0_300m_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_reset_ddr4_0_300m_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_reset_ddr4_0_300m_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_axi_smc_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_axi_smc_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_axi_smc_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xbar_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_xbar_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_util_ds_buf_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_util_ds_buf_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_util_ds_buf_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_0_2_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_0_2" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_xlconstant_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xdma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xdma_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_xdma_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_auto_cc_1_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_auto_cc_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_auto_cc_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_auto_cc_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_auto_cc_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_auto_cc_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_ddr4_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_ddr4_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_ddr4_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_fanctrl_init_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_fanctrl_init_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_fanctrl_init_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xlconstant_0_3_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xlconstant_0_3" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_xlconstant_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_i2c_master_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_i2c_master_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_i2c_master_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_ten_gig_eth_pcs_pma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_ten_gig_eth_pcs_pma_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_ten_gig_eth_pcs_pma_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_testpat_xgmii_rx_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_testpat_xgmii_rx_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_testpat_xgmii_rx_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xgmii_fcs_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xgmii_fcs_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_xgmii_fcs_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_eth_ctrl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_eth_ctrl_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_eth_ctrl_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_address_mac_ip_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_address_mac_ip_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_address_mac_ip_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_xgmii_test_server_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_xgmii_test_server_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_xgmii_test_server_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_eth10_capture_system_ila_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flvb2104-2-e" ConstrsSet="bd_eth10_capture_system_ila_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_eth10_capture_system_ila_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Vivado 12-1790"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="16"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="6"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="7"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board>
    <Jumpers/>
  </Board>
</Project>
