Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/" --output-directory="C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/" --report-file="bsf:C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll.bsf" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll.qsys"
Progress: Loading Falling Blocks/vga_pll.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: vga_pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: vga_pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: vga_pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: vga_pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/" --output-directory="C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll.sopcinfo" --report-file="html:C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll.html" --report-file="qip:C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/vga_pll.qip" --report-file="cmp:C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll.cmp" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll.qsys" --language=VHDL
Progress: Loading Falling Blocks/vga_pll.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: vga_pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: vga_pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: vga_pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: vga_pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: vga_pll: Generating vga_pll "vga_pll" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 1 modules, 0 connections
Info: altpll_0: "vga_pll" instantiated altpll "altpll_0"
Info: vga_pll: Done vga_pll" with 2 modules, 2 files, 12377 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
