#!/usr/bin/env python3
from litex.tools.litex_sim import *
from litex.soc.integration.soc_core import *
from litex.soc.integration.builder import *

print('ðŸš€ Construindo SoC @ 100MHz...')

# Criar plataforma
platform = Platform()

# Criar SoC com clk_freq obrigatÃ³rio
soc = SoCCore(
    platform=platform,
    clk_freq=100e6,  # Adicionar clk_freq obrigatÃ³rio
    cpu_type='vexriscv',
    cpu_variant='minimal', 
    integrated_rom_size=0x8000,
    integrated_main_ram_size=0x8000,
    uart_name='sim'
)

print(f'FrequÃªncia configurada: {soc.clk_freq/1e6:.0f} MHz')

builder = Builder(soc, output_dir='build_100mhz')
builder.build(run=False)
print('âœ… SoC @ 100MHz construÃ­do!')
