# ğŸš€ VSD-SoC-Labs: RISC-V SoC Design and Development

This is the official repository for the **VSD-SoC-Labs** initiative â€” a **34-week immersive journey** into the design and development of a **RISC-V-based System-on-Chip (SoC)**.  
This project is supported by **MeitY (Ministry of Electronics and Information Technology, India)** and **VLSI System Design (VSD)**.Each week focuses on a new concept in the RISC-V SoC flow. 

---

## ğŸŒŸ Overview

This long-term project is designed to guide students, engineers, and VLSI enthusiasts through the **end-to-end SoC development pipeline**, covering:

- âœ… RISC-V ISA mastery
- ğŸ”§ Bare-metal embedded programming
- ğŸ’¡ RTL design using Verilog
- âœ”ï¸ Functional & formal verification
- ğŸ§ª Synthesis, place-and-route
- ğŸ§  SoC integration with peripherals
- ğŸ§± Layout and GDS generation
- ğŸ§¾ Silicon tapeout preparation

We target the **RV32IMAC** ISA, and all tasks are completed using **Ubuntu 24.04 LTS**, along with open-source tools like:

- ğŸ§° **QEMU** â€“ Bare-metal simulation
- ğŸ” **Verilator** â€“ RTL simulation
- âš™ï¸ **Qflow/OpenLane** â€“ Digital synthesis and layout
- ğŸ–¥ï¸ **VSDSquadron Board** â€“ Real hardware deployment


