INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:01:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.290ns period=6.580ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.290ns period=6.580ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.580ns  (clk rise@6.580ns - clk rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.938ns (31.044%)  route 4.305ns (68.956%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.063 - 6.580 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1571, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y201        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y201        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=25, routed)          0.481     1.205    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X14Y200        LUT4 (Prop_lut4_I1_O)        0.043     1.248 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5/O
                         net (fo=1, routed)           0.000     1.248    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5_n_0
    SLICE_X14Y200        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.421 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.421    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X14Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.471 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.471    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X14Y202        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.579 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[2]
                         net (fo=5, routed)           0.276     1.855    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_5
    SLICE_X16Y200        LUT3 (Prop_lut3_I0_O)        0.126     1.981 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10/O
                         net (fo=33, routed)          0.568     2.549    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10_n_0
    SLICE_X14Y205        LUT6 (Prop_lut6_I5_O)        0.043     2.592 r  lsq1/handshake_lsq_lsq1_core/dataReg[17]_i_3/O
                         net (fo=2, routed)           0.361     2.953    lsq1/handshake_lsq_lsq1_core/dataReg[17]_i_3_n_0
    SLICE_X14Y205        LUT5 (Prop_lut5_I4_O)        0.043     2.996 r  lsq1/handshake_lsq_lsq1_core/level4_c1[19]_i_4/O
                         net (fo=8, routed)           0.338     3.334    lsq1/handshake_lsq_lsq1_core/level4_c1[19]_i_4_n_0
    SLICE_X14Y206        LUT4 (Prop_lut4_I2_O)        0.043     3.377 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_8/O
                         net (fo=1, routed)           0.334     3.711    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_8_n_0
    SLICE_X15Y206        LUT6 (Prop_lut6_I1_O)        0.043     3.754 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.180     3.935    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X16Y206        LUT5 (Prop_lut5_I4_O)        0.043     3.978 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.339     4.317    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X17Y206        LUT3 (Prop_lut3_I0_O)        0.043     4.360 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.360    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X17Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.547 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.547    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.674 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.194     4.868    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X19Y206        LUT6 (Prop_lut6_I5_O)        0.130     4.998 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.170     5.168    addf0/operator/p_1_in[0]
    SLICE_X18Y205        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314     5.482 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.367     5.849    addf0/operator/RightShifterComponent/O[2]
    SLICE_X19Y206        LUT4 (Prop_lut4_I3_O)        0.120     5.969 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.095     6.064    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X19Y206        LUT5 (Prop_lut5_I0_O)        0.043     6.107 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.312     6.418    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X16Y207        LUT3 (Prop_lut3_I1_O)        0.043     6.461 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.289     6.751    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X17Y206        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.580     6.580 r  
                                                      0.000     6.580 r  clk (IN)
                         net (fo=1571, unset)         0.483     7.063    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y206        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     7.063    
                         clock uncertainty           -0.035     7.027    
    SLICE_X17Y206        FDRE (Setup_fdre_C_R)       -0.295     6.732    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.732    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                 -0.018    




