ARM GAS  /tmp/ccTOxP0k.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_eth_ex.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_ETHEx_EnableARPOffload,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_ETHEx_EnableARPOffload
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_ETHEx_EnableARPOffload:
  26              	.LVL0:
  27              	.LFB141:
  28              		.file 1 "Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c"
   1:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
   2:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   ******************************************************************************
   3:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @file    stm32h7xx_hal_eth_ex.c
   4:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief   ETH HAL Extended module driver.
   6:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *
   7:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   ******************************************************************************
   8:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @attention
   9:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *
  10:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  11:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * All rights reserved.</center></h2>
  12:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *
  13:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * the "License"; You may not use this file except in compliance with the
  15:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * License. You may obtain a copy of the License at:
  16:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *
  18:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   ******************************************************************************
  19:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
  20:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  21:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /* Includes ------------------------------------------------------------------*/
  22:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** #include "stm32h7xx_hal.h"
  23:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  24:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /** @addtogroup STM32H7xx_HAL_Driver
  25:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @{
  26:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
  27:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  28:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /** @defgroup ETHEx ETHEx
  29:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief ETH HAL Extended module driver
  30:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @{
ARM GAS  /tmp/ccTOxP0k.s 			page 2


  31:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
  32:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  33:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** #ifdef HAL_ETH_MODULE_ENABLED
  34:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  35:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /* Private typedef -----------------------------------------------------------*/
  36:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /* Private define ------------------------------------------------------------*/
  37:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /** @defgroup ETHEx_Private_Constants ETHEx Private Constants
  38:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @{
  39:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
  40:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** #define ETH_MACL4CR_MASK     (ETH_MACL3L4CR_L4PEN | ETH_MACL3L4CR_L4SPM | \
  41:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                               ETH_MACL3L4CR_L4SPIM | ETH_MACL3L4CR_L4DPM | \
  42:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                               ETH_MACL3L4CR_L4DPIM)
  43:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  44:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** #define ETH_MACL3CR_MASK     (ETH_MACL3L4CR_L3PEN | ETH_MACL3L4CR_L3SAM | \
  45:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                               ETH_MACL3L4CR_L3SAIM | ETH_MACL3L4CR_L3DAM | \
  46:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                               ETH_MACL3L4CR_L3DAIM | ETH_MACL3L4CR_L3HSBM | \
  47:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                               ETH_MACL3L4CR_L3HDBM)
  48:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  49:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** #define ETH_MACRXVLAN_MASK (ETH_MACVTR_EIVLRXS | ETH_MACVTR_EIVLS | \
  50:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                             ETH_MACVTR_ERIVLT | ETH_MACVTR_EDVLP | \
  51:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                             ETH_MACVTR_VTHM | ETH_MACVTR_EVLRXS | \
  52:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                             ETH_MACVTR_EVLS | ETH_MACVTR_DOVLTC | \
  53:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                             ETH_MACVTR_ERSVLM | ETH_MACVTR_ESVL | \
  54:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                             ETH_MACVTR_VTIM | ETH_MACVTR_ETV)
  55:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  56:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** #define ETH_MACTXVLAN_MASK (ETH_MACVIR_VLTI | ETH_MACVIR_CSVL | \
  57:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                             ETH_MACVIR_VLP | ETH_MACVIR_VLC)
  58:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
  59:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @}
  60:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
  61:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  62:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /* Private function prototypes -----------------------------------------------*/
  64:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /* Exported functions ---------------------------------------------------------*/
  65:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /** @defgroup ETHEx_Exported_Functions ETH Extended Exported Functions
  66:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @{
  67:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
  68:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  69:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /** @defgroup ETHEx_Exported_Functions_Group1 Extended features functions
  70:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief    Extended features functions
  71:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****  *
  72:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** @verbatim
  73:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****  ===============================================================================
  74:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                       ##### Extended features functions #####
  75:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****  ===============================================================================
  76:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     [..] This section provides functions allowing to:
  77:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****       (+) Configure ARP offload module
  78:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****       (+) Configure L3 and L4 filters
  79:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****       (+) Configure Extended VLAN features
  80:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****       (+) Configure Energy Efficient Ethernet module
  81:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  82:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** @endverbatim
  83:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @{
  84:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
  85:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  86:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
  87:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Enables ARP Offload.
ARM GAS  /tmp/ccTOxP0k.s 			page 3


  88:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  89:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
  90:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None
  91:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
  92:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_EnableARPOffload(ETH_HandleTypeDef *heth)
  93:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
  29              		.loc 1 93 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  94:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   SET_BIT(heth->Instance->MACCR, ETH_MACCR_ARP);
  34              		.loc 1 94 3 view .LVU1
  35 0000 0268     		ldr	r2, [r0]
  36 0002 1368     		ldr	r3, [r2]
  37 0004 43F00043 		orr	r3, r3, #-2147483648
  38 0008 1360     		str	r3, [r2]
  95:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
  39              		.loc 1 95 1 is_stmt 0 view .LVU2
  40 000a 7047     		bx	lr
  41              		.cfi_endproc
  42              	.LFE141:
  44              		.section	.text.HAL_ETHEx_DisableARPOffload,"ax",%progbits
  45              		.align	1
  46              		.global	HAL_ETHEx_DisableARPOffload
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  50              		.fpu fpv5-d16
  52              	HAL_ETHEx_DisableARPOffload:
  53              	.LVL1:
  54              	.LFB142:
  96:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
  97:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
  98:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Disables ARP Offload.
  99:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None
 102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_DisableARPOffload(ETH_HandleTypeDef *heth)
 104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
  55              		.loc 1 104 1 is_stmt 1 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59              		@ link register save eliminated.
 105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_ARP);
  60              		.loc 1 105 3 view .LVU4
  61 0000 0268     		ldr	r2, [r0]
  62 0002 1368     		ldr	r3, [r2]
  63 0004 23F00043 		bic	r3, r3, #-2147483648
  64 0008 1360     		str	r3, [r2]
 106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
  65              		.loc 1 106 1 is_stmt 0 view .LVU5
  66 000a 7047     		bx	lr
  67              		.cfi_endproc
  68              	.LFE142:
ARM GAS  /tmp/ccTOxP0k.s 			page 4


  70              		.section	.text.HAL_ETHEx_SetARPAddressMatch,"ax",%progbits
  71              		.align	1
  72              		.global	HAL_ETHEx_SetARPAddressMatch
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  76              		.fpu fpv5-d16
  78              	HAL_ETHEx_SetARPAddressMatch:
  79              	.LVL2:
  80              	.LFB143:
 107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Set the ARP Match IP address
 110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  IpAddress: IP Address to be matched for incoming ARP requests
 113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None
 114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_SetARPAddressMatch(ETH_HandleTypeDef *heth, uint32_t IpAddress)
 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
  81              		.loc 1 116 1 is_stmt 1 view -0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		@ link register save eliminated.
 117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   WRITE_REG(heth->Instance->MACARPAR, IpAddress);
  86              		.loc 1 117 3 view .LVU7
  87 0000 0368     		ldr	r3, [r0]
  88 0002 C3F81012 		str	r1, [r3, #528]
 118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
  89              		.loc 1 118 1 is_stmt 0 view .LVU8
  90 0006 7047     		bx	lr
  91              		.cfi_endproc
  92              	.LFE143:
  94              		.section	.text.HAL_ETHEx_SetL4FilterConfig,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_ETHEx_SetL4FilterConfig
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu fpv5-d16
 102              	HAL_ETHEx_SetL4FilterConfig:
 103              	.LVL3:
 104              	.LFB144:
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Configures the L4 Filter, this function allow to:
 122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         set the layer 4 protocol to be matched (TCP or UDP)
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         enable/disable L4 source/destination port perfect/inverse match.
 124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  Filter: L4 filter to configured, this parameter must be one of the following
 127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *           ETH_L4_FILTER_0
 128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *           ETH_L4_FILTER_1
 129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  pL4FilterConfig: pointer to a ETH_L4FilterConfigTypeDef structure
 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         that contains L4 filter configuration.
 131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval HAL status
ARM GAS  /tmp/ccTOxP0k.s 			page 5


 132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** HAL_StatusTypeDef HAL_ETHEx_SetL4FilterConfig(ETH_HandleTypeDef *heth, uint32_t Filter , ETH_L4Filt
 134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 105              		.loc 1 134 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110              		.loc 1 134 1 is_stmt 0 view .LVU10
 111 0000 70B4     		push	{r4, r5, r6}
 112              	.LCFI0:
 113              		.cfi_def_cfa_offset 12
 114              		.cfi_offset 4, -12
 115              		.cfi_offset 5, -8
 116              		.cfi_offset 6, -4
 135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   __IO uint32_t *configreg = ((__IO uint32_t *)(&(heth->Instance->MACL3L4C0R) + Filter));
 117              		.loc 1 135 3 is_stmt 1 view .LVU11
 118              		.loc 1 135 55 is_stmt 0 view .LVU12
 119 0002 0568     		ldr	r5, [r0]
 120              	.LVL4:
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pL4FilterConfig == NULL)
 121              		.loc 1 137 3 is_stmt 1 view .LVU13
 122              		.loc 1 137 5 is_stmt 0 view .LVU14
 123 0004 0AB3     		cbz	r2, .L6
 124 0006 05F51065 		add	r5, r5, #2304
 125              	.LVL5:
 126              		.loc 1 137 5 view .LVU15
 127 000a 1346     		mov	r3, r2
 138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     return HAL_ERROR;
 140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Write configuration to (MACL3L4C0R + filter )register */
 143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   MODIFY_REG(*configreg, ETH_MACL4CR_MASK ,(pL4FilterConfig->Protocol |
 128              		.loc 1 143 3 is_stmt 1 view .LVU16
 129 000c 55F82120 		ldr	r2, [r5, r1, lsl #2]
 130              	.LVL6:
 131              		.loc 1 143 3 is_stmt 0 view .LVU17
 132 0010 22F47412 		bic	r2, r2, #3997696
 133 0014 1C68     		ldr	r4, [r3]
 134 0016 5E68     		ldr	r6, [r3, #4]
 135 0018 3443     		orrs	r4, r4, r6
 136 001a 9E68     		ldr	r6, [r3, #8]
 137 001c 3443     		orrs	r4, r4, r6
 138 001e 2243     		orrs	r2, r2, r4
 139 0020 45F82120 		str	r2, [r5, r1, lsl #2]
 144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                             pL4FilterConfig->SrcPortFilterMatch |
 145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                               pL4FilterConfig->DestPortFilterMatch));
 146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   configreg = ((__IO uint32_t *)(&(heth->Instance->MACL4A0R) + Filter));
 140              		.loc 1 147 3 is_stmt 1 view .LVU18
 141              		.loc 1 147 40 is_stmt 0 view .LVU19
 142 0024 0268     		ldr	r2, [r0]
 143              		.loc 1 147 34 view .LVU20
 144 0026 02F60412 		addw	r2, r2, #2308
 145              	.LVL7:
ARM GAS  /tmp/ccTOxP0k.s 			page 6


 148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Write configuration to (MACL4A0R + filter )register */
 150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   MODIFY_REG(*configreg, (ETH_MACL4AR_L4DP | ETH_MACL4AR_L4SP) , (pL4FilterConfig->SourcePort |
 146              		.loc 1 150 3 is_stmt 1 view .LVU21
 147 002a 52F82140 		ldr	r4, [r2, r1, lsl #2]
 148 002e DC68     		ldr	r4, [r3, #12]
 149 0030 1B69     		ldr	r3, [r3, #16]
 150              	.LVL8:
 151              		.loc 1 150 3 is_stmt 0 view .LVU22
 152 0032 44EA0343 		orr	r3, r4, r3, lsl #16
 153 0036 42F82130 		str	r3, [r2, r1, lsl #2]
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                                                                    
 152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Enable L4 filter */
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   SET_BIT(heth->Instance->MACPFR, ETH_MACPFR_IPFE);
 154              		.loc 1 154 3 is_stmt 1 view .LVU23
 155 003a 0268     		ldr	r2, [r0]
 156              	.LVL9:
 157              		.loc 1 154 3 is_stmt 0 view .LVU24
 158 003c 9368     		ldr	r3, [r2, #8]
 159 003e 43F48013 		orr	r3, r3, #1048576
 160 0042 9360     		str	r3, [r2, #8]
 155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   return HAL_OK;
 161              		.loc 1 156 3 is_stmt 1 view .LVU25
 162              		.loc 1 156 10 is_stmt 0 view .LVU26
 163 0044 0020     		movs	r0, #0
 164              	.LVL10:
 165              	.L5:
 157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 166              		.loc 1 157 1 view .LVU27
 167 0046 70BC     		pop	{r4, r5, r6}
 168              	.LCFI1:
 169              		.cfi_remember_state
 170              		.cfi_restore 6
 171              		.cfi_restore 5
 172              		.cfi_restore 4
 173              		.cfi_def_cfa_offset 0
 174 0048 7047     		bx	lr
 175              	.LVL11:
 176              	.L6:
 177              	.LCFI2:
 178              		.cfi_restore_state
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 179              		.loc 1 139 12 view .LVU28
 180 004a 0120     		movs	r0, #1
 181              	.LVL12:
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 182              		.loc 1 139 12 view .LVU29
 183 004c FBE7     		b	.L5
 184              		.cfi_endproc
 185              	.LFE144:
 187              		.section	.text.HAL_ETHEx_GetL4FilterConfig,"ax",%progbits
 188              		.align	1
 189              		.global	HAL_ETHEx_GetL4FilterConfig
 190              		.syntax unified
 191              		.thumb
ARM GAS  /tmp/ccTOxP0k.s 			page 7


 192              		.thumb_func
 193              		.fpu fpv5-d16
 195              	HAL_ETHEx_GetL4FilterConfig:
 196              	.LVL13:
 197              	.LFB145:
 158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Configures the L4 Filter, this function allow to:
 161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         set the layer 4 protocol to be matched (TCP or UDP)
 162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         enable/disable L4 source/destination port perfect/inverse match.
 163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  Filter: L4 filter to configured, this parameter must be one of the following
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *           ETH_L4_FILTER_0
 167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *           ETH_L4_FILTER_1
 168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  pL4FilterConfig: pointer to a ETH_L4FilterConfigTypeDef structure
 169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         that contains L4 filter configuration.
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval HAL status
 171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** HAL_StatusTypeDef HAL_ETHEx_GetL4FilterConfig(ETH_HandleTypeDef *heth, uint32_t Filter, ETH_L4Filte
 173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 198              		.loc 1 173 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pL4FilterConfig == NULL)
 203              		.loc 1 174 3 view .LVU31
 204              		.loc 1 174 5 is_stmt 0 view .LVU32
 205 0000 1346     		mov	r3, r2
 206 0002 3AB3     		cbz	r2, .L10
 175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     return HAL_ERROR;
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Get configuration to (MACL3L4C0R + filter )register */
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL4FilterConfig->Protocol = READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL3L4C0R) + Filter))
 207              		.loc 1 180 3 is_stmt 1 view .LVU33
 208              		.loc 1 180 31 is_stmt 0 view .LVU34
 209 0004 0268     		ldr	r2, [r0]
 210              	.LVL14:
 211              		.loc 1 180 31 view .LVU35
 212 0006 02F51062 		add	r2, r2, #2304
 213 000a 52F82120 		ldr	r2, [r2, r1, lsl #2]
 214 000e 02F48032 		and	r2, r2, #65536
 215              		.loc 1 180 29 view .LVU36
 216 0012 1A60     		str	r2, [r3]
 181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL4FilterConfig->DestPortFilterMatch = READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL3L4C0R)
 217              		.loc 1 181 3 is_stmt 1 view .LVU37
 218              		.loc 1 181 42 is_stmt 0 view .LVU38
 219 0014 0268     		ldr	r2, [r0]
 220 0016 02F51062 		add	r2, r2, #2304
 221 001a 52F82120 		ldr	r2, [r2, r1, lsl #2]
 222 001e 02F44012 		and	r2, r2, #3145728
 223              		.loc 1 181 40 view .LVU39
 224 0022 9A60     		str	r2, [r3, #8]
 182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL4FilterConfig->SrcPortFilterMatch = READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL3L4C0R) 
ARM GAS  /tmp/ccTOxP0k.s 			page 8


 225              		.loc 1 182 3 is_stmt 1 view .LVU40
 226              		.loc 1 182 41 is_stmt 0 view .LVU41
 227 0024 0268     		ldr	r2, [r0]
 228 0026 02F51062 		add	r2, r2, #2304
 229 002a 52F82120 		ldr	r2, [r2, r1, lsl #2]
 230 002e 02F44022 		and	r2, r2, #786432
 231              		.loc 1 182 39 view .LVU42
 232 0032 5A60     		str	r2, [r3, #4]
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Get configuration to (MACL3L4C0R + filter )register */
 185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL4FilterConfig->DestinationPort = (READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL4A0R) + Fi
 233              		.loc 1 185 3 is_stmt 1 view .LVU43
 234              		.loc 1 185 39 is_stmt 0 view .LVU44
 235 0034 0268     		ldr	r2, [r0]
 236 0036 02F60412 		addw	r2, r2, #2308
 237 003a 52F82120 		ldr	r2, [r2, r1, lsl #2]
 238              		.loc 1 185 126 view .LVU45
 239 003e 120C     		lsrs	r2, r2, #16
 240              		.loc 1 185 36 view .LVU46
 241 0040 1A61     		str	r2, [r3, #16]
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL4FilterConfig->SourcePort = READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL4A0R) + Filter))
 242              		.loc 1 186 3 is_stmt 1 view .LVU47
 243              		.loc 1 186 33 is_stmt 0 view .LVU48
 244 0042 0268     		ldr	r2, [r0]
 245 0044 02F60412 		addw	r2, r2, #2308
 246 0048 52F82120 		ldr	r2, [r2, r1, lsl #2]
 247 004c 92B2     		uxth	r2, r2
 248              		.loc 1 186 31 view .LVU49
 249 004e DA60     		str	r2, [r3, #12]
 187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   return HAL_OK;
 250              		.loc 1 188 3 is_stmt 1 view .LVU50
 251              		.loc 1 188 10 is_stmt 0 view .LVU51
 252 0050 0020     		movs	r0, #0
 253              	.LVL15:
 254              		.loc 1 188 10 view .LVU52
 255 0052 7047     		bx	lr
 256              	.LVL16:
 257              	.L10:
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 258              		.loc 1 176 12 view .LVU53
 259 0054 0120     		movs	r0, #1
 260              	.LVL17:
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 261              		.loc 1 189 1 view .LVU54
 262 0056 7047     		bx	lr
 263              		.cfi_endproc
 264              	.LFE145:
 266              		.section	.text.HAL_ETHEx_SetL3FilterConfig,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_ETHEx_SetL3FilterConfig
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu fpv5-d16
 274              	HAL_ETHEx_SetL3FilterConfig:
 275              	.LVL18:
ARM GAS  /tmp/ccTOxP0k.s 			page 9


 276              	.LFB146:
 190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Configures the L3 Filter, this function allow to:
 193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         set the layer 3 protocol to be matched (IPv4 or IPv6)
 194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         enable/disable L3 source/destination port perfect/inverse match.
 195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  Filter: L3 filter to configured, this parameter must be one of the following
 198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *           ETH_L3_FILTER_0
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *           ETH_L3_FILTER_1
 200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  pL3FilterConfig: pointer to a ETH_L3FilterConfigTypeDef structure
 201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         that contains L3 filter configuration.
 202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval HAL status
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** HAL_StatusTypeDef HAL_ETHEx_SetL3FilterConfig(ETH_HandleTypeDef *heth, uint32_t Filter, ETH_L3Filte
 205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 277              		.loc 1 205 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		@ link register save eliminated.
 282              		.loc 1 205 1 is_stmt 0 view .LVU56
 283 0000 70B4     		push	{r4, r5, r6}
 284              	.LCFI3:
 285              		.cfi_def_cfa_offset 12
 286              		.cfi_offset 4, -12
 287              		.cfi_offset 5, -8
 288              		.cfi_offset 6, -4
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   __IO uint32_t *configreg = ((__IO uint32_t *)(&(heth->Instance->MACL3L4C0R) + Filter));
 289              		.loc 1 206 3 is_stmt 1 view .LVU57
 290              		.loc 1 206 55 is_stmt 0 view .LVU58
 291 0002 0568     		ldr	r5, [r0]
 292              	.LVL19:
 207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pL3FilterConfig == NULL)
 293              		.loc 1 208 3 is_stmt 1 view .LVU59
 294              		.loc 1 208 5 is_stmt 0 view .LVU60
 295 0004 002A     		cmp	r2, #0
 296 0006 3FD0     		beq	.L14
 297 0008 05F51065 		add	r5, r5, #2304
 298              	.LVL20:
 299              		.loc 1 208 5 view .LVU61
 300 000c 1346     		mov	r3, r2
 209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     return HAL_ERROR;
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Write configuration to (MACL3L4C0R + filter )register */
 214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   MODIFY_REG(*configreg, ETH_MACL3CR_MASK, (pL3FilterConfig->Protocol |
 301              		.loc 1 214 3 is_stmt 1 view .LVU62
 302 000e 55F82120 		ldr	r2, [r5, r1, lsl #2]
 303              	.LVL21:
 304              		.loc 1 214 3 is_stmt 0 view .LVU63
 305 0012 1E4C     		ldr	r4, .L16
 306 0014 1440     		ands	r4, r4, r2
 307 0016 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccTOxP0k.s 			page 10


 308 0018 5E68     		ldr	r6, [r3, #4]
 309 001a 3243     		orrs	r2, r2, r6
 310 001c 9E68     		ldr	r6, [r3, #8]
 311 001e 3243     		orrs	r2, r2, r6
 312 0020 DE68     		ldr	r6, [r3, #12]
 313 0022 42EA8612 		orr	r2, r2, r6, lsl #6
 314 0026 1E69     		ldr	r6, [r3, #16]
 315 0028 42EAC622 		orr	r2, r2, r6, lsl #11
 316 002c 2243     		orrs	r2, r2, r4
 317 002e 45F82120 		str	r2, [r5, r1, lsl #2]
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                             pL3FilterConfig->SrcAddrFilterMatch |
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                               pL3FilterConfig->DestAddrFilterMatch |
 217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                 (pL3FilterConfig->SrcAddrHigherBitsMatch << 6) |
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                   (pL3FilterConfig->DestAddrHigherBitsMatch << 11))
 219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Check if IPv6 protocol is selected */
 221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pL3FilterConfig->Protocol != ETH_L3_IPV4_MATCH)
 318              		.loc 1 221 3 is_stmt 1 view .LVU64
 319              		.loc 1 221 21 is_stmt 0 view .LVU65
 320 0032 1A68     		ldr	r2, [r3]
 321              		.loc 1 221 5 view .LVU66
 322 0034 D2B1     		cbz	r2, .L13
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set the IPv6 address match */
 224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set Bits[31:0] of 128-bit IP addr */
 225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     *((__IO uint32_t *)(&(heth->Instance->MACL3A0R0R) + Filter)) = pL3FilterConfig->Ip6Addr[0];
 323              		.loc 1 225 5 is_stmt 1 view .LVU67
 324              		.loc 1 225 31 is_stmt 0 view .LVU68
 325 0036 0268     		ldr	r2, [r0]
 326              		.loc 1 225 25 view .LVU69
 327 0038 02F51162 		add	r2, r2, #2320
 328              		.loc 1 225 92 view .LVU70
 329 003c DC69     		ldr	r4, [r3, #28]
 330              		.loc 1 225 66 view .LVU71
 331 003e 42F82140 		str	r4, [r2, r1, lsl #2]
 226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set Bits[63:32] of 128-bit IP addr */
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     *((__IO uint32_t *)(&(heth->Instance->MACL3A1R0R) + Filter)) = pL3FilterConfig->Ip6Addr[1];
 332              		.loc 1 227 5 is_stmt 1 view .LVU72
 333              		.loc 1 227 31 is_stmt 0 view .LVU73
 334 0042 0268     		ldr	r2, [r0]
 335              		.loc 1 227 25 view .LVU74
 336 0044 02F61412 		addw	r2, r2, #2324
 337              		.loc 1 227 92 view .LVU75
 338 0048 1C6A     		ldr	r4, [r3, #32]
 339              		.loc 1 227 66 view .LVU76
 340 004a 42F82140 		str	r4, [r2, r1, lsl #2]
 228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* update Bits[95:64] of 128-bit IP addr */
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     *((__IO uint32_t *)(&(heth->Instance->MACL3A2R0R) + Filter)) = pL3FilterConfig->Ip6Addr[2];
 341              		.loc 1 229 5 is_stmt 1 view .LVU77
 342              		.loc 1 229 31 is_stmt 0 view .LVU78
 343 004e 0268     		ldr	r2, [r0]
 344              		.loc 1 229 25 view .LVU79
 345 0050 02F61812 		addw	r2, r2, #2328
 346              		.loc 1 229 92 view .LVU80
 347 0054 5C6A     		ldr	r4, [r3, #36]
 348              		.loc 1 229 66 view .LVU81
 349 0056 42F82140 		str	r4, [r2, r1, lsl #2]
ARM GAS  /tmp/ccTOxP0k.s 			page 11


 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* update Bits[127:96] of 128-bit IP addr */
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     *((__IO uint32_t *)(&(heth->Instance->MACL3A3R0R) + Filter)) = pL3FilterConfig->Ip6Addr[3];
 350              		.loc 1 231 5 is_stmt 1 view .LVU82
 351              		.loc 1 231 31 is_stmt 0 view .LVU83
 352 005a 0268     		ldr	r2, [r0]
 353              		.loc 1 231 25 view .LVU84
 354 005c 02F61C12 		addw	r2, r2, #2332
 355              		.loc 1 231 92 view .LVU85
 356 0060 9B6A     		ldr	r3, [r3, #40]
 357              	.LVL22:
 358              		.loc 1 231 66 view .LVU86
 359 0062 42F82130 		str	r3, [r2, r1, lsl #2]
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   else /* IPv4 protocol is selected */
 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set the IPv4 source address match */
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     *((__IO uint32_t *)(&(heth->Instance->MACL3A0R0R) + Filter)) = pL3FilterConfig->Ip4SrcAddr;
 237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set the IPv4 destination address match */
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     *((__IO uint32_t *)(&(heth->Instance->MACL3A1R0R) + Filter)) = pL3FilterConfig->Ip4DestAddr;
 239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   return HAL_OK;
 360              		.loc 1 241 10 view .LVU87
 361 0066 0020     		movs	r0, #0
 362              	.LVL23:
 363              	.L12:
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 364              		.loc 1 242 1 view .LVU88
 365 0068 70BC     		pop	{r4, r5, r6}
 366              	.LCFI4:
 367              		.cfi_remember_state
 368              		.cfi_restore 6
 369              		.cfi_restore 5
 370              		.cfi_restore 4
 371              		.cfi_def_cfa_offset 0
 372 006a 7047     		bx	lr
 373              	.LVL24:
 374              	.L13:
 375              	.LCFI5:
 376              		.cfi_restore_state
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set the IPv4 destination address match */
 377              		.loc 1 236 5 is_stmt 1 view .LVU89
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set the IPv4 destination address match */
 378              		.loc 1 236 31 is_stmt 0 view .LVU90
 379 006c 0268     		ldr	r2, [r0]
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set the IPv4 destination address match */
 380              		.loc 1 236 25 view .LVU91
 381 006e 02F51162 		add	r2, r2, #2320
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set the IPv4 destination address match */
 382              		.loc 1 236 83 view .LVU92
 383 0072 5C69     		ldr	r4, [r3, #20]
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Set the IPv4 destination address match */
 384              		.loc 1 236 66 view .LVU93
 385 0074 42F82140 		str	r4, [r2, r1, lsl #2]
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 386              		.loc 1 238 5 is_stmt 1 view .LVU94
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
ARM GAS  /tmp/ccTOxP0k.s 			page 12


 387              		.loc 1 238 31 is_stmt 0 view .LVU95
 388 0078 0268     		ldr	r2, [r0]
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 389              		.loc 1 238 25 view .LVU96
 390 007a 02F61412 		addw	r2, r2, #2324
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 391              		.loc 1 238 83 view .LVU97
 392 007e 9B69     		ldr	r3, [r3, #24]
 393              	.LVL25:
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 394              		.loc 1 238 66 view .LVU98
 395 0080 42F82130 		str	r3, [r2, r1, lsl #2]
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 396              		.loc 1 241 10 view .LVU99
 397 0084 0020     		movs	r0, #0
 398              	.LVL26:
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 399              		.loc 1 241 10 view .LVU100
 400 0086 EFE7     		b	.L12
 401              	.LVL27:
 402              	.L14:
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 403              		.loc 1 210 12 view .LVU101
 404 0088 0120     		movs	r0, #1
 405              	.LVL28:
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 406              		.loc 1 210 12 view .LVU102
 407 008a EDE7     		b	.L12
 408              	.L17:
 409              		.align	2
 410              	.L16:
 411 008c 0200FFFF 		.word	-65534
 412              		.cfi_endproc
 413              	.LFE146:
 415              		.section	.text.HAL_ETHEx_GetL3FilterConfig,"ax",%progbits
 416              		.align	1
 417              		.global	HAL_ETHEx_GetL3FilterConfig
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 421              		.fpu fpv5-d16
 423              	HAL_ETHEx_GetL3FilterConfig:
 424              	.LVL29:
 425              	.LFB147:
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Configures the L3 Filter, this function allow to:
 246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         set the layer 3 protocol to be matched (IPv4 or IPv6)
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         enable/disable L3 source/destination port perfect/inverse match.
 248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  Filter: L3 filter to configured, this parameter must be one of the following
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *           ETH_L3_FILTER_0
 252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *           ETH_L3_FILTER_1
 253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  pL3FilterConfig: pointer to a ETH_L3FilterConfigTypeDef structure
 254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         that will contain the L3 filter configuration.
 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval HAL status
ARM GAS  /tmp/ccTOxP0k.s 			page 13


 256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** HAL_StatusTypeDef HAL_ETHEx_GetL3FilterConfig(ETH_HandleTypeDef *heth, uint32_t Filter, ETH_L3Filte
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 426              		.loc 1 258 1 is_stmt 1 view -0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 0
 429              		@ frame_needed = 0, uses_anonymous_args = 0
 430              		@ link register save eliminated.
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pL3FilterConfig == NULL)
 431              		.loc 1 259 3 view .LVU104
 432              		.loc 1 259 5 is_stmt 0 view .LVU105
 433 0000 002A     		cmp	r2, #0
 434 0002 54D0     		beq	.L21
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pL3FilterConfig == NULL)
 435              		.loc 1 258 1 view .LVU106
 436 0004 10B4     		push	{r4}
 437              	.LCFI6:
 438              		.cfi_def_cfa_offset 4
 439              		.cfi_offset 4, -4
 440 0006 1346     		mov	r3, r2
 260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     return HAL_ERROR;
 262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL3FilterConfig->Protocol = READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL3L4C0R) + Filter))
 441              		.loc 1 264 3 is_stmt 1 view .LVU107
 442              		.loc 1 264 31 is_stmt 0 view .LVU108
 443 0008 0268     		ldr	r2, [r0]
 444              	.LVL30:
 445              		.loc 1 264 31 view .LVU109
 446 000a 02F51062 		add	r2, r2, #2304
 447 000e 52F82120 		ldr	r2, [r2, r1, lsl #2]
 448 0012 02F00102 		and	r2, r2, #1
 449              		.loc 1 264 29 view .LVU110
 450 0016 1A60     		str	r2, [r3]
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL3FilterConfig->SrcAddrFilterMatch = READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL3L4C0R) 
 451              		.loc 1 265 3 is_stmt 1 view .LVU111
 452              		.loc 1 265 41 is_stmt 0 view .LVU112
 453 0018 0468     		ldr	r4, [r0]
 454 001a 04F51064 		add	r4, r4, #2304
 455 001e 54F82140 		ldr	r4, [r4, r1, lsl #2]
 456 0022 04F00C04 		and	r4, r4, #12
 457              		.loc 1 265 39 view .LVU113
 458 0026 5C60     		str	r4, [r3, #4]
 266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL3FilterConfig->DestAddrFilterMatch = READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL3L4C0R)
 459              		.loc 1 266 3 is_stmt 1 view .LVU114
 460              		.loc 1 266 42 is_stmt 0 view .LVU115
 461 0028 0468     		ldr	r4, [r0]
 462 002a 04F51064 		add	r4, r4, #2304
 463 002e 54F82140 		ldr	r4, [r4, r1, lsl #2]
 464 0032 04F03004 		and	r4, r4, #48
 465              		.loc 1 266 40 view .LVU116
 466 0036 9C60     		str	r4, [r3, #8]
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL3FilterConfig->SrcAddrHigherBitsMatch = (READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL3L4
 467              		.loc 1 267 3 is_stmt 1 view .LVU117
 468              		.loc 1 267 46 is_stmt 0 view .LVU118
 469 0038 0468     		ldr	r4, [r0]
ARM GAS  /tmp/ccTOxP0k.s 			page 14


 470 003a 04F51064 		add	r4, r4, #2304
 471 003e 54F82140 		ldr	r4, [r4, r1, lsl #2]
 472              		.loc 1 267 139 view .LVU119
 473 0042 C4F38414 		ubfx	r4, r4, #6, #5
 474              		.loc 1 267 43 view .LVU120
 475 0046 DC60     		str	r4, [r3, #12]
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pL3FilterConfig->DestAddrHigherBitsMatch = (READ_BIT(*((__IO uint32_t *)(&(heth->Instance->MACL3L
 476              		.loc 1 268 3 is_stmt 1 view .LVU121
 477              		.loc 1 268 47 is_stmt 0 view .LVU122
 478 0048 0468     		ldr	r4, [r0]
 479 004a 04F51064 		add	r4, r4, #2304
 480 004e 54F82140 		ldr	r4, [r4, r1, lsl #2]
 481              		.loc 1 268 140 view .LVU123
 482 0052 C4F3C424 		ubfx	r4, r4, #11, #5
 483              		.loc 1 268 44 view .LVU124
 484 0056 1C61     		str	r4, [r3, #16]
 269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pL3FilterConfig->Protocol != ETH_L3_IPV4_MATCH)
 485              		.loc 1 270 3 is_stmt 1 view .LVU125
 486              		.loc 1 270 5 is_stmt 0 view .LVU126
 487 0058 DAB1     		cbz	r2, .L20
 271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip6Addr[0] = *((__IO uint32_t *)(&(heth->Instance->MACL3A0R0R) + Filter));
 488              		.loc 1 272 5 is_stmt 1 view .LVU127
 489              		.loc 1 272 61 is_stmt 0 view .LVU128
 490 005a 0268     		ldr	r2, [r0]
 491              		.loc 1 272 55 view .LVU129
 492 005c 02F51162 		add	r2, r2, #2320
 493              		.loc 1 272 35 view .LVU130
 494 0060 52F82120 		ldr	r2, [r2, r1, lsl #2]
 495              		.loc 1 272 33 view .LVU131
 496 0064 DA61     		str	r2, [r3, #28]
 273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip6Addr[1] = *((__IO uint32_t *)(&(heth->Instance->MACL3A1R0R) + Filter));
 497              		.loc 1 273 5 is_stmt 1 view .LVU132
 498              		.loc 1 273 61 is_stmt 0 view .LVU133
 499 0066 0268     		ldr	r2, [r0]
 500              		.loc 1 273 55 view .LVU134
 501 0068 02F61412 		addw	r2, r2, #2324
 502              		.loc 1 273 35 view .LVU135
 503 006c 52F82120 		ldr	r2, [r2, r1, lsl #2]
 504              		.loc 1 273 33 view .LVU136
 505 0070 1A62     		str	r2, [r3, #32]
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip6Addr[2] = *((__IO uint32_t *)(&(heth->Instance->MACL3A2R0R) + Filter));
 506              		.loc 1 274 5 is_stmt 1 view .LVU137
 507              		.loc 1 274 61 is_stmt 0 view .LVU138
 508 0072 0268     		ldr	r2, [r0]
 509              		.loc 1 274 55 view .LVU139
 510 0074 02F61812 		addw	r2, r2, #2328
 511              		.loc 1 274 35 view .LVU140
 512 0078 52F82120 		ldr	r2, [r2, r1, lsl #2]
 513              		.loc 1 274 33 view .LVU141
 514 007c 5A62     		str	r2, [r3, #36]
 275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip6Addr[3] = *((__IO uint32_t *)(&(heth->Instance->MACL3A3R0R) + Filter));
 515              		.loc 1 275 5 is_stmt 1 view .LVU142
 516              		.loc 1 275 61 is_stmt 0 view .LVU143
 517 007e 0268     		ldr	r2, [r0]
 518              		.loc 1 275 55 view .LVU144
ARM GAS  /tmp/ccTOxP0k.s 			page 15


 519 0080 02F61C12 		addw	r2, r2, #2332
 520              		.loc 1 275 35 view .LVU145
 521 0084 52F82120 		ldr	r2, [r2, r1, lsl #2]
 522              		.loc 1 275 33 view .LVU146
 523 0088 9A62     		str	r2, [r3, #40]
 276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   else
 278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip4SrcAddr = *((__IO uint32_t *)(&(heth->Instance->MACL3A0R0R) + Filter));
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip4DestAddr = *((__IO uint32_t *)(&(heth->Instance->MACL3A1R0R) + Filter));
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   return HAL_OK;
 524              		.loc 1 283 10 view .LVU147
 525 008a 0020     		movs	r0, #0
 526              	.LVL31:
 527              	.L19:
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 528              		.loc 1 284 1 view .LVU148
 529 008c 5DF8044B 		ldr	r4, [sp], #4
 530              	.LCFI7:
 531              		.cfi_remember_state
 532              		.cfi_restore 4
 533              		.cfi_def_cfa_offset 0
 534 0090 7047     		bx	lr
 535              	.LVL32:
 536              	.L20:
 537              	.LCFI8:
 538              		.cfi_restore_state
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip4DestAddr = *((__IO uint32_t *)(&(heth->Instance->MACL3A1R0R) + Filter));
 539              		.loc 1 279 5 is_stmt 1 view .LVU149
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip4DestAddr = *((__IO uint32_t *)(&(heth->Instance->MACL3A1R0R) + Filter));
 540              		.loc 1 279 61 is_stmt 0 view .LVU150
 541 0092 0268     		ldr	r2, [r0]
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip4DestAddr = *((__IO uint32_t *)(&(heth->Instance->MACL3A1R0R) + Filter));
 542              		.loc 1 279 55 view .LVU151
 543 0094 02F51162 		add	r2, r2, #2320
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip4DestAddr = *((__IO uint32_t *)(&(heth->Instance->MACL3A1R0R) + Filter));
 544              		.loc 1 279 35 view .LVU152
 545 0098 52F82120 		ldr	r2, [r2, r1, lsl #2]
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pL3FilterConfig->Ip4DestAddr = *((__IO uint32_t *)(&(heth->Instance->MACL3A1R0R) + Filter));
 546              		.loc 1 279 33 view .LVU153
 547 009c 5A61     		str	r2, [r3, #20]
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 548              		.loc 1 280 5 is_stmt 1 view .LVU154
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 549              		.loc 1 280 62 is_stmt 0 view .LVU155
 550 009e 0268     		ldr	r2, [r0]
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 551              		.loc 1 280 56 view .LVU156
 552 00a0 02F61412 		addw	r2, r2, #2324
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 553              		.loc 1 280 36 view .LVU157
 554 00a4 52F82120 		ldr	r2, [r2, r1, lsl #2]
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 555              		.loc 1 280 34 view .LVU158
 556 00a8 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/ccTOxP0k.s 			page 16


 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 557              		.loc 1 283 10 view .LVU159
 558 00aa 0020     		movs	r0, #0
 559              	.LVL33:
 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 560              		.loc 1 283 10 view .LVU160
 561 00ac EEE7     		b	.L19
 562              	.LVL34:
 563              	.L21:
 564              	.LCFI9:
 565              		.cfi_def_cfa_offset 0
 566              		.cfi_restore 4
 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 567              		.loc 1 261 12 view .LVU161
 568 00ae 0120     		movs	r0, #1
 569              	.LVL35:
 570              		.loc 1 284 1 view .LVU162
 571 00b0 7047     		bx	lr
 572              		.cfi_endproc
 573              	.LFE147:
 575              		.section	.text.HAL_ETHEx_EnableL3L4Filtering,"ax",%progbits
 576              		.align	1
 577              		.global	HAL_ETHEx_EnableL3L4Filtering
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 581              		.fpu fpv5-d16
 583              	HAL_ETHEx_EnableL3L4Filtering:
 584              	.LVL36:
 585              	.LFB148:
 285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Enables L3 and L4 filtering process.
 288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None.
 291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_EnableL3L4Filtering(ETH_HandleTypeDef *heth)
 293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 586              		.loc 1 293 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		@ link register save eliminated.
 294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Enable L3/L4 filter */
 295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   SET_BIT(heth->Instance->MACPFR, ETH_MACPFR_IPFE);
 591              		.loc 1 295 3 view .LVU164
 592 0000 0268     		ldr	r2, [r0]
 593 0002 9368     		ldr	r3, [r2, #8]
 594 0004 43F48013 		orr	r3, r3, #1048576
 595 0008 9360     		str	r3, [r2, #8]
 296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 596              		.loc 1 296 1 is_stmt 0 view .LVU165
 597 000a 7047     		bx	lr
 598              		.cfi_endproc
 599              	.LFE148:
 601              		.section	.text.HAL_ETHEx_DisableL3L4Filtering,"ax",%progbits
ARM GAS  /tmp/ccTOxP0k.s 			page 17


 602              		.align	1
 603              		.global	HAL_ETHEx_DisableL3L4Filtering
 604              		.syntax unified
 605              		.thumb
 606              		.thumb_func
 607              		.fpu fpv5-d16
 609              	HAL_ETHEx_DisableL3L4Filtering:
 610              	.LVL37:
 611              	.LFB149:
 297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Disables L3 and L4 filtering process.
 300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None.
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_DisableL3L4Filtering(ETH_HandleTypeDef *heth)
 305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 612              		.loc 1 305 1 is_stmt 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 0
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616              		@ link register save eliminated.
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Disable L3/L4 filter */
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   CLEAR_BIT(heth->Instance->MACPFR, ETH_MACPFR_IPFE);
 617              		.loc 1 307 3 view .LVU167
 618 0000 0268     		ldr	r2, [r0]
 619 0002 9368     		ldr	r3, [r2, #8]
 620 0004 23F48013 		bic	r3, r3, #1048576
 621 0008 9360     		str	r3, [r2, #8]
 308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 622              		.loc 1 308 1 is_stmt 0 view .LVU168
 623 000a 7047     		bx	lr
 624              		.cfi_endproc
 625              	.LFE149:
 627              		.section	.text.HAL_ETHEx_GetRxVLANConfig,"ax",%progbits
 628              		.align	1
 629              		.global	HAL_ETHEx_GetRxVLANConfig
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv5-d16
 635              	HAL_ETHEx_GetRxVLANConfig:
 636              	.LVL38:
 637              	.LFB150:
 309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Get the VLAN Configuration for Receive Packets.
 312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  pVlanConfig: pointer to a ETH_RxVLANConfigTypeDef structure
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         that will contain the VLAN filter configuration.
 316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval HAL status
 317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** HAL_StatusTypeDef HAL_ETHEx_GetRxVLANConfig(ETH_HandleTypeDef *heth, ETH_RxVLANConfigTypeDef *pVlan
 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 638              		.loc 1 319 1 is_stmt 1 view -0
ARM GAS  /tmp/ccTOxP0k.s 			page 18


 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 0
 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642              		@ link register save eliminated.
 320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pVlanConfig == NULL)
 643              		.loc 1 320 3 view .LVU170
 644              		.loc 1 320 5 is_stmt 0 view .LVU171
 645 0000 0029     		cmp	r1, #0
 646 0002 2DD0     		beq	.L30
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     return HAL_ERROR;
 323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pVlanConfig->InnerVLANTagInStatus = ((READ_BIT(heth->Instance->MACVTR, ETH_MACVTR_EIVLRXS) >> 31)
 647              		.loc 1 325 3 is_stmt 1 view .LVU172
 648              		.loc 1 325 41 is_stmt 0 view .LVU173
 649 0004 0268     		ldr	r2, [r0]
 650 0006 126D     		ldr	r2, [r2, #80]
 651              		.loc 1 325 118 view .LVU174
 652 0008 D20F     		lsrs	r2, r2, #31
 653              		.loc 1 325 37 view .LVU175
 654 000a 0A70     		strb	r2, [r1]
 326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pVlanConfig->StripInnerVLANTag  = READ_BIT(heth->Instance->MACVTR, ETH_MACVTR_EIVLS);
 655              		.loc 1 326 3 is_stmt 1 view .LVU176
 656              		.loc 1 326 37 is_stmt 0 view .LVU177
 657 000c 0268     		ldr	r2, [r0]
 658 000e 126D     		ldr	r2, [r2, #80]
 659 0010 02F04052 		and	r2, r2, #805306368
 660              		.loc 1 326 35 view .LVU178
 661 0014 4A60     		str	r2, [r1, #4]
 327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pVlanConfig->InnerVLANTag = ((READ_BIT(heth->Instance->MACVTR, ETH_MACVTR_ERIVLT) >> 27) == 0U) ?
 662              		.loc 1 327 3 is_stmt 1 view .LVU179
 663              		.loc 1 327 33 is_stmt 0 view .LVU180
 664 0016 0268     		ldr	r2, [r0]
 665 0018 126D     		ldr	r2, [r2, #80]
 666              		.loc 1 327 109 view .LVU181
 667 001a C2F3C062 		ubfx	r2, r2, #27, #1
 668              		.loc 1 327 29 view .LVU182
 669 001e 0A72     		strb	r2, [r1, #8]
 328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pVlanConfig->DoubleVLANProcessing = ((READ_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP) >> 26) =
 670              		.loc 1 328 3 is_stmt 1 view .LVU183
 671              		.loc 1 328 41 is_stmt 0 view .LVU184
 672 0020 0268     		ldr	r2, [r0]
 673 0022 126D     		ldr	r2, [r2, #80]
 674              		.loc 1 328 116 view .LVU185
 675 0024 C2F38062 		ubfx	r2, r2, #26, #1
 676              		.loc 1 328 37 view .LVU186
 677 0028 4A72     		strb	r2, [r1, #9]
 329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pVlanConfig->VLANTagHashTableMatch = ((READ_BIT(heth->Instance->MACVTR, ETH_MACVTR_VTHM) >> 25) =
 678              		.loc 1 329 3 is_stmt 1 view .LVU187
 679              		.loc 1 329 42 is_stmt 0 view .LVU188
 680 002a 0268     		ldr	r2, [r0]
 681 002c 126D     		ldr	r2, [r2, #80]
 682              		.loc 1 329 116 view .LVU189
 683 002e C2F34062 		ubfx	r2, r2, #25, #1
 684              		.loc 1 329 38 view .LVU190
 685 0032 8A72     		strb	r2, [r1, #10]
ARM GAS  /tmp/ccTOxP0k.s 			page 19


 330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pVlanConfig->VLANTagInStatus = ((READ_BIT(heth->Instance->MACVTR, ETH_MACVTR_EVLRXS) >> 24) == 0U
 686              		.loc 1 330 3 is_stmt 1 view .LVU191
 687              		.loc 1 330 36 is_stmt 0 view .LVU192
 688 0034 0268     		ldr	r2, [r0]
 689 0036 126D     		ldr	r2, [r2, #80]
 690              		.loc 1 330 112 view .LVU193
 691 0038 C2F30062 		ubfx	r2, r2, #24, #1
 692              		.loc 1 330 32 view .LVU194
 693 003c CA72     		strb	r2, [r1, #11]
 331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pVlanConfig->StripVLANTag = READ_BIT(heth->Instance->MACVTR, ETH_MACVTR_EVLS);
 694              		.loc 1 331 3 is_stmt 1 view .LVU195
 695              		.loc 1 331 31 is_stmt 0 view .LVU196
 696 003e 0268     		ldr	r2, [r0]
 697 0040 126D     		ldr	r2, [r2, #80]
 698 0042 02F4C002 		and	r2, r2, #6291456
 699              		.loc 1 331 29 view .LVU197
 700 0046 CA60     		str	r2, [r1, #12]
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pVlanConfig->VLANTypeCheck = READ_BIT(heth->Instance->MACVTR, (ETH_MACVTR_DOVLTC | ETH_MACVTR_ERS
 701              		.loc 1 332 3 is_stmt 1 view .LVU198
 702              		.loc 1 332 32 is_stmt 0 view .LVU199
 703 0048 0268     		ldr	r2, [r0]
 704 004a 126D     		ldr	r2, [r2, #80]
 705 004c 02F4E012 		and	r2, r2, #1835008
 706              		.loc 1 332 30 view .LVU200
 707 0050 0A61     		str	r2, [r1, #16]
 333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   pVlanConfig->VLANTagInverceMatch = ((READ_BIT(heth->Instance->MACVTR, ETH_MACVTR_VTIM) >> 17) == 
 708              		.loc 1 333 3 is_stmt 1 view .LVU201
 709              		.loc 1 333 40 is_stmt 0 view .LVU202
 710 0052 0268     		ldr	r2, [r0]
 711 0054 126D     		ldr	r2, [r2, #80]
 712              		.loc 1 333 114 view .LVU203
 713 0056 C2F34042 		ubfx	r2, r2, #17, #1
 714              		.loc 1 333 36 view .LVU204
 715 005a 0A75     		strb	r2, [r1, #20]
 334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   return HAL_OK;
 716              		.loc 1 335 3 is_stmt 1 view .LVU205
 717              		.loc 1 335 10 is_stmt 0 view .LVU206
 718 005c 0020     		movs	r0, #0
 719              	.LVL39:
 720              		.loc 1 335 10 view .LVU207
 721 005e 7047     		bx	lr
 722              	.LVL40:
 723              	.L30:
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 724              		.loc 1 322 12 view .LVU208
 725 0060 0120     		movs	r0, #1
 726              	.LVL41:
 336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 727              		.loc 1 336 1 view .LVU209
 728 0062 7047     		bx	lr
 729              		.cfi_endproc
 730              	.LFE150:
 732              		.section	.text.HAL_ETHEx_SetRxVLANConfig,"ax",%progbits
 733              		.align	1
 734              		.global	HAL_ETHEx_SetRxVLANConfig
 735              		.syntax unified
ARM GAS  /tmp/ccTOxP0k.s 			page 20


 736              		.thumb
 737              		.thumb_func
 738              		.fpu fpv5-d16
 740              	HAL_ETHEx_SetRxVLANConfig:
 741              	.LVL42:
 742              	.LFB151:
 337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Set the VLAN Configuration for Receive Packets.
 340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  pVlanConfig: pointer to a ETH_RxVLANConfigTypeDef structure
 343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         that contains VLAN filter configuration.
 344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval HAL status
 345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** HAL_StatusTypeDef HAL_ETHEx_SetRxVLANConfig(ETH_HandleTypeDef *heth, ETH_RxVLANConfigTypeDef *pVlan
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 743              		.loc 1 347 1 is_stmt 1 view -0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pVlanConfig == NULL)
 748              		.loc 1 348 3 view .LVU211
 749              		.loc 1 348 5 is_stmt 0 view .LVU212
 750 0000 11B3     		cbz	r1, .L33
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(pVlanConfig == NULL)
 751              		.loc 1 347 1 view .LVU213
 752 0002 10B4     		push	{r4}
 753              	.LCFI10:
 754              		.cfi_def_cfa_offset 4
 755              		.cfi_offset 4, -4
 756 0004 0A46     		mov	r2, r1
 349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     return HAL_ERROR;
 351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Write config to MACVTR */
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   MODIFY_REG(heth->Instance->MACVTR, ETH_MACRXVLAN_MASK, (((uint32_t)pVlanConfig->InnerVLANTagInSta
 757              		.loc 1 354 3 is_stmt 1 view .LVU214
 758 0006 0068     		ldr	r0, [r0]
 759              	.LVL43:
 760              		.loc 1 354 3 is_stmt 0 view .LVU215
 761 0008 036D     		ldr	r3, [r0, #80]
 762 000a 1049     		ldr	r1, .L38
 763              	.LVL44:
 764              		.loc 1 354 3 view .LVU216
 765 000c 1940     		ands	r1, r1, r3
 766 000e 1478     		ldrb	r4, [r2]	@ zero_extendqisi2
 767 0010 5368     		ldr	r3, [r2, #4]
 768 0012 43EAC473 		orr	r3, r3, r4, lsl #31
 769 0016 147A     		ldrb	r4, [r2, #8]	@ zero_extendqisi2
 770 0018 43EAC463 		orr	r3, r3, r4, lsl #27
 771 001c 547A     		ldrb	r4, [r2, #9]	@ zero_extendqisi2
 772 001e 43EA8463 		orr	r3, r3, r4, lsl #26
 773 0022 947A     		ldrb	r4, [r2, #10]	@ zero_extendqisi2
 774 0024 43EA4463 		orr	r3, r3, r4, lsl #25
ARM GAS  /tmp/ccTOxP0k.s 			page 21


 775 0028 D47A     		ldrb	r4, [r2, #11]	@ zero_extendqisi2
 776 002a 43EA0463 		orr	r3, r3, r4, lsl #24
 777 002e D468     		ldr	r4, [r2, #12]
 778 0030 2343     		orrs	r3, r3, r4
 779 0032 1469     		ldr	r4, [r2, #16]
 780 0034 2343     		orrs	r3, r3, r4
 781 0036 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 782              	.LVL45:
 783              		.loc 1 354 3 view .LVU217
 784 0038 43EA4243 		orr	r3, r3, r2, lsl #17
 785 003c 0B43     		orrs	r3, r3, r1
 786 003e 0365     		str	r3, [r0, #80]
 355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                           pVlanConfig->StripInnerVLANTag |
 356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                             ((uint32_t)pVlanConfig->InnerVLANTag <<
 357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                               ((uint32_t)pVlanConfig->DoubleVLANPro
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                                 ((uint32_t)pVlanConfig->VLANTagHash
 359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                                   ((uint32_t)pVlanConfig->VLANTagIn
 360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                                     pVlanConfig->StripVLANTag |
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                                       pVlanConfig->VLANTypeCheck |
 362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                                         ((uint32_t)pVlanConfig->VLA
 363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   return HAL_OK;
 787              		.loc 1 364 3 is_stmt 1 view .LVU218
 788              		.loc 1 364 10 is_stmt 0 view .LVU219
 789 0040 0020     		movs	r0, #0
 365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 790              		.loc 1 365 1 view .LVU220
 791 0042 5DF8044B 		ldr	r4, [sp], #4
 792              	.LCFI11:
 793              		.cfi_restore 4
 794              		.cfi_def_cfa_offset 0
 795 0046 7047     		bx	lr
 796              	.LVL46:
 797              	.L33:
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 798              		.loc 1 350 12 view .LVU221
 799 0048 0120     		movs	r0, #1
 800              	.LVL47:
 801              		.loc 1 365 1 view .LVU222
 802 004a 7047     		bx	lr
 803              	.L39:
 804              		.align	2
 805              	.L38:
 806 004c FFFF8040 		.word	1082195967
 807              		.cfi_endproc
 808              	.LFE151:
 810              		.section	.text.HAL_ETHEx_SetVLANHashTable,"ax",%progbits
 811              		.align	1
 812              		.global	HAL_ETHEx_SetVLANHashTable
 813              		.syntax unified
 814              		.thumb
 815              		.thumb_func
 816              		.fpu fpv5-d16
 818              	HAL_ETHEx_SetVLANHashTable:
 819              	.LVL48:
 820              	.LFB152:
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
ARM GAS  /tmp/ccTOxP0k.s 			page 22


 367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Set the VLAN Hash Table
 369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  VLANHashTable: VLAN hash table 16 bit value
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None
 373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_SetVLANHashTable(ETH_HandleTypeDef *heth, uint32_t VLANHashTable)
 375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 821              		.loc 1 375 1 is_stmt 1 view -0
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 0
 824              		@ frame_needed = 0, uses_anonymous_args = 0
 825              		@ link register save eliminated.
 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   MODIFY_REG(heth->Instance->MACVHTR, ETH_MACVHTR_VLHT, VLANHashTable);
 826              		.loc 1 376 3 view .LVU224
 827 0000 0268     		ldr	r2, [r0]
 828 0002 906D     		ldr	r0, [r2, #88]
 829              	.LVL49:
 830              		.loc 1 376 3 is_stmt 0 view .LVU225
 831 0004 024B     		ldr	r3, .L41
 832 0006 0340     		ands	r3, r3, r0
 833 0008 0B43     		orrs	r3, r3, r1
 834 000a 9365     		str	r3, [r2, #88]
 377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 835              		.loc 1 377 1 view .LVU226
 836 000c 7047     		bx	lr
 837              	.L42:
 838 000e 00BF     		.align	2
 839              	.L41:
 840 0010 0000FFFF 		.word	-65536
 841              		.cfi_endproc
 842              	.LFE152:
 844              		.section	.text.HAL_ETHEx_GetTxVLANConfig,"ax",%progbits
 845              		.align	1
 846              		.global	HAL_ETHEx_GetTxVLANConfig
 847              		.syntax unified
 848              		.thumb
 849              		.thumb_func
 850              		.fpu fpv5-d16
 852              	HAL_ETHEx_GetTxVLANConfig:
 853              	.LVL50:
 854              	.LFB153:
 378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Get the VLAN Configuration for Transmit Packets.
 381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  VLANTag: Selects the vlan tag, this parameter must be one of the following
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *                 ETH_OUTER_TX_VLANTAG
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *                 ETH_INNER_TX_VLANTAG
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  pVlanConfig: pointer to a ETH_TxVLANConfigTypeDef structure
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         that will contain the Tx VLAN filter configuration.
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval HAL Status.
 389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** HAL_StatusTypeDef HAL_ETHEx_GetTxVLANConfig(ETH_HandleTypeDef *heth, uint32_t VLANTag ,ETH_TxVLANCo
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
ARM GAS  /tmp/ccTOxP0k.s 			page 23


 855              		.loc 1 391 1 is_stmt 1 view -0
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 0
 858              		@ frame_needed = 0, uses_anonymous_args = 0
 859              		@ link register save eliminated.
 392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if (pVlanConfig == NULL)
 860              		.loc 1 392 3 view .LVU228
 861              		.loc 1 392 6 is_stmt 0 view .LVU229
 862 0000 32B3     		cbz	r2, .L46
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if (pVlanConfig == NULL)
 863              		.loc 1 391 1 view .LVU230
 864 0002 10B4     		push	{r4}
 865              	.LCFI12:
 866              		.cfi_def_cfa_offset 4
 867              		.cfi_offset 4, -4
 393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     return HAL_ERROR;
 395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(VLANTag == ETH_INNER_TX_VLANTAG)
 868              		.loc 1 397 3 is_stmt 1 view .LVU231
 869              		.loc 1 397 5 is_stmt 0 view .LVU232
 870 0004 0129     		cmp	r1, #1
 871 0006 12D0     		beq	.L51
 398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->SourceTxDesc = ((READ_BIT(heth->Instance->MACIVIR, ETH_MACVIR_VLTI) >> 20) == 0U) 
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->SVLANType = ((READ_BIT(heth->Instance->MACIVIR, ETH_MACVIR_CSVL) >> 19) == 0U) ? D
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->VLANTagControl = READ_BIT(heth->Instance->MACIVIR, (ETH_MACVIR_VLP | ETH_MACVIR_VL
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   else
 404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->SourceTxDesc = ((READ_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI) >> 20) == 0U) ?
 872              		.loc 1 405 5 is_stmt 1 view .LVU233
 873              		.loc 1 405 35 is_stmt 0 view .LVU234
 874 0008 0368     		ldr	r3, [r0]
 875 000a 1B6E     		ldr	r3, [r3, #96]
 876              		.loc 1 405 109 view .LVU235
 877 000c C3F30053 		ubfx	r3, r3, #20, #1
 878              		.loc 1 405 31 view .LVU236
 879 0010 1370     		strb	r3, [r2]
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->SVLANType = ((READ_BIT(heth->Instance->MACVIR, ETH_MACVIR_CSVL) >> 19) == 0U) ? DI
 880              		.loc 1 406 5 is_stmt 1 view .LVU237
 881              		.loc 1 406 32 is_stmt 0 view .LVU238
 882 0012 0368     		ldr	r3, [r0]
 883 0014 1B6E     		ldr	r3, [r3, #96]
 884              		.loc 1 406 106 view .LVU239
 885 0016 C3F3C043 		ubfx	r3, r3, #19, #1
 886              		.loc 1 406 28 view .LVU240
 887 001a 5370     		strb	r3, [r2, #1]
 407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->VLANTagControl = READ_BIT(heth->Instance->MACVIR, (ETH_MACVIR_VLP | ETH_MACVIR_VLC
 888              		.loc 1 407 5 is_stmt 1 view .LVU241
 889              		.loc 1 407 35 is_stmt 0 view .LVU242
 890 001c 0368     		ldr	r3, [r0]
 891 001e 1B6E     		ldr	r3, [r3, #96]
 892 0020 03F4E023 		and	r3, r3, #458752
 893              		.loc 1 407 33 view .LVU243
 894 0024 5360     		str	r3, [r2, #4]
ARM GAS  /tmp/ccTOxP0k.s 			page 24


 408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   return HAL_OK;;
 895              		.loc 1 410 10 view .LVU244
 896 0026 0020     		movs	r0, #0
 897              	.LVL51:
 898              	.L44:
 899              		.loc 1 410 17 is_stmt 1 discriminator 1 view .LVU245
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 900              		.loc 1 411 1 is_stmt 0 discriminator 1 view .LVU246
 901 0028 5DF8044B 		ldr	r4, [sp], #4
 902              	.LCFI13:
 903              		.cfi_remember_state
 904              		.cfi_restore 4
 905              		.cfi_def_cfa_offset 0
 906 002c 7047     		bx	lr
 907              	.LVL52:
 908              	.L51:
 909              	.LCFI14:
 910              		.cfi_restore_state
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->SVLANType = ((READ_BIT(heth->Instance->MACIVIR, ETH_MACVIR_CSVL) >> 19) == 0U) ? D
 911              		.loc 1 399 5 is_stmt 1 view .LVU247
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->SVLANType = ((READ_BIT(heth->Instance->MACIVIR, ETH_MACVIR_CSVL) >> 19) == 0U) ? D
 912              		.loc 1 399 35 is_stmt 0 view .LVU248
 913 002e 0368     		ldr	r3, [r0]
 914 0030 5B6E     		ldr	r3, [r3, #100]
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->SVLANType = ((READ_BIT(heth->Instance->MACIVIR, ETH_MACVIR_CSVL) >> 19) == 0U) ? D
 915              		.loc 1 399 110 view .LVU249
 916 0032 C3F30053 		ubfx	r3, r3, #20, #1
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->SVLANType = ((READ_BIT(heth->Instance->MACIVIR, ETH_MACVIR_CSVL) >> 19) == 0U) ? D
 917              		.loc 1 399 31 view .LVU250
 918 0036 1370     		strb	r3, [r2]
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->VLANTagControl = READ_BIT(heth->Instance->MACIVIR, (ETH_MACVIR_VLP | ETH_MACVIR_VL
 919              		.loc 1 400 5 is_stmt 1 view .LVU251
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->VLANTagControl = READ_BIT(heth->Instance->MACIVIR, (ETH_MACVIR_VLP | ETH_MACVIR_VL
 920              		.loc 1 400 32 is_stmt 0 view .LVU252
 921 0038 0368     		ldr	r3, [r0]
 922 003a 5B6E     		ldr	r3, [r3, #100]
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->VLANTagControl = READ_BIT(heth->Instance->MACIVIR, (ETH_MACVIR_VLP | ETH_MACVIR_VL
 923              		.loc 1 400 107 view .LVU253
 924 003c C3F3C043 		ubfx	r3, r3, #19, #1
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     pVlanConfig->VLANTagControl = READ_BIT(heth->Instance->MACIVIR, (ETH_MACVIR_VLP | ETH_MACVIR_VL
 925              		.loc 1 400 28 view .LVU254
 926 0040 5370     		strb	r3, [r2, #1]
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 927              		.loc 1 401 5 is_stmt 1 view .LVU255
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 928              		.loc 1 401 35 is_stmt 0 view .LVU256
 929 0042 0368     		ldr	r3, [r0]
 930 0044 5B6E     		ldr	r3, [r3, #100]
 931 0046 03F4E023 		and	r3, r3, #458752
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 932              		.loc 1 401 33 view .LVU257
 933 004a 5360     		str	r3, [r2, #4]
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 934              		.loc 1 410 10 view .LVU258
 935 004c 0020     		movs	r0, #0
ARM GAS  /tmp/ccTOxP0k.s 			page 25


 936              	.LVL53:
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 937              		.loc 1 410 10 view .LVU259
 938 004e EBE7     		b	.L44
 939              	.LVL54:
 940              	.L46:
 941              	.LCFI15:
 942              		.cfi_def_cfa_offset 0
 943              		.cfi_restore 4
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 944              		.loc 1 394 12 view .LVU260
 945 0050 0120     		movs	r0, #1
 946              	.LVL55:
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 947              		.loc 1 410 17 is_stmt 1 view .LVU261
 948              		.loc 1 411 1 is_stmt 0 view .LVU262
 949 0052 7047     		bx	lr
 950              		.cfi_endproc
 951              	.LFE153:
 953              		.section	.text.HAL_ETHEx_SetTxVLANConfig,"ax",%progbits
 954              		.align	1
 955              		.global	HAL_ETHEx_SetTxVLANConfig
 956              		.syntax unified
 957              		.thumb
 958              		.thumb_func
 959              		.fpu fpv5-d16
 961              	HAL_ETHEx_SetTxVLANConfig:
 962              	.LVL56:
 963              	.LFB154:
 412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Set the VLAN Configuration for Transmit Packets.
 415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  VLANTag: Selects the vlan tag, this parameter must be one of the following
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *                 ETH_OUTER_TX_VLANTAG
 419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *                 ETH_INNER_TX_VLANTAG
 420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  pVlanConfig: pointer to a ETH_TxVLANConfigTypeDef structure
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         that contains Tx VLAN filter configuration.
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval HAL Status
 423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** HAL_StatusTypeDef HAL_ETHEx_SetTxVLANConfig(ETH_HandleTypeDef *heth, uint32_t VLANTag ,ETH_TxVLANCo
 425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 964              		.loc 1 425 1 is_stmt 1 view -0
 965              		.cfi_startproc
 966              		@ args = 0, pretend = 0, frame = 0
 967              		@ frame_needed = 0, uses_anonymous_args = 0
 968              		@ link register save eliminated.
 969              		.loc 1 425 1 is_stmt 0 view .LVU264
 970 0000 30B4     		push	{r4, r5}
 971              	.LCFI16:
 972              		.cfi_def_cfa_offset 8
 973              		.cfi_offset 4, -8
 974              		.cfi_offset 5, -4
 426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(VLANTag == ETH_INNER_TX_VLANTAG)
 975              		.loc 1 426 3 is_stmt 1 view .LVU265
 976              		.loc 1 426 5 is_stmt 0 view .LVU266
ARM GAS  /tmp/ccTOxP0k.s 			page 26


 977 0002 0129     		cmp	r1, #1
 978 0004 0FD0     		beq	.L56
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     MODIFY_REG(heth->Instance->MACIVIR, ETH_MACTXVLAN_MASK, (((uint32_t)pVlanConfig->SourceTxDesc <
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                             ((uint32_t)pVlanConfig->SVLANType << 19
 430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                               pVlanConfig->VLANTagControl));
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     /* Enable Double VLAN processing */
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   else
 435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     MODIFY_REG(heth->Instance->MACVIR, ETH_MACTXVLAN_MASK, (((uint32_t)pVlanConfig->SourceTxDesc <<
 979              		.loc 1 436 5 is_stmt 1 view .LVU267
 980 0006 0068     		ldr	r0, [r0]
 981              	.LVL57:
 982              		.loc 1 436 5 is_stmt 0 view .LVU268
 983 0008 016E     		ldr	r1, [r0, #96]
 984              	.LVL58:
 985              		.loc 1 436 5 view .LVU269
 986 000a 21F4F811 		bic	r1, r1, #2031616
 987 000e 1478     		ldrb	r4, [r2]	@ zero_extendqisi2
 988 0010 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 989 0012 DB04     		lsls	r3, r3, #19
 990 0014 43EA0453 		orr	r3, r3, r4, lsl #20
 991 0018 5268     		ldr	r2, [r2, #4]
 992              	.LVL59:
 993              		.loc 1 436 5 view .LVU270
 994 001a 1343     		orrs	r3, r3, r2
 995 001c 0B43     		orrs	r3, r3, r1
 996 001e 0366     		str	r3, [r0, #96]
 997              	.L54:
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                             ((uint32_t)pVlanConfig->SVLANType << 19
 438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                               pVlanConfig->VLANTagControl));
 439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   return HAL_OK;
 998              		.loc 1 441 3 is_stmt 1 view .LVU271
 442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 999              		.loc 1 442 1 is_stmt 0 view .LVU272
 1000 0020 0020     		movs	r0, #0
 1001 0022 30BC     		pop	{r4, r5}
 1002              	.LCFI17:
 1003              		.cfi_remember_state
 1004              		.cfi_restore 5
 1005              		.cfi_restore 4
 1006              		.cfi_def_cfa_offset 0
 1007 0024 7047     		bx	lr
 1008              	.LVL60:
 1009              	.L56:
 1010              	.LCFI18:
 1011              		.cfi_restore_state
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                             ((uint32_t)pVlanConfig->SVLANType << 19
 1012              		.loc 1 428 5 is_stmt 1 view .LVU273
 1013 0026 0468     		ldr	r4, [r0]
 1014 0028 616E     		ldr	r1, [r4, #100]
 1015              	.LVL61:
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                             ((uint32_t)pVlanConfig->SVLANType << 19
ARM GAS  /tmp/ccTOxP0k.s 			page 27


 1016              		.loc 1 428 5 is_stmt 0 view .LVU274
 1017 002a 21F4F811 		bic	r1, r1, #2031616
 1018 002e 1578     		ldrb	r5, [r2]	@ zero_extendqisi2
 1019 0030 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 1020 0032 DB04     		lsls	r3, r3, #19
 1021 0034 43EA0553 		orr	r3, r3, r5, lsl #20
 1022 0038 5268     		ldr	r2, [r2, #4]
 1023              	.LVL62:
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                             ((uint32_t)pVlanConfig->SVLANType << 19
 1024              		.loc 1 428 5 view .LVU275
 1025 003a 1343     		orrs	r3, r3, r2
 1026 003c 0B43     		orrs	r3, r3, r1
 1027 003e 6366     		str	r3, [r4, #100]
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 1028              		.loc 1 432 5 is_stmt 1 view .LVU276
 1029 0040 0268     		ldr	r2, [r0]
 1030 0042 136D     		ldr	r3, [r2, #80]
 1031 0044 43F08063 		orr	r3, r3, #67108864
 1032 0048 1365     		str	r3, [r2, #80]
 1033 004a E9E7     		b	.L54
 1034              		.cfi_endproc
 1035              	.LFE154:
 1037              		.section	.text.HAL_ETHEx_SetTxVLANIdentifier,"ax",%progbits
 1038              		.align	1
 1039              		.global	HAL_ETHEx_SetTxVLANIdentifier
 1040              		.syntax unified
 1041              		.thumb
 1042              		.thumb_func
 1043              		.fpu fpv5-d16
 1045              	HAL_ETHEx_SetTxVLANIdentifier:
 1046              	.LVL63:
 1047              	.LFB155:
 443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Set the VLAN Tag Identifier for Transmit Packets.
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  VLANTag: Selects the vlan tag, this parameter must be one of the following
 449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *                 ETH_OUTER_TX_VLANTAG
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *                 ETH_INNER_TX_VLANTAG
 451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  VLANIdentifier: VLAN Identifier 16 bit value
 452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None
 453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_SetTxVLANIdentifier(ETH_HandleTypeDef *heth, uint32_t VLANTag ,uint32_t VLANIdentifi
 455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 1048              		.loc 1 455 1 view -0
 1049              		.cfi_startproc
 1050              		@ args = 0, pretend = 0, frame = 0
 1051              		@ frame_needed = 0, uses_anonymous_args = 0
 1052              		@ link register save eliminated.
 456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   if(VLANTag == ETH_INNER_TX_VLANTAG)
 1053              		.loc 1 456 3 view .LVU278
 1054              		.loc 1 456 5 is_stmt 0 view .LVU279
 1055 0000 0129     		cmp	r1, #1
 1056 0002 06D0     		beq	.L60
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     MODIFY_REG(heth->Instance->MACIVIR, ETH_MACVIR_VLT, VLANIdentifier);
ARM GAS  /tmp/ccTOxP0k.s 			page 28


 459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   else
 461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   {
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****     MODIFY_REG(heth->Instance->MACVIR, ETH_MACVIR_VLT, VLANIdentifier);
 1057              		.loc 1 462 5 is_stmt 1 view .LVU280
 1058 0004 0168     		ldr	r1, [r0]
 1059              	.LVL64:
 1060              		.loc 1 462 5 is_stmt 0 view .LVU281
 1061 0006 086E     		ldr	r0, [r1, #96]
 1062              	.LVL65:
 1063              		.loc 1 462 5 view .LVU282
 1064 0008 054B     		ldr	r3, .L61
 1065 000a 0340     		ands	r3, r3, r0
 1066 000c 1A43     		orrs	r2, r2, r3
 1067              	.LVL66:
 1068              		.loc 1 462 5 view .LVU283
 1069 000e 0A66     		str	r2, [r1, #96]
 463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 1070              		.loc 1 464 1 view .LVU284
 1071 0010 7047     		bx	lr
 1072              	.LVL67:
 1073              	.L60:
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 1074              		.loc 1 458 5 is_stmt 1 view .LVU285
 1075 0012 0168     		ldr	r1, [r0]
 1076              	.LVL68:
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 1077              		.loc 1 458 5 is_stmt 0 view .LVU286
 1078 0014 486E     		ldr	r0, [r1, #100]
 1079              	.LVL69:
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 1080              		.loc 1 458 5 view .LVU287
 1081 0016 024B     		ldr	r3, .L61
 1082 0018 0340     		ands	r3, r3, r0
 1083 001a 1A43     		orrs	r2, r2, r3
 1084              	.LVL70:
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   }
 1085              		.loc 1 458 5 view .LVU288
 1086 001c 4A66     		str	r2, [r1, #100]
 1087 001e 7047     		bx	lr
 1088              	.L62:
 1089              		.align	2
 1090              	.L61:
 1091 0020 0000FFFF 		.word	-65536
 1092              		.cfi_endproc
 1093              	.LFE155:
 1095              		.section	.text.HAL_ETHEx_EnableVLANProcessing,"ax",%progbits
 1096              		.align	1
 1097              		.global	HAL_ETHEx_EnableVLANProcessing
 1098              		.syntax unified
 1099              		.thumb
 1100              		.thumb_func
 1101              		.fpu fpv5-d16
 1103              	HAL_ETHEx_EnableVLANProcessing:
 1104              	.LVL71:
 1105              	.LFB156:
ARM GAS  /tmp/ccTOxP0k.s 			page 29


 465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Enables the VLAN Tag Filtering process.
 468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None.
 471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_EnableVLANProcessing(ETH_HandleTypeDef *heth)
 473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 1106              		.loc 1 473 1 is_stmt 1 view -0
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 0
 1109              		@ frame_needed = 0, uses_anonymous_args = 0
 1110              		@ link register save eliminated.
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Enable VLAN processing */
 475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   SET_BIT(heth->Instance->MACPFR, ETH_MACPFR_VTFE);
 1111              		.loc 1 475 3 view .LVU290
 1112 0000 0268     		ldr	r2, [r0]
 1113 0002 9368     		ldr	r3, [r2, #8]
 1114 0004 43F48033 		orr	r3, r3, #65536
 1115 0008 9360     		str	r3, [r2, #8]
 476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 1116              		.loc 1 476 1 is_stmt 0 view .LVU291
 1117 000a 7047     		bx	lr
 1118              		.cfi_endproc
 1119              	.LFE156:
 1121              		.section	.text.HAL_ETHEx_DisableVLANProcessing,"ax",%progbits
 1122              		.align	1
 1123              		.global	HAL_ETHEx_DisableVLANProcessing
 1124              		.syntax unified
 1125              		.thumb
 1126              		.thumb_func
 1127              		.fpu fpv5-d16
 1129              	HAL_ETHEx_DisableVLANProcessing:
 1130              	.LVL72:
 1131              	.LFB157:
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Disables the VLAN Tag Filtering process.
 480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None.
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_DisableVLANProcessing(ETH_HandleTypeDef *heth)
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 1132              		.loc 1 485 1 is_stmt 1 view -0
 1133              		.cfi_startproc
 1134              		@ args = 0, pretend = 0, frame = 0
 1135              		@ frame_needed = 0, uses_anonymous_args = 0
 1136              		@ link register save eliminated.
 486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Disable VLAN processing */
 487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   CLEAR_BIT(heth->Instance->MACPFR, ETH_MACPFR_VTFE);
 1137              		.loc 1 487 3 view .LVU293
 1138 0000 0268     		ldr	r2, [r0]
 1139 0002 9368     		ldr	r3, [r2, #8]
 1140 0004 23F48033 		bic	r3, r3, #65536
 1141 0008 9360     		str	r3, [r2, #8]
ARM GAS  /tmp/ccTOxP0k.s 			page 30


 488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 1142              		.loc 1 488 1 is_stmt 0 view .LVU294
 1143 000a 7047     		bx	lr
 1144              		.cfi_endproc
 1145              	.LFE157:
 1147              		.section	.text.HAL_ETHEx_EnterLPIMode,"ax",%progbits
 1148              		.align	1
 1149              		.global	HAL_ETHEx_EnterLPIMode
 1150              		.syntax unified
 1151              		.thumb
 1152              		.thumb_func
 1153              		.fpu fpv5-d16
 1155              	HAL_ETHEx_EnterLPIMode:
 1156              	.LVL73:
 1157              	.LFB158:
 489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Enters the Low Power Idle (LPI) mode
 492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  TxAutomate: Enable/Disbale automate enter/exit LPI mode.
 495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  TxClockStop: Enable/Disbale Tx clock stop in LPI mode.
 496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_EnterLPIMode(ETH_HandleTypeDef *heth, FunctionalState TxAutomate, FunctionalState Tx
 499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 1158              		.loc 1 499 1 is_stmt 1 view -0
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 0
 1161              		@ frame_needed = 0, uses_anonymous_args = 0
 1162              		@ link register save eliminated.
 1163              		.loc 1 499 1 is_stmt 0 view .LVU296
 1164 0000 30B4     		push	{r4, r5}
 1165              	.LCFI19:
 1166              		.cfi_def_cfa_offset 8
 1167              		.cfi_offset 4, -8
 1168              		.cfi_offset 5, -4
 500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Enable LPI Interrupts */
 501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   __HAL_ETH_MAC_ENABLE_IT(heth, ETH_MACIER_LPIIE);
 1169              		.loc 1 501 3 is_stmt 1 view .LVU297
 1170 0002 0568     		ldr	r5, [r0]
 1171 0004 D5F8B440 		ldr	r4, [r5, #180]
 1172 0008 44F02004 		orr	r4, r4, #32
 1173 000c C5F8B440 		str	r4, [r5, #180]
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Write to LPI Control register: Enter low power mode */
 504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   MODIFY_REG(heth->Instance->MACLCSR, (ETH_MACLCSR_LPIEN | ETH_MACLCSR_LPITXA | ETH_MACLCSR_LPITCSE
 1174              		.loc 1 504 3 view .LVU298
 1175 0010 0068     		ldr	r0, [r0]
 1176              	.LVL74:
 1177              		.loc 1 504 3 is_stmt 0 view .LVU299
 1178 0012 D0F8D030 		ldr	r3, [r0, #208]
 1179 0016 23F42413 		bic	r3, r3, #2686976
 1180 001a 5205     		lsls	r2, r2, #21
 1181              	.LVL75:
 1182              		.loc 1 504 3 view .LVU300
 1183 001c 42EAC142 		orr	r2, r2, r1, lsl #19
ARM GAS  /tmp/ccTOxP0k.s 			page 31


 1184 0020 1343     		orrs	r3, r3, r2
 1185 0022 43F48033 		orr	r3, r3, #65536
 1186 0026 C0F8D030 		str	r3, [r0, #208]
 505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                                                                    
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****                                                                                                    
 507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 1187              		.loc 1 507 1 view .LVU301
 1188 002a 30BC     		pop	{r4, r5}
 1189              	.LCFI20:
 1190              		.cfi_restore 5
 1191              		.cfi_restore 4
 1192              		.cfi_def_cfa_offset 0
 1193 002c 7047     		bx	lr
 1194              		.cfi_endproc
 1195              	.LFE158:
 1197              		.section	.text.HAL_ETHEx_ExitLPIMode,"ax",%progbits
 1198              		.align	1
 1199              		.global	HAL_ETHEx_ExitLPIMode
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1203              		.fpu fpv5-d16
 1205              	HAL_ETHEx_ExitLPIMode:
 1206              	.LVL76:
 1207              	.LFB159:
 508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Exits the Low Power Idle (LPI) mode.
 511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval None
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** void HAL_ETHEx_ExitLPIMode(ETH_HandleTypeDef *heth)
 516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 1208              		.loc 1 516 1 is_stmt 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212              		@ link register save eliminated.
 517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Clear the LPI Config and exit low power mode */
 518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   CLEAR_BIT(heth->Instance->MACLCSR, (ETH_MACLCSR_LPIEN | ETH_MACLCSR_LPITXA | ETH_MACLCSR_LPITCSE)
 1213              		.loc 1 518 3 view .LVU303
 1214 0000 0268     		ldr	r2, [r0]
 1215 0002 D2F8D030 		ldr	r3, [r2, #208]
 1216 0006 23F42413 		bic	r3, r3, #2686976
 1217 000a C2F8D030 		str	r3, [r2, #208]
 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   /* Enable LPI Interrupts */
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   __HAL_ETH_MAC_DISABLE_IT(heth, ETH_MACIER_LPIIE);
 1218              		.loc 1 521 3 view .LVU304
 1219 000e 0268     		ldr	r2, [r0]
 1220 0010 D2F8B430 		ldr	r3, [r2, #180]
 1221 0014 23F02003 		bic	r3, r3, #32
 1222 0018 C2F8B430 		str	r3, [r2, #180]
 522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 1223              		.loc 1 522 1 is_stmt 0 view .LVU305
 1224 001c 7047     		bx	lr
ARM GAS  /tmp/ccTOxP0k.s 			page 32


 1225              		.cfi_endproc
 1226              	.LFE159:
 1228              		.section	.text.HAL_ETHEx_GetMACLPIEvent,"ax",%progbits
 1229              		.align	1
 1230              		.global	HAL_ETHEx_GetMACLPIEvent
 1231              		.syntax unified
 1232              		.thumb
 1233              		.thumb_func
 1234              		.fpu fpv5-d16
 1236              	HAL_ETHEx_GetMACLPIEvent:
 1237              	.LVL77:
 1238              	.LFB160:
 523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** 
 525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** /**
 526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @brief  Returns the ETH MAC LPI event
 527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   *         the configuration information for ETHERNET module
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   * @retval ETH MAC WakeUp event
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   */
 531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** uint32_t HAL_ETHEx_GetMACLPIEvent(ETH_HandleTypeDef *heth)
 532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** {
 1239              		.loc 1 532 1 is_stmt 1 view -0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243              		@ link register save eliminated.
 533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c ****   return heth->MACLPIEvent;
 1244              		.loc 1 533 3 view .LVU307
 1245              		.loc 1 533 14 is_stmt 0 view .LVU308
 1246 0000 C06E     		ldr	r0, [r0, #108]
 1247              	.LVL78:
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_eth_ex.c **** }
 1248              		.loc 1 534 1 view .LVU309
 1249 0002 7047     		bx	lr
 1250              		.cfi_endproc
 1251              	.LFE160:
 1253              		.text
 1254              	.Letext0:
 1255              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1256              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1257              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 1258              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 1259              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 1260              		.file 7 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1261              		.file 8 "/usr/arm-none-eabi/include/sys/lock.h"
 1262              		.file 9 "/usr/arm-none-eabi/include/sys/_types.h"
 1263              		.file 10 "/usr/lib/gcc/arm-none-eabi/9.1.0/include/stddef.h"
 1264              		.file 11 "/usr/arm-none-eabi/include/sys/reent.h"
 1265              		.file 12 "/usr/arm-none-eabi/include/math.h"
 1266              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1267              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 1268              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth_ex.h"
 1269              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 1270              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccTOxP0k.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_eth_ex.c
     /tmp/ccTOxP0k.s:17     .text.HAL_ETHEx_EnableARPOffload:0000000000000000 $t
     /tmp/ccTOxP0k.s:25     .text.HAL_ETHEx_EnableARPOffload:0000000000000000 HAL_ETHEx_EnableARPOffload
     /tmp/ccTOxP0k.s:45     .text.HAL_ETHEx_DisableARPOffload:0000000000000000 $t
     /tmp/ccTOxP0k.s:52     .text.HAL_ETHEx_DisableARPOffload:0000000000000000 HAL_ETHEx_DisableARPOffload
     /tmp/ccTOxP0k.s:71     .text.HAL_ETHEx_SetARPAddressMatch:0000000000000000 $t
     /tmp/ccTOxP0k.s:78     .text.HAL_ETHEx_SetARPAddressMatch:0000000000000000 HAL_ETHEx_SetARPAddressMatch
     /tmp/ccTOxP0k.s:95     .text.HAL_ETHEx_SetL4FilterConfig:0000000000000000 $t
     /tmp/ccTOxP0k.s:102    .text.HAL_ETHEx_SetL4FilterConfig:0000000000000000 HAL_ETHEx_SetL4FilterConfig
     /tmp/ccTOxP0k.s:188    .text.HAL_ETHEx_GetL4FilterConfig:0000000000000000 $t
     /tmp/ccTOxP0k.s:195    .text.HAL_ETHEx_GetL4FilterConfig:0000000000000000 HAL_ETHEx_GetL4FilterConfig
     /tmp/ccTOxP0k.s:267    .text.HAL_ETHEx_SetL3FilterConfig:0000000000000000 $t
     /tmp/ccTOxP0k.s:274    .text.HAL_ETHEx_SetL3FilterConfig:0000000000000000 HAL_ETHEx_SetL3FilterConfig
     /tmp/ccTOxP0k.s:411    .text.HAL_ETHEx_SetL3FilterConfig:000000000000008c $d
     /tmp/ccTOxP0k.s:416    .text.HAL_ETHEx_GetL3FilterConfig:0000000000000000 $t
     /tmp/ccTOxP0k.s:423    .text.HAL_ETHEx_GetL3FilterConfig:0000000000000000 HAL_ETHEx_GetL3FilterConfig
     /tmp/ccTOxP0k.s:576    .text.HAL_ETHEx_EnableL3L4Filtering:0000000000000000 $t
     /tmp/ccTOxP0k.s:583    .text.HAL_ETHEx_EnableL3L4Filtering:0000000000000000 HAL_ETHEx_EnableL3L4Filtering
     /tmp/ccTOxP0k.s:602    .text.HAL_ETHEx_DisableL3L4Filtering:0000000000000000 $t
     /tmp/ccTOxP0k.s:609    .text.HAL_ETHEx_DisableL3L4Filtering:0000000000000000 HAL_ETHEx_DisableL3L4Filtering
     /tmp/ccTOxP0k.s:628    .text.HAL_ETHEx_GetRxVLANConfig:0000000000000000 $t
     /tmp/ccTOxP0k.s:635    .text.HAL_ETHEx_GetRxVLANConfig:0000000000000000 HAL_ETHEx_GetRxVLANConfig
     /tmp/ccTOxP0k.s:733    .text.HAL_ETHEx_SetRxVLANConfig:0000000000000000 $t
     /tmp/ccTOxP0k.s:740    .text.HAL_ETHEx_SetRxVLANConfig:0000000000000000 HAL_ETHEx_SetRxVLANConfig
     /tmp/ccTOxP0k.s:806    .text.HAL_ETHEx_SetRxVLANConfig:000000000000004c $d
     /tmp/ccTOxP0k.s:811    .text.HAL_ETHEx_SetVLANHashTable:0000000000000000 $t
     /tmp/ccTOxP0k.s:818    .text.HAL_ETHEx_SetVLANHashTable:0000000000000000 HAL_ETHEx_SetVLANHashTable
     /tmp/ccTOxP0k.s:840    .text.HAL_ETHEx_SetVLANHashTable:0000000000000010 $d
     /tmp/ccTOxP0k.s:845    .text.HAL_ETHEx_GetTxVLANConfig:0000000000000000 $t
     /tmp/ccTOxP0k.s:852    .text.HAL_ETHEx_GetTxVLANConfig:0000000000000000 HAL_ETHEx_GetTxVLANConfig
     /tmp/ccTOxP0k.s:954    .text.HAL_ETHEx_SetTxVLANConfig:0000000000000000 $t
     /tmp/ccTOxP0k.s:961    .text.HAL_ETHEx_SetTxVLANConfig:0000000000000000 HAL_ETHEx_SetTxVLANConfig
     /tmp/ccTOxP0k.s:1038   .text.HAL_ETHEx_SetTxVLANIdentifier:0000000000000000 $t
     /tmp/ccTOxP0k.s:1045   .text.HAL_ETHEx_SetTxVLANIdentifier:0000000000000000 HAL_ETHEx_SetTxVLANIdentifier
     /tmp/ccTOxP0k.s:1091   .text.HAL_ETHEx_SetTxVLANIdentifier:0000000000000020 $d
     /tmp/ccTOxP0k.s:1096   .text.HAL_ETHEx_EnableVLANProcessing:0000000000000000 $t
     /tmp/ccTOxP0k.s:1103   .text.HAL_ETHEx_EnableVLANProcessing:0000000000000000 HAL_ETHEx_EnableVLANProcessing
     /tmp/ccTOxP0k.s:1122   .text.HAL_ETHEx_DisableVLANProcessing:0000000000000000 $t
     /tmp/ccTOxP0k.s:1129   .text.HAL_ETHEx_DisableVLANProcessing:0000000000000000 HAL_ETHEx_DisableVLANProcessing
     /tmp/ccTOxP0k.s:1148   .text.HAL_ETHEx_EnterLPIMode:0000000000000000 $t
     /tmp/ccTOxP0k.s:1155   .text.HAL_ETHEx_EnterLPIMode:0000000000000000 HAL_ETHEx_EnterLPIMode
     /tmp/ccTOxP0k.s:1198   .text.HAL_ETHEx_ExitLPIMode:0000000000000000 $t
     /tmp/ccTOxP0k.s:1205   .text.HAL_ETHEx_ExitLPIMode:0000000000000000 HAL_ETHEx_ExitLPIMode
     /tmp/ccTOxP0k.s:1229   .text.HAL_ETHEx_GetMACLPIEvent:0000000000000000 $t
     /tmp/ccTOxP0k.s:1236   .text.HAL_ETHEx_GetMACLPIEvent:0000000000000000 HAL_ETHEx_GetMACLPIEvent

NO UNDEFINED SYMBOLS
