vendor_name = ModelSim
source_file = 1, /afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv
source_file = 1, /afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv
source_file = 1, /afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/fpga_test/db/ChipInterface.cbx.xml
design_name = ChipInterface
instance = comp, \HEX0[0]~output , HEX0[0]~output, ChipInterface, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, ChipInterface, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, ChipInterface, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, ChipInterface, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, ChipInterface, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, ChipInterface, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, ChipInterface, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, ChipInterface, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, ChipInterface, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, ChipInterface, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, ChipInterface, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, ChipInterface, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, ChipInterface, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, ChipInterface, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, ChipInterface, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, ChipInterface, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, ChipInterface, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, ChipInterface, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, ChipInterface, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, ChipInterface, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, ChipInterface, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, ChipInterface, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, ChipInterface, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, ChipInterface, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, ChipInterface, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, ChipInterface, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, ChipInterface, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, ChipInterface, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, ChipInterface, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, ChipInterface, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, ChipInterface, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, ChipInterface, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, ChipInterface, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, ChipInterface, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, ChipInterface, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, ChipInterface, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, ChipInterface, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, ChipInterface, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, ChipInterface, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, ChipInterface, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, ChipInterface, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, ChipInterface, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, ChipInterface, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, ChipInterface, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, ChipInterface, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, ChipInterface, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, ChipInterface, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, ChipInterface, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, ChipInterface, 1
instance = comp, \count[0]~13 , count[0]~13, ChipInterface, 1
instance = comp, \SW[1]~input , SW[1]~input, ChipInterface, 1
instance = comp, \count[0] , count[0], ChipInterface, 1
instance = comp, \count[1]~15 , count[1]~15, ChipInterface, 1
instance = comp, \count[1] , count[1], ChipInterface, 1
instance = comp, \count[2]~17 , count[2]~17, ChipInterface, 1
instance = comp, \count[2] , count[2], ChipInterface, 1
instance = comp, \count[3]~19 , count[3]~19, ChipInterface, 1
instance = comp, \count[3] , count[3], ChipInterface, 1
instance = comp, \count[4]~21 , count[4]~21, ChipInterface, 1
instance = comp, \count[4] , count[4], ChipInterface, 1
instance = comp, \count[5]~23 , count[5]~23, ChipInterface, 1
instance = comp, \count[5] , count[5], ChipInterface, 1
instance = comp, \count[6]~25 , count[6]~25, ChipInterface, 1
instance = comp, \count[6] , count[6], ChipInterface, 1
instance = comp, \count[7]~27 , count[7]~27, ChipInterface, 1
instance = comp, \count[7] , count[7], ChipInterface, 1
instance = comp, \count[8]~29 , count[8]~29, ChipInterface, 1
instance = comp, \count[8] , count[8], ChipInterface, 1
instance = comp, \count[9]~31 , count[9]~31, ChipInterface, 1
instance = comp, \count[9] , count[9], ChipInterface, 1
instance = comp, \count[10]~33 , count[10]~33, ChipInterface, 1
instance = comp, \count[10] , count[10], ChipInterface, 1
instance = comp, \count[11]~35 , count[11]~35, ChipInterface, 1
instance = comp, \count[11] , count[11], ChipInterface, 1
instance = comp, \count[12]~37 , count[12]~37, ChipInterface, 1
instance = comp, \count[12] , count[12], ChipInterface, 1
instance = comp, \count[12]~clkctrl , count[12]~clkctrl, ChipInterface, 1
instance = comp, \dut|s0|long_out[0]~0 , dut|s0|long_out[0]~0, ChipInterface, 1
instance = comp, \SW[2]~input , SW[2]~input, ChipInterface, 1
instance = comp, \SW[3]~input , SW[3]~input, ChipInterface, 1
instance = comp, \dut|f0|Selector0~0 , dut|f0|Selector0~0, ChipInterface, 1
instance = comp, \dut|f0|state.SCAN , dut|f0|state.SCAN, ChipInterface, 1
instance = comp, \dut|f0|state.INIT~feeder , dut|f0|state.INIT~feeder, ChipInterface, 1
instance = comp, \dut|f0|state.INIT , dut|f0|state.INIT, ChipInterface, 1
instance = comp, \dut|f0|st_out~2 , dut|f0|st_out~2, ChipInterface, 1
instance = comp, \dut|f0|Selector1~0 , dut|f0|Selector1~0, ChipInterface, 1
instance = comp, \dut|f0|Selector1~1 , dut|f0|Selector1~1, ChipInterface, 1
instance = comp, \dut|f0|state.WRT0 , dut|f0|state.WRT0, ChipInterface, 1
instance = comp, \dut|f0|Selector2~0 , dut|f0|Selector2~0, ChipInterface, 1
instance = comp, \dut|f0|state.WRT1 , dut|f0|state.WRT1, ChipInterface, 1
instance = comp, \dut|f0|Selector3~0 , dut|f0|Selector3~0, ChipInterface, 1
instance = comp, \SW[6]~input , SW[6]~input, ChipInterface, 1
instance = comp, \SW[7]~input , SW[7]~input, ChipInterface, 1
instance = comp, \dut|p0|lowCount[0]~5 , dut|p0|lowCount[0]~5, ChipInterface, 1
instance = comp, \SW[4]~input , SW[4]~input, ChipInterface, 1
instance = comp, \SW[5]~input , SW[5]~input, ChipInterface, 1
instance = comp, \dut|p0|pulse~1 , dut|p0|pulse~1, ChipInterface, 1
instance = comp, \dut|p0|count[0]~9 , dut|p0|count[0]~9, ChipInterface, 1
instance = comp, \dut|p0|count[0] , dut|p0|count[0], ChipInterface, 1
instance = comp, \dut|p0|count[1]~11 , dut|p0|count[1]~11, ChipInterface, 1
instance = comp, \dut|p0|count[1] , dut|p0|count[1], ChipInterface, 1
instance = comp, \dut|p0|count[2]~13 , dut|p0|count[2]~13, ChipInterface, 1
instance = comp, \dut|p0|count[2] , dut|p0|count[2], ChipInterface, 1
instance = comp, \dut|p0|count[3]~15 , dut|p0|count[3]~15, ChipInterface, 1
instance = comp, \dut|p0|count[3] , dut|p0|count[3], ChipInterface, 1
instance = comp, \dut|p0|count[4]~17 , dut|p0|count[4]~17, ChipInterface, 1
instance = comp, \dut|p0|count[4] , dut|p0|count[4], ChipInterface, 1
instance = comp, \dut|p0|count[5]~19 , dut|p0|count[5]~19, ChipInterface, 1
instance = comp, \dut|p0|count[5] , dut|p0|count[5], ChipInterface, 1
instance = comp, \dut|p0|count[6]~21 , dut|p0|count[6]~21, ChipInterface, 1
instance = comp, \dut|p0|count[6] , dut|p0|count[6], ChipInterface, 1
instance = comp, \dut|p0|pulse~2 , dut|p0|pulse~2, ChipInterface, 1
instance = comp, \dut|p0|count[7]~23 , dut|p0|count[7]~23, ChipInterface, 1
instance = comp, \dut|p0|count[7] , dut|p0|count[7], ChipInterface, 1
instance = comp, \dut|p0|pulse~3 , dut|p0|pulse~3, ChipInterface, 1
instance = comp, \dut|p0|count[8]~25 , dut|p0|count[8]~25, ChipInterface, 1
instance = comp, \dut|p0|count[8] , dut|p0|count[8], ChipInterface, 1
instance = comp, \dut|p0|pulse~6 , dut|p0|pulse~6, ChipInterface, 1
instance = comp, \dut|p0|always1~0 , dut|p0|always1~0, ChipInterface, 1
instance = comp, \dut|p0|pulse~7 , dut|p0|pulse~7, ChipInterface, 1
instance = comp, \dut|p0|lowCount[1]~15 , dut|p0|lowCount[1]~15, ChipInterface, 1
instance = comp, \dut|p0|lowCount[0] , dut|p0|lowCount[0], ChipInterface, 1
instance = comp, \dut|p0|lowCount[1]~7 , dut|p0|lowCount[1]~7, ChipInterface, 1
instance = comp, \dut|p0|lowCount[1] , dut|p0|lowCount[1], ChipInterface, 1
instance = comp, \dut|p0|lowCount[2]~9 , dut|p0|lowCount[2]~9, ChipInterface, 1
instance = comp, \dut|p0|lowCount[2] , dut|p0|lowCount[2], ChipInterface, 1
instance = comp, \dut|p0|lowCount[3]~11 , dut|p0|lowCount[3]~11, ChipInterface, 1
instance = comp, \dut|p0|lowCount[3] , dut|p0|lowCount[3], ChipInterface, 1
instance = comp, \dut|p0|lowCount[4]~13 , dut|p0|lowCount[4]~13, ChipInterface, 1
instance = comp, \dut|p0|lowCount[4] , dut|p0|lowCount[4], ChipInterface, 1
instance = comp, \dut|p0|pulse~0 , dut|p0|pulse~0, ChipInterface, 1
instance = comp, \dut|p0|pulse~4 , dut|p0|pulse~4, ChipInterface, 1
instance = comp, \dut|p0|pulse~5 , dut|p0|pulse~5, ChipInterface, 1
instance = comp, \dut|f0|Selector3~1 , dut|f0|Selector3~1, ChipInterface, 1
instance = comp, \dut|s0|long_out[0]~_Duplicate_1 , dut|s0|long_out[0]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|s0|long_out[1]~1 , dut|s0|long_out[1]~1, ChipInterface, 1
instance = comp, \dut|s0|long_out[1]~_Duplicate_1 , dut|s0|long_out[1]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[1].ds|always0~0 , dut|STR[1].ds|always0~0, ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[0]~_Duplicate_1 , dut|STR[1].ds|dig_out[0]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].ds|always0~0 , dut|STR[0].ds|always0~0, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[0] , dut|STR[0].ds|dig_out[0], ChipInterface, 1
instance = comp, \dut|STR[0].dr|out[0]~7 , dut|STR[0].dr|out[0]~7, ChipInterface, 1
instance = comp, \dut|STR[0].dr|out[0]~8 , dut|STR[0].dr|out[0]~8, ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[1]~_Duplicate_1 , dut|STR[1].ds|dig_out[1]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[1] , dut|STR[0].ds|dig_out[1], ChipInterface, 1
instance = comp, \dut|STR[0].dr|out[1]~9 , dut|STR[0].dr|out[1]~9, ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[2]~_Duplicate_1 , dut|STR[1].ds|dig_out[2]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[2] , dut|STR[0].ds|dig_out[2], ChipInterface, 1
instance = comp, \dut|STR[0].dr|out[2]~10 , dut|STR[0].dr|out[2]~10, ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[3]~_Duplicate_1 , dut|STR[1].ds|dig_out[3]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[3] , dut|STR[0].ds|dig_out[3], ChipInterface, 1
instance = comp, \dut|STR[0].dr|out[3]~11 , dut|STR[0].dr|out[3]~11, ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[4]~0 , dut|STR[1].ds|dig_out[4]~0, ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[4]~_Duplicate_1 , dut|STR[1].ds|dig_out[4]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[4]~0 , dut|STR[0].ds|dig_out[4]~0, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[4]~_Duplicate_1 , dut|STR[0].ds|dig_out[4]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].dr|out[4]~12 , dut|STR[0].dr|out[4]~12, ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[5]~_Duplicate_1 , dut|STR[1].ds|dig_out[5]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[5]~_Duplicate_1 , dut|STR[0].ds|dig_out[5]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].dr|out[5]~13 , dut|STR[0].dr|out[5]~13, ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[6]~_Duplicate_1 , dut|STR[1].ds|dig_out[6]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[6]~_Duplicate_1feeder , dut|STR[0].ds|dig_out[6]~_Duplicate_1feeder, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[6]~_Duplicate_1 , dut|STR[0].ds|dig_out[6]~_Duplicate_1, ChipInterface, 1
instance = comp, \dut|STR[0].dr|out[6]~14 , dut|STR[0].dr|out[6]~14, ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[4] , dut|STR[0].ds|dig_out[4], ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[5] , dut|STR[0].ds|dig_out[5], ChipInterface, 1
instance = comp, \dut|STR[0].ds|dig_out[6] , dut|STR[0].ds|dig_out[6], ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[0] , dut|STR[1].ds|dig_out[0], ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[1] , dut|STR[1].ds|dig_out[1], ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[2] , dut|STR[1].ds|dig_out[2], ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[3] , dut|STR[1].ds|dig_out[3], ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[4] , dut|STR[1].ds|dig_out[4], ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[5] , dut|STR[1].ds|dig_out[5], ChipInterface, 1
instance = comp, \dut|STR[1].ds|dig_out[6] , dut|STR[1].ds|dig_out[6], ChipInterface, 1
instance = comp, \dut|s0|long_out[0] , dut|s0|long_out[0], ChipInterface, 1
instance = comp, \dut|s0|long_out[1] , dut|s0|long_out[1], ChipInterface, 1
instance = comp, \dut|f0|pos_en~0 , dut|f0|pos_en~0, ChipInterface, 1
instance = comp, \SW[0]~input , SW[0]~input, ChipInterface, 1
instance = comp, \SW[8]~input , SW[8]~input, ChipInterface, 1
instance = comp, \SW[9]~input , SW[9]~input, ChipInterface, 1
instance = comp, \SW[10]~input , SW[10]~input, ChipInterface, 1
instance = comp, \SW[11]~input , SW[11]~input, ChipInterface, 1
instance = comp, \SW[12]~input , SW[12]~input, ChipInterface, 1
instance = comp, \SW[13]~input , SW[13]~input, ChipInterface, 1
instance = comp, \SW[14]~input , SW[14]~input, ChipInterface, 1
instance = comp, \SW[15]~input , SW[15]~input, ChipInterface, 1
instance = comp, \SW[16]~input , SW[16]~input, ChipInterface, 1
instance = comp, \SW[17]~input , SW[17]~input, ChipInterface, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
