Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: G9Processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "G9Processor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "G9Processor"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : G9Processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SignExtend.v" in library work
Compiling verilog file "RegisterFile.v" in library work
Module <SignExtend> compiled
Compiling verilog file "ProgramCounter.v" in library work
Module <RegisterFile> compiled
Compiling verilog file "ipcore_dir/InstructionMemory.v" in library work
Module <ProgramCounter> compiled
Compiling verilog file "DataMemory.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "ControlUnit.v" in library work
Module <DataMemory> compiled
Compiling verilog file "ArithmeticLogicUnit.v" in library work
Module <ControlUnit> compiled
Compiling verilog file "G9Processor.v" in library work
Module <ArithmeticLogicUnit> compiled
Module <G9Processor> compiled
No errors in compilation
Analysis of file <"G9Processor.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <G9Processor> in library <work> with parameters.
	MemSize = "00000000000000000000001000000000"
	RegFileSize = "00000000000000000000000000000101"
	hsize = "00000000000000000000000000010000"
	opsize = "00000000000000000000000000000110"
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <ProgramCounter> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <SignExtend> in library <work>.

Analyzing hierarchy for module <ControlUnit> in library <work>.

Analyzing hierarchy for module <RegisterFile> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <ArithmeticLogicUnit> in library <work> with parameters.
	aluCSize = "00000000000000000000000000000011"
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <DataMemory> in library <work> with parameters.
	MemSize = "00000000000000000000000000100000"
	size = "00000000000000000000000000100000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <G9Processor>.
	MemSize = 32'sb00000000000000000000001000000000
	RegFileSize = 32'sb00000000000000000000000000000101
	hsize = 32'sb00000000000000000000000000010000
	opsize = 32'sb00000000000000000000000000000110
	size = 32'sb00000000000000000000000000100000
WARNING:Xst:2211 - "ipcore_dir/InstructionMemory.v" line 75: Instantiating black box module <InstructionMemory>.
Module <G9Processor> is correct for synthesis.
 
Analyzing module <ProgramCounter> in library <work>.
	size = 32'sb00000000000000000000000000100000
Module <ProgramCounter> is correct for synthesis.
 
Analyzing module <SignExtend> in library <work>.
Module <SignExtend> is correct for synthesis.
 
Analyzing module <ControlUnit> in library <work>.
Module <ControlUnit> is correct for synthesis.
 
Analyzing module <RegisterFile> in library <work>.
	size = 32'sb00000000000000000000000000100000
WARNING:Xst:2319 - "RegisterFile.v" line 46: Signal RF in initial block is partially initialized. The initialization will be ignored.
INFO:Xst:1607 - Contents of array <RF> may be accessed with an index that does not cover the full array size.
WARNING:Xst:905 - "RegisterFile.v" line 49: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reg_write>, <write_register>, <write_data>
INFO:Xst:1607 - Contents of array <RF> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <RF> may be accessed with an index that does not cover the full array size.
Module <RegisterFile> is correct for synthesis.
 
Analyzing module <ArithmeticLogicUnit> in library <work>.
	aluCSize = 32'sb00000000000000000000000000000011
	size = 32'sb00000000000000000000000000100000
Module <ArithmeticLogicUnit> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
	MemSize = 32'sb00000000000000000000000000100000
	size = 32'sb00000000000000000000000000100000
WARNING:Xst:2319 - "DataMemory.v" line 37: Signal DMem in initial block is partially initialized. The initialization will be ignored.
INFO:Xst:1607 - Contents of array <DMem> may be accessed with an index that does not cover the full array size.
WARNING:Xst:905 - "DataMemory.v" line 41: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem_write>, <address>, <write_data>
INFO:Xst:1607 - Contents of array <DMem> may be accessed with an index that does not cover the full array size.
Module <DataMemory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ProgramCounter>.
    Related source file is "ProgramCounter.v".
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc$addsub0000> created at line 43.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <SignExtend>.
    Related source file is "SignExtend.v".
Unit <SignExtend> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "ControlUnit.v".
Unit <ControlUnit> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "RegisterFile.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 33-to-1 multiplexer for signal <read_data_1>.
    Found 32-bit 33-to-1 multiplexer for signal <read_data_2>.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RegisterFile> synthesized.


Synthesizing Unit <ArithmeticLogicUnit>.
    Related source file is "ArithmeticLogicUnit.v".
    Found 1-bit 8-to-1 multiplexer for signal <overflowflag>.
    Found 1-bit 8-to-1 multiplexer for signal <zflag>.
    Found 32-bit 8-to-1 multiplexer for signal <ALUResult>.
    Found 1-bit 8-to-1 multiplexer for signal <carryflag>.
    Found 32-bit adder carry out for signal <AUX_3$addsub0000>.
    Found 32-bit shifter logical left for signal <old_ALUResult_7$shift0000>.
    Found 32-bit shifter logical right for signal <old_ALUResult_8$shift0000>.
    Found 32-bit comparator greatequal for signal <overflowflag$cmp_ge0000> created at line 50.
    Found 32-bit comparator greatequal for signal <overflowflag$cmp_ge0001> created at line 50.
    Found 32-bit comparator greatequal for signal <overflowflag$cmp_ge0002> created at line 50.
    Found 32-bit comparator greater for signal <signflag$cmp_gt0000> created at line 118.
    Found 32-bit comparator greater for signal <signflag$cmp_gt0001> created at line 118.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ArithmeticLogicUnit> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 33-to-1 multiplexer for signal <read_data>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <G9Processor>.
    Related source file is "G9Processor.v".
WARNING:Xst:1780 - Signal <temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RA_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <pc_4>.
    Found 32-bit adder for signal <pc_branch>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <G9Processor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit adder carry out                                : 1
 33-bit adder                                          : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Latches                                              : 66
 32-bit latch                                          : 66
# Comparators                                          : 5
 32-bit comparator greatequal                          : 3
 32-bit comparator greater                             : 2
# Multiplexers                                         : 7
 1-bit 8-to-1 multiplexer                              : 3
 32-bit 33-to-1 multiplexer                            : 3
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <InstructionMemory.ngc>.
WARNING:Xst:1474 - Core <InstructionMemory> was not loaded for <IMem> as one or more ports did not line up with component declaration.  Declared input port <wea<0>> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 32-bit adder carry out                                : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Latches                                              : 66
 32-bit latch                                          : 66
# Multiplexers                                         : 7
 1-bit 8-to-1 multiplexer                              : 3
 32-bit 33-to-1 multiplexer                            : 3
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <RF_32_31> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_30> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_29> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_28> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_27> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_26> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_25> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_24> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_23> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_22> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_21> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_20> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_19> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_18> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_17> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_16> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_15> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_14> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_13> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_12> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_11> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_10> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_9> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_8> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_7> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_6> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_5> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_4> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_3> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_2> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_1> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_32_0> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <G9Processor> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <ArithmeticLogicUnit> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <DataMemory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block G9Processor, actual ratio is 64.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : G9Processor.ngr
Top Level Output File Name         : G9Processor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1

Cell Usage :
# BELS                             : 4611
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 63
#      LUT2                        : 47
#      LUT2_D                      : 2
#      LUT3                        : 1321
#      LUT3_D                      : 24
#      LUT3_L                      : 9
#      LUT4                        : 1107
#      LUT4_D                      : 75
#      LUT4_L                      : 16
#      MUXCY                       : 193
#      MUXF5                       : 887
#      MUXF6                       : 384
#      MUXF7                       : 192
#      MUXF8                       : 96
#      VCC                         : 1
#      XORCY                       : 160
# FlipFlops/Latches                : 2112
#      FDS                         : 32
#      LDE                         : 2048
#      LDE_1                       : 32
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 1
#      IBUF                        : 1
# Others                           : 1
#      InstructionMemory           : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                     2302  out of   3584    64%  
 Number of Slice Flip Flops:           2112  out of   7168    29%  
 Number of 4 input LUTs:               2697  out of   7168    37%  
 Number of IOs:                           1
 Number of bonded IOBs:                   1  out of    141     0%  
 Number of GCLKs:                         8  out of      8   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+-------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)   | Load  |
---------------------------------------------------+-------------------------+-------+
RF/RF_31_cmp_eq00001(RF/RF_31_cmp_eq00001:O)       | BUFG(*)(RF/RF_31_31)    | 32    |
RF/RF_30_cmp_eq00001(RF/RF_30_cmp_eq00001:O)       | BUFG(*)(RF/RF_30_31)    | 32    |
RF/RF_29_cmp_eq00001(RF/RF_29_cmp_eq00001:O)       | BUFG(*)(RF/RF_29_31)    | 32    |
RF/RF_28_cmp_eq00001(RF/RF_28_cmp_eq00001:O)       | BUFG(*)(RF/RF_28_31)    | 32    |
RF/RF_27_cmp_eq00001(RF/RF_27_cmp_eq00001:O)       | BUFG(*)(RF/RF_27_31)    | 32    |
RF/RF_26_cmp_eq00001(RF/RF_26_cmp_eq00001:O)       | BUFG(*)(RF/RF_26_31)    | 32    |
RF/RF_25_cmp_eq00001(RF/RF_25_cmp_eq00001:O)       | BUFG(*)(RF/RF_25_31)    | 32    |
RF/RF_24_cmp_eq00001(RF/RF_24_cmp_eq00001:O)       | BUFG(*)(RF/RF_24_31)    | 32    |
RF/RF_23_cmp_eq0000(RF/RF_23_cmp_eq00001:O)        | NONE(*)(RF/RF_23_31)    | 32    |
RF/RF_22_cmp_eq0000(RF/RF_22_cmp_eq00001:O)        | NONE(*)(RF/RF_22_31)    | 32    |
RF/RF_21_cmp_eq0000(RF/RF_21_cmp_eq00001:O)        | NONE(*)(RF/RF_21_31)    | 32    |
RF/RF_20_cmp_eq0000(RF/RF_20_cmp_eq00001:O)        | NONE(*)(RF/RF_20_31)    | 32    |
RF/RF_19_cmp_eq0000(RF/RF_19_cmp_eq00001:O)        | NONE(*)(RF/RF_19_31)    | 32    |
RF/RF_18_cmp_eq0000(RF/RF_18_cmp_eq00001:O)        | NONE(*)(RF/RF_18_31)    | 32    |
RF/RF_17_cmp_eq0000(RF/RF_17_cmp_eq00001:O)        | NONE(*)(RF/RF_17_31)    | 32    |
RF/RF_16_cmp_eq0000(RF/RF_16_cmp_eq00001:O)        | NONE(*)(RF/RF_16_31)    | 32    |
RF/RF_15_cmp_eq0000(RF/RF_15_cmp_eq00001:O)        | NONE(*)(RF/RF_15_31)    | 32    |
RF/RF_14_cmp_eq0000(RF/RF_14_cmp_eq00001:O)        | NONE(*)(RF/RF_14_31)    | 32    |
RF/RF_13_cmp_eq0000(RF/RF_13_cmp_eq00001:O)        | NONE(*)(RF/RF_13_31)    | 32    |
RF/RF_12_cmp_eq0000(RF/RF_12_cmp_eq00001:O)        | NONE(*)(RF/RF_12_31)    | 32    |
RF/RF_11_cmp_eq0000(RF/RF_11_cmp_eq00001:O)        | NONE(*)(RF/RF_11_31)    | 32    |
RF/RF_10_cmp_eq0000(RF/RF_10_cmp_eq00001:O)        | NONE(*)(RF/RF_10_31)    | 32    |
RF/RF_9_cmp_eq0000(RF/RF_9_cmp_eq00001:O)          | NONE(*)(RF/RF_9_31)     | 32    |
RF/RF_8_cmp_eq0000(RF/RF_8_cmp_eq00001:O)          | NONE(*)(RF/RF_8_31)     | 32    |
RF/RF_7_cmp_eq0000(RF/RF_7_cmp_eq00001:O)          | NONE(*)(RF/RF_7_31)     | 32    |
RF/RF_6_cmp_eq0000(RF/RF_6_cmp_eq00001:O)          | NONE(*)(RF/RF_6_31)     | 32    |
RF/RF_5_cmp_eq0000(RF/RF_5_cmp_eq00001:O)          | NONE(*)(RF/RF_5_31)     | 32    |
RF/RF_4_cmp_eq0000(RF/RF_4_cmp_eq00001:O)          | NONE(*)(RF/RF_4_31)     | 32    |
RF/RF_3_cmp_eq0000(RF/RF_3_cmp_eq00001:O)          | NONE(*)(RF/RF_3_31)     | 32    |
RF/RF_2_cmp_eq0000(RF/RF_2_cmp_eq00001:O)          | NONE(*)(RF/RF_2_31)     | 32    |
RF/RF_1_cmp_eq0000(RF/RF_1_cmp_eq00001:O)          | NONE(*)(RF/RF_1_31)     | 32    |
RF/RF_0_cmp_eq0000(RF/RF_0_cmp_eq00001:O)          | NONE(*)(RF/RF_0_31)     | 32    |
DMem/DMem_0_not0001(DMem/DMem_0_not0001:O)         | NONE(*)(DMem/DMem_0_31) | 32    |
DMem/DMem_1_cmp_eq0000(DMem/DMem_1_cmp_eq00001:O)  | NONE(*)(DMem/DMem_1_31) | 32    |
DMem/DMem_2_cmp_eq0000(DMem/DMem_2_cmp_eq00001:O)  | NONE(*)(DMem/DMem_2_31) | 32    |
DMem/DMem_3_cmp_eq0000(DMem/DMem_3_cmp_eq00001:O)  | NONE(*)(DMem/DMem_3_31) | 32    |
DMem/DMem_4_cmp_eq0000(DMem/DMem_4_cmp_eq00001:O)  | NONE(*)(DMem/DMem_4_31) | 32    |
DMem/DMem_5_cmp_eq0000(DMem/DMem_5_cmp_eq00001:O)  | NONE(*)(DMem/DMem_5_31) | 32    |
DMem/DMem_6_cmp_eq0000(DMem/DMem_6_cmp_eq00001:O)  | NONE(*)(DMem/DMem_6_31) | 32    |
DMem/DMem_7_cmp_eq0000(DMem/DMem_7_cmp_eq00001:O)  | NONE(*)(DMem/DMem_7_31) | 32    |
DMem/DMem_8_cmp_eq0000(DMem/DMem_8_cmp_eq00001:O)  | NONE(*)(DMem/DMem_8_31) | 32    |
DMem/DMem_9_cmp_eq0000(DMem/DMem_9_cmp_eq00001:O)  | NONE(*)(DMem/DMem_9_31) | 32    |
DMem/DMem_10_cmp_eq0000(DMem/DMem_10_cmp_eq00001:O)| NONE(*)(DMem/DMem_10_31)| 32    |
DMem/DMem_11_cmp_eq0000(DMem/DMem_11_cmp_eq00001:O)| NONE(*)(DMem/DMem_11_31)| 32    |
DMem/DMem_12_cmp_eq0000(DMem/DMem_12_cmp_eq00001:O)| NONE(*)(DMem/DMem_12_31)| 32    |
DMem/DMem_13_cmp_eq0000(DMem/DMem_13_cmp_eq00001:O)| NONE(*)(DMem/DMem_13_31)| 32    |
DMem/DMem_14_cmp_eq0000(DMem/DMem_14_cmp_eq00001:O)| NONE(*)(DMem/DMem_14_31)| 32    |
DMem/DMem_15_cmp_eq0000(DMem/DMem_15_cmp_eq00001:O)| NONE(*)(DMem/DMem_15_31)| 32    |
DMem/DMem_16_cmp_eq0000(DMem/DMem_16_cmp_eq00002:O)| NONE(*)(DMem/DMem_16_31)| 32    |
DMem/DMem_17_cmp_eq0000(DMem/DMem_17_cmp_eq00002:O)| NONE(*)(DMem/DMem_17_31)| 32    |
DMem/DMem_18_cmp_eq0000(DMem/DMem_18_cmp_eq00002:O)| NONE(*)(DMem/DMem_18_31)| 32    |
DMem/DMem_19_cmp_eq0000(DMem/DMem_19_cmp_eq00002:O)| NONE(*)(DMem/DMem_19_31)| 32    |
DMem/DMem_20_cmp_eq0000(DMem/DMem_20_cmp_eq00001:O)| NONE(*)(DMem/DMem_20_31)| 32    |
DMem/DMem_21_cmp_eq0000(DMem/DMem_21_cmp_eq00001:O)| NONE(*)(DMem/DMem_21_31)| 32    |
DMem/DMem_22_cmp_eq0000(DMem/DMem_22_cmp_eq00001:O)| NONE(*)(DMem/DMem_22_31)| 32    |
DMem/DMem_23_cmp_eq0000(DMem/DMem_23_cmp_eq00001:O)| NONE(*)(DMem/DMem_23_31)| 32    |
DMem/DMem_24_cmp_eq0000(DMem/DMem_24_cmp_eq00001:O)| NONE(*)(DMem/DMem_24_31)| 32    |
DMem/DMem_25_cmp_eq0000(DMem/DMem_25_cmp_eq00001:O)| NONE(*)(DMem/DMem_25_31)| 32    |
DMem/DMem_26_cmp_eq0000(DMem/DMem_26_cmp_eq00001:O)| NONE(*)(DMem/DMem_26_31)| 32    |
DMem/DMem_27_cmp_eq0000(DMem/DMem_27_cmp_eq00001:O)| NONE(*)(DMem/DMem_27_31)| 32    |
DMem/DMem_28_cmp_eq0000(DMem/DMem_28_cmp_eq00001:O)| NONE(*)(DMem/DMem_28_31)| 32    |
DMem/DMem_29_cmp_eq0000(DMem/DMem_29_cmp_eq00001:O)| NONE(*)(DMem/DMem_29_31)| 32    |
DMem/DMem_30_cmp_eq0000(DMem/DMem_30_cmp_eq00001:O)| NONE(*)(DMem/DMem_30_31)| 32    |
DMem/DMem_31_cmp_eq0000(DMem/DMem_31_cmp_eq00001:O)| NONE(*)(DMem/DMem_31_31)| 32    |
DMem/DMem_32_cmp_eq0000(DMem/DMem_32_cmp_eq0000:O) | NONE(*)(DMem/DMem_32_31)| 32    |
clk                                                | IBUF                    | 32    |
---------------------------------------------------+-------------------------+-------+
(*) These 65 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 19.043ns (Maximum Frequency: 52.513MHz)
   Minimum input arrival time before clock: 32.508ns
   Maximum output required time after clock: 1.371ns
   Maximum combinational path delay: 2.290ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_31_cmp_eq00001'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_31_22 (LATCH)
  Destination:       RF/RF_31_13 (LATCH)
  Source Clock:      RF/RF_31_cmp_eq00001 falling
  Destination Clock: RF/RF_31_cmp_eq00001 falling

  Data Path: RF/RF_31_22 to RF/RF_31_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_31_22 (RF/RF_31_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_614 (RF/Mmux_read_data_2_614)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_5_f5_13 (RF/Mmux_read_data_2_5_f514)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f6_13 (RF/Mmux_read_data_2_4_f614)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_31_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_30_cmp_eq00001'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_30_22 (LATCH)
  Destination:       RF/RF_30_13 (LATCH)
  Source Clock:      RF/RF_30_cmp_eq00001 falling
  Destination Clock: RF/RF_30_cmp_eq00001 falling

  Data Path: RF/RF_30_22 to RF/RF_30_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_30_22 (RF/RF_30_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_614 (RF/Mmux_read_data_2_614)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_5_f5_13 (RF/Mmux_read_data_2_5_f514)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f6_13 (RF/Mmux_read_data_2_4_f614)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_30_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_29_cmp_eq00001'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_29_22 (LATCH)
  Destination:       RF/RF_29_13 (LATCH)
  Source Clock:      RF/RF_29_cmp_eq00001 falling
  Destination Clock: RF/RF_29_cmp_eq00001 falling

  Data Path: RF/RF_29_22 to RF/RF_29_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_29_22 (RF/RF_29_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_756 (RF/Mmux_read_data_2_756)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_5_f5_13 (RF/Mmux_read_data_2_5_f514)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f6_13 (RF/Mmux_read_data_2_4_f614)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_29_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_28_cmp_eq00001'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_28_22 (LATCH)
  Destination:       RF/RF_28_13 (LATCH)
  Source Clock:      RF/RF_28_cmp_eq00001 falling
  Destination Clock: RF/RF_28_cmp_eq00001 falling

  Data Path: RF/RF_28_22 to RF/RF_28_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_28_22 (RF/RF_28_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_756 (RF/Mmux_read_data_2_756)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_5_f5_13 (RF/Mmux_read_data_2_5_f514)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f6_13 (RF/Mmux_read_data_2_4_f614)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_28_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_27_cmp_eq00001'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_27_22 (LATCH)
  Destination:       RF/RF_27_13 (LATCH)
  Source Clock:      RF/RF_27_cmp_eq00001 falling
  Destination Clock: RF/RF_27_cmp_eq00001 falling

  Data Path: RF/RF_27_22 to RF/RF_27_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_27_22 (RF/RF_27_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_757 (RF/Mmux_read_data_2_757)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_41 (RF/Mmux_read_data_2_6_f542)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f6_13 (RF/Mmux_read_data_2_4_f614)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_27_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_26_cmp_eq00001'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_26_22 (LATCH)
  Destination:       RF/RF_26_13 (LATCH)
  Source Clock:      RF/RF_26_cmp_eq00001 falling
  Destination Clock: RF/RF_26_cmp_eq00001 falling

  Data Path: RF/RF_26_22 to RF/RF_26_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_26_22 (RF/RF_26_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_757 (RF/Mmux_read_data_2_757)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_41 (RF/Mmux_read_data_2_6_f542)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f6_13 (RF/Mmux_read_data_2_4_f614)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_26_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_25_cmp_eq00001'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_25_22 (LATCH)
  Destination:       RF/RF_25_13 (LATCH)
  Source Clock:      RF/RF_25_cmp_eq00001 falling
  Destination Clock: RF/RF_25_cmp_eq00001 falling

  Data Path: RF/RF_25_22 to RF/RF_25_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_25_22 (RF/RF_25_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_884 (RF/Mmux_read_data_2_884)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_41 (RF/Mmux_read_data_2_6_f542)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f6_13 (RF/Mmux_read_data_2_4_f614)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_25_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_24_cmp_eq00001'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_24_22 (LATCH)
  Destination:       RF/RF_24_13 (LATCH)
  Source Clock:      RF/RF_24_cmp_eq00001 falling
  Destination Clock: RF/RF_24_cmp_eq00001 falling

  Data Path: RF/RF_24_22 to RF/RF_24_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_24_22 (RF/RF_24_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_884 (RF/Mmux_read_data_2_884)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_41 (RF/Mmux_read_data_2_6_f542)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f6_13 (RF/Mmux_read_data_2_4_f614)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_24_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_23_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_23_22 (LATCH)
  Destination:       RF/RF_23_13 (LATCH)
  Source Clock:      RF/RF_23_cmp_eq0000 falling
  Destination Clock: RF/RF_23_cmp_eq0000 falling

  Data Path: RF/RF_23_22 to RF/RF_23_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_23_22 (RF/RF_23_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_758 (RF/Mmux_read_data_2_758)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_42 (RF/Mmux_read_data_2_6_f543)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_27 (RF/Mmux_read_data_2_5_f628)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_23_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_22_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_22_22 (LATCH)
  Destination:       RF/RF_22_13 (LATCH)
  Source Clock:      RF/RF_22_cmp_eq0000 falling
  Destination Clock: RF/RF_22_cmp_eq0000 falling

  Data Path: RF/RF_22_22 to RF/RF_22_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_22_22 (RF/RF_22_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_758 (RF/Mmux_read_data_2_758)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_42 (RF/Mmux_read_data_2_6_f543)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_27 (RF/Mmux_read_data_2_5_f628)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_22_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_21_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_21_22 (LATCH)
  Destination:       RF/RF_21_13 (LATCH)
  Source Clock:      RF/RF_21_cmp_eq0000 falling
  Destination Clock: RF/RF_21_cmp_eq0000 falling

  Data Path: RF/RF_21_22 to RF/RF_21_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_21_22 (RF/RF_21_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_885 (RF/Mmux_read_data_2_885)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_42 (RF/Mmux_read_data_2_6_f543)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_27 (RF/Mmux_read_data_2_5_f628)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_21_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_20_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_20_22 (LATCH)
  Destination:       RF/RF_20_13 (LATCH)
  Source Clock:      RF/RF_20_cmp_eq0000 falling
  Destination Clock: RF/RF_20_cmp_eq0000 falling

  Data Path: RF/RF_20_22 to RF/RF_20_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_20_22 (RF/RF_20_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_885 (RF/Mmux_read_data_2_885)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_42 (RF/Mmux_read_data_2_6_f543)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_27 (RF/Mmux_read_data_2_5_f628)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_20_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_19_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_19_22 (LATCH)
  Destination:       RF/RF_19_13 (LATCH)
  Source Clock:      RF/RF_19_cmp_eq0000 falling
  Destination Clock: RF/RF_19_cmp_eq0000 falling

  Data Path: RF/RF_19_22 to RF/RF_19_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_19_22 (RF/RF_19_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_886 (RF/Mmux_read_data_2_886)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_41 (RF/Mmux_read_data_2_7_f542)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_27 (RF/Mmux_read_data_2_5_f628)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_19_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_18_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_18_22 (LATCH)
  Destination:       RF/RF_18_13 (LATCH)
  Source Clock:      RF/RF_18_cmp_eq0000 falling
  Destination Clock: RF/RF_18_cmp_eq0000 falling

  Data Path: RF/RF_18_22 to RF/RF_18_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_18_22 (RF/RF_18_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_886 (RF/Mmux_read_data_2_886)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_41 (RF/Mmux_read_data_2_7_f542)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_27 (RF/Mmux_read_data_2_5_f628)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_18_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_17_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_17_22 (LATCH)
  Destination:       RF/RF_17_13 (LATCH)
  Source Clock:      RF/RF_17_cmp_eq0000 falling
  Destination Clock: RF/RF_17_cmp_eq0000 falling

  Data Path: RF/RF_17_22 to RF/RF_17_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_17_22 (RF/RF_17_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_956 (RF/Mmux_read_data_2_956)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_41 (RF/Mmux_read_data_2_7_f542)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_27 (RF/Mmux_read_data_2_5_f628)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_17_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_16_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_16_22 (LATCH)
  Destination:       RF/RF_16_13 (LATCH)
  Source Clock:      RF/RF_16_cmp_eq0000 falling
  Destination Clock: RF/RF_16_cmp_eq0000 falling

  Data Path: RF/RF_16_22 to RF/RF_16_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_16_22 (RF/RF_16_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_956 (RF/Mmux_read_data_2_956)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_41 (RF/Mmux_read_data_2_7_f542)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_27 (RF/Mmux_read_data_2_5_f628)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_3_f7_13 (RF/Mmux_read_data_2_3_f714)
     MUXF8:I1->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_16_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_15_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_15_22 (LATCH)
  Destination:       RF/RF_15_13 (LATCH)
  Source Clock:      RF/RF_15_cmp_eq0000 falling
  Destination Clock: RF/RF_15_cmp_eq0000 falling

  Data Path: RF/RF_15_22 to RF/RF_15_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_15_22 (RF/RF_15_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_759 (RF/Mmux_read_data_2_759)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_43 (RF/Mmux_read_data_2_6_f544)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_28 (RF/Mmux_read_data_2_5_f629)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_15_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_14_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_14_22 (LATCH)
  Destination:       RF/RF_14_13 (LATCH)
  Source Clock:      RF/RF_14_cmp_eq0000 falling
  Destination Clock: RF/RF_14_cmp_eq0000 falling

  Data Path: RF/RF_14_22 to RF/RF_14_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_14_22 (RF/RF_14_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_759 (RF/Mmux_read_data_2_759)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_43 (RF/Mmux_read_data_2_6_f544)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_28 (RF/Mmux_read_data_2_5_f629)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_14_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_13_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_13_22 (LATCH)
  Destination:       RF/RF_13_13 (LATCH)
  Source Clock:      RF/RF_13_cmp_eq0000 falling
  Destination Clock: RF/RF_13_cmp_eq0000 falling

  Data Path: RF/RF_13_22 to RF/RF_13_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_13_22 (RF/RF_13_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_887 (RF/Mmux_read_data_2_887)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_43 (RF/Mmux_read_data_2_6_f544)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_28 (RF/Mmux_read_data_2_5_f629)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_13_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_12_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_12_22 (LATCH)
  Destination:       RF/RF_12_13 (LATCH)
  Source Clock:      RF/RF_12_cmp_eq0000 falling
  Destination Clock: RF/RF_12_cmp_eq0000 falling

  Data Path: RF/RF_12_22 to RF/RF_12_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_12_22 (RF/RF_12_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_887 (RF/Mmux_read_data_2_887)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_6_f5_43 (RF/Mmux_read_data_2_6_f544)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_28 (RF/Mmux_read_data_2_5_f629)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_12_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_11_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_11_22 (LATCH)
  Destination:       RF/RF_11_13 (LATCH)
  Source Clock:      RF/RF_11_cmp_eq0000 falling
  Destination Clock: RF/RF_11_cmp_eq0000 falling

  Data Path: RF/RF_11_22 to RF/RF_11_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_11_22 (RF/RF_11_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_888 (RF/Mmux_read_data_2_888)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_42 (RF/Mmux_read_data_2_7_f543)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_28 (RF/Mmux_read_data_2_5_f629)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_11_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_10_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_10_22 (LATCH)
  Destination:       RF/RF_10_13 (LATCH)
  Source Clock:      RF/RF_10_cmp_eq0000 falling
  Destination Clock: RF/RF_10_cmp_eq0000 falling

  Data Path: RF/RF_10_22 to RF/RF_10_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_10_22 (RF/RF_10_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_888 (RF/Mmux_read_data_2_888)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_42 (RF/Mmux_read_data_2_7_f543)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_28 (RF/Mmux_read_data_2_5_f629)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_10_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_9_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_9_22 (LATCH)
  Destination:       RF/RF_9_13 (LATCH)
  Source Clock:      RF/RF_9_cmp_eq0000 falling
  Destination Clock: RF/RF_9_cmp_eq0000 falling

  Data Path: RF/RF_9_22 to RF/RF_9_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_9_22 (RF/RF_9_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_957 (RF/Mmux_read_data_2_957)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_42 (RF/Mmux_read_data_2_7_f543)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_28 (RF/Mmux_read_data_2_5_f629)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_9_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_8_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_8_22 (LATCH)
  Destination:       RF/RF_8_13 (LATCH)
  Source Clock:      RF/RF_8_cmp_eq0000 falling
  Destination Clock: RF/RF_8_cmp_eq0000 falling

  Data Path: RF/RF_8_22 to RF/RF_8_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_8_22 (RF/RF_8_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_957 (RF/Mmux_read_data_2_957)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_42 (RF/Mmux_read_data_2_7_f543)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_5_f6_28 (RF/Mmux_read_data_2_5_f629)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_8_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_7_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_7_22 (LATCH)
  Destination:       RF/RF_7_13 (LATCH)
  Source Clock:      RF/RF_7_cmp_eq0000 falling
  Destination Clock: RF/RF_7_cmp_eq0000 falling

  Data Path: RF/RF_7_22 to RF/RF_7_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_7_22 (RF/RF_7_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_889 (RF/Mmux_read_data_2_889)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_43 (RF/Mmux_read_data_2_7_f544)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_6_f6_13 (RF/Mmux_read_data_2_6_f614)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_7_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_6_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_6_22 (LATCH)
  Destination:       RF/RF_6_13 (LATCH)
  Source Clock:      RF/RF_6_cmp_eq0000 falling
  Destination Clock: RF/RF_6_cmp_eq0000 falling

  Data Path: RF/RF_6_22 to RF/RF_6_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_6_22 (RF/RF_6_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_889 (RF/Mmux_read_data_2_889)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_43 (RF/Mmux_read_data_2_7_f544)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_6_f6_13 (RF/Mmux_read_data_2_6_f614)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_6_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_5_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_5_22 (LATCH)
  Destination:       RF/RF_5_13 (LATCH)
  Source Clock:      RF/RF_5_cmp_eq0000 falling
  Destination Clock: RF/RF_5_cmp_eq0000 falling

  Data Path: RF/RF_5_22 to RF/RF_5_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_5_22 (RF/RF_5_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_958 (RF/Mmux_read_data_2_958)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_43 (RF/Mmux_read_data_2_7_f544)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_6_f6_13 (RF/Mmux_read_data_2_6_f614)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_5_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_4_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_4_22 (LATCH)
  Destination:       RF/RF_4_13 (LATCH)
  Source Clock:      RF/RF_4_cmp_eq0000 falling
  Destination Clock: RF/RF_4_cmp_eq0000 falling

  Data Path: RF/RF_4_22 to RF/RF_4_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_4_22 (RF/RF_4_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_958 (RF/Mmux_read_data_2_958)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_7_f5_43 (RF/Mmux_read_data_2_7_f544)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_2_6_f6_13 (RF/Mmux_read_data_2_6_f614)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_4_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_3_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_3_22 (LATCH)
  Destination:       RF/RF_3_13 (LATCH)
  Source Clock:      RF/RF_3_cmp_eq0000 falling
  Destination Clock: RF/RF_3_cmp_eq0000 falling

  Data Path: RF/RF_3_22 to RF/RF_3_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_3_22 (RF/RF_3_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_959 (RF/Mmux_read_data_2_959)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_8_f5_13 (RF/Mmux_read_data_2_8_f514)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_6_f6_13 (RF/Mmux_read_data_2_6_f614)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_3_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_2_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_2_22 (LATCH)
  Destination:       RF/RF_2_13 (LATCH)
  Source Clock:      RF/RF_2_cmp_eq0000 falling
  Destination Clock: RF/RF_2_cmp_eq0000 falling

  Data Path: RF/RF_2_22 to RF/RF_2_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_2_22 (RF/RF_2_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_959 (RF/Mmux_read_data_2_959)
     MUXF5:I1->O           1   0.314   0.000  RF/Mmux_read_data_2_8_f5_13 (RF/Mmux_read_data_2_8_f514)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_6_f6_13 (RF/Mmux_read_data_2_6_f614)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_2_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_1_cmp_eq0000'
  Clock period: 19.043ns (frequency: 52.513MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               19.043ns (Levels of Logic = 22)
  Source:            RF/RF_1_22 (LATCH)
  Destination:       RF/RF_1_13 (LATCH)
  Source Clock:      RF/RF_1_cmp_eq0000 falling
  Destination Clock: RF/RF_1_cmp_eq0000 falling

  Data Path: RF/RF_1_22 to RF/RF_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.804  RF/RF_1_22 (RF/RF_1_22)
     LUT3:I2->O            1   0.479   0.000  RF/Mmux_read_data_2_1014 (RF/Mmux_read_data_2_1014)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_8_f5_13 (RF/Mmux_read_data_2_8_f514)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_6_f6_13 (RF/Mmux_read_data_2_6_f614)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->O          1   0.479   0.704  write_data<10>13 (write_data<10>13)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126_1 (write_data<10>126)
     LDE:D                     0.176          RF/RF_1_10
    ----------------------------------------
    Total                     19.043ns (8.320ns logic, 10.723ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RF/RF_0_cmp_eq0000'
  Clock period: 18.573ns (frequency: 53.841MHz)
  Total number of paths / destination ports: 162034 / 32
-------------------------------------------------------------------------
Delay:               18.573ns (Levels of Logic = 22)
  Source:            RF/RF_0_22 (LATCH)
  Destination:       RF/RF_0_13 (LATCH)
  Source Clock:      RF/RF_0_cmp_eq0000 falling
  Destination Clock: RF/RF_0_cmp_eq0000 falling

  Data Path: RF/RF_0_22 to RF/RF_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.551   0.915  RF/RF_0_22 (RF/RF_0_22)
     LUT3:I1->O            1   0.479   0.000  RF/Mmux_read_data_2_1014 (RF/Mmux_read_data_2_1014)
     MUXF5:I0->O           1   0.314   0.000  RF/Mmux_read_data_2_8_f5_13 (RF/Mmux_read_data_2_8_f514)
     MUXF6:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_6_f6_13 (RF/Mmux_read_data_2_6_f614)
     MUXF7:I0->O           1   0.298   0.000  RF/Mmux_read_data_2_4_f7_13 (RF/Mmux_read_data_2_4_f714)
     MUXF8:I0->O          38   0.298   1.899  RF/Mmux_read_data_2_2_f8_13 (reg_read_data_2<22>)
     LUT2:I0->O            1   0.479   0.704  ALU/old_ALUResult_7_or0000_wg_lut<0>_SW0 (N83)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<0> (ALU/old_ALUResult_7_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<0> (ALU/old_ALUResult_7_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<1> (ALU/old_ALUResult_7_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<2> (ALU/old_ALUResult_7_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/old_ALUResult_7_or0000_wg_cy<3> (ALU/old_ALUResult_7_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.264   0.976  ALU/old_ALUResult_7_or0000_wg_cy<4> (ALU/old_ALUResult_7_or0000_wg_cy<4>)
     LUT3_D:I0->O         93   0.479   2.042  ALU/old_ALUResult_7_or0000_wg_cy<6>1 (ALU/old_ALUResult_7_or0000)
     LUT4_D:I1->O         32   0.479   1.598  ALU/_old_ALUResult_8<0>150_1 (ALU/_old_ALUResult_8<0>150)
     LUT4:I3->O           19   0.479   1.292  ALU/alu_control<2>150_11 (ALU/alu_control<2>150_10)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_116 (DMem/Mmux_read_data_116)
     MUXF5:I0->O           1   0.314   0.000  DMem/Mmux_read_data_9_f5_2 (DMem/Mmux_read_data_9_f53)
     MUXF6:I0->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6_0 (DMem/Mmux_read_data_7_f61)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7_0 (DMem/Mmux_read_data_6_f71)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8_0 (DMem/Mmux_read_data_5_f81)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<10>13 (N428)
     LUT4:I3->O           16   0.479   0.000  write_data<10>126 (write_data<10>)
     LDE:D                     0.176          RF/RF_0_10
    ----------------------------------------
    Total                     18.573ns (8.320ns logic, 10.253ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.090ns (frequency: 110.014MHz)
  Total number of paths / destination ports: 12496 / 64
-------------------------------------------------------------------------
Delay:               9.090ns (Levels of Logic = 35)
  Source:            PC/pc_1 (FF)
  Destination:       PC/pc_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PC/pc_1 to PC/pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.626   1.040  PC/pc_1 (PC/pc_1)
     LUT1:I0->O            1   0.479   0.000  Madd_pc_4_cy<1>_rt (Madd_pc_4_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  Madd_pc_4_cy<1> (Madd_pc_4_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<2> (Madd_pc_4_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<3> (Madd_pc_4_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<4> (Madd_pc_4_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<5> (Madd_pc_4_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<6> (Madd_pc_4_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<7> (Madd_pc_4_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<8> (Madd_pc_4_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<9> (Madd_pc_4_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<10> (Madd_pc_4_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<11> (Madd_pc_4_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<12> (Madd_pc_4_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<13> (Madd_pc_4_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<14> (Madd_pc_4_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<15> (Madd_pc_4_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<16> (Madd_pc_4_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<17> (Madd_pc_4_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<18> (Madd_pc_4_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<19> (Madd_pc_4_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<20> (Madd_pc_4_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<21> (Madd_pc_4_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<22> (Madd_pc_4_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<23> (Madd_pc_4_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<24> (Madd_pc_4_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<25> (Madd_pc_4_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<26> (Madd_pc_4_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<27> (Madd_pc_4_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<28> (Madd_pc_4_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  Madd_pc_4_cy<29> (Madd_pc_4_cy<29>)
     XORCY:CI->O           4   0.786   1.074  Madd_pc_4_xor<30> (pc_4<30>)
     LUT2:I0->O            1   0.479   0.000  Madd_pc_branch_lut<30> (Madd_pc_branch_lut<30>)
     MUXCY:S->O            0   0.435   0.000  Madd_pc_branch_cy<30> (Madd_pc_branch_cy<30>)
     XORCY:CI->O           1   0.786   0.740  Madd_pc_branch_xor<31> (pc_branch<31>)
     LUT4:I2->O            1   0.479   0.000  PC/pc_mux0000<31>221 (PC/pc_mux0000<31>22)
     FDS:D                     0.176          PC/pc_31
    ----------------------------------------
    Total                      9.090ns (6.235ns logic, 2.855ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_31_cmp_eq00001'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_31_13 (LATCH)
  Destination Clock: RF/RF_31_cmp_eq00001 falling

  Data Path: IMem:douta<30> to RF/RF_31_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_31_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_30_cmp_eq00001'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_30_13 (LATCH)
  Destination Clock: RF/RF_30_cmp_eq00001 falling

  Data Path: IMem:douta<30> to RF/RF_30_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_30_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_29_cmp_eq00001'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_29_13 (LATCH)
  Destination Clock: RF/RF_29_cmp_eq00001 falling

  Data Path: IMem:douta<30> to RF/RF_29_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_29_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_28_cmp_eq00001'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_28_13 (LATCH)
  Destination Clock: RF/RF_28_cmp_eq00001 falling

  Data Path: IMem:douta<30> to RF/RF_28_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_28_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_27_cmp_eq00001'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_27_13 (LATCH)
  Destination Clock: RF/RF_27_cmp_eq00001 falling

  Data Path: IMem:douta<30> to RF/RF_27_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_27_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_26_cmp_eq00001'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_26_13 (LATCH)
  Destination Clock: RF/RF_26_cmp_eq00001 falling

  Data Path: IMem:douta<30> to RF/RF_26_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_26_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_25_cmp_eq00001'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_25_13 (LATCH)
  Destination Clock: RF/RF_25_cmp_eq00001 falling

  Data Path: IMem:douta<30> to RF/RF_25_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_25_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_24_cmp_eq00001'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_24_13 (LATCH)
  Destination Clock: RF/RF_24_cmp_eq00001 falling

  Data Path: IMem:douta<30> to RF/RF_24_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_24_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_23_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_23_13 (LATCH)
  Destination Clock: RF/RF_23_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_23_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_23_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_22_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_22_13 (LATCH)
  Destination Clock: RF/RF_22_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_22_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_22_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_21_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_21_13 (LATCH)
  Destination Clock: RF/RF_21_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_21_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_21_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_20_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_20_13 (LATCH)
  Destination Clock: RF/RF_20_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_20_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_20_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_19_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_19_13 (LATCH)
  Destination Clock: RF/RF_19_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_19_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_19_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_18_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_18_13 (LATCH)
  Destination Clock: RF/RF_18_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_18_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_18_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_17_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_17_13 (LATCH)
  Destination Clock: RF/RF_17_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_17_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_17_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_16_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_16_13 (LATCH)
  Destination Clock: RF/RF_16_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_16_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_16_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_15_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_15_13 (LATCH)
  Destination Clock: RF/RF_15_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_15_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_15_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_14_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_14_13 (LATCH)
  Destination Clock: RF/RF_14_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_14_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_14_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_13_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_13_13 (LATCH)
  Destination Clock: RF/RF_13_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_13_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_13_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_12_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_12_13 (LATCH)
  Destination Clock: RF/RF_12_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_12_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_12_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_11_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_11_13 (LATCH)
  Destination Clock: RF/RF_11_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_11_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_11_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_10_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_10_13 (LATCH)
  Destination Clock: RF/RF_10_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_10_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_10_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_9_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_9_13 (LATCH)
  Destination Clock: RF/RF_9_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_9_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_9_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_8_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_8_13 (LATCH)
  Destination Clock: RF/RF_8_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_8_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_8_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_7_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_7_13 (LATCH)
  Destination Clock: RF/RF_7_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_7_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_7_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_6_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_6_13 (LATCH)
  Destination Clock: RF/RF_6_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_6_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_6_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_5_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_5_13 (LATCH)
  Destination Clock: RF/RF_5_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_5_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_5_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_4_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_4_13 (LATCH)
  Destination Clock: RF/RF_4_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_4_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_4_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_3_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_3_13 (LATCH)
  Destination Clock: RF/RF_3_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_3_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_3_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_2_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_2_13 (LATCH)
  Destination Clock: RF/RF_2_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_2_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_2_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_1_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.732ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_1_13 (LATCH)
  Destination Clock: RF/RF_1_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->O          1   0.479   0.704  write_data<0>13 (write_data<0>13)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39_1 (write_data<0>39)
     LDE:D                     0.176          RF/RF_1_0
    ----------------------------------------
    Total                     25.732ns (8.463ns logic, 17.269ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF/RF_0_cmp_eq0000'
  Total number of paths / destination ports: 14883857 / 64
-------------------------------------------------------------------------
Offset:              25.151ns (Levels of Logic = 20)
  Source:            IMem:douta<30> (PAD)
  Destination:       RF/RF_0_13 (LATCH)
  Destination Clock: RF/RF_0_cmp_eq0000 falling

  Data Path: IMem:douta<30> to RF/RF_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5 (RF/Mmux_read_data_1_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6 (RF/Mmux_read_data_1_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7 (RF/Mmux_read_data_1_3_f7)
     MUXF8:I1->O          11   0.298   1.267  RF/Mmux_read_data_1_2_f8 (reg_read_data_1<0>)
     LUT1:I0->O            1   0.479   0.000  ALU/Madd__AUX_4_Madd_cy<0>_rt (ALU/Madd__AUX_4_Madd_cy<0>_rt)
     XORCY:LI->O           2   0.541   0.915  ALU/Madd__AUX_4_Madd_xor<0> (ALU/_AUX_4<0>)
     LUT3:I1->O            1   0.479   0.000  ALU/Mmux_ALUResult_5_f5_F (N285)
     MUXF5:I0->O           3   0.314   0.941  ALU/Mmux_ALUResult_5_f5 (ALU/Mmux_ALUResult_5_f5)
     LUT2_D:I1->O         33   0.479   1.750  ALU/alu_control<2>125_SW1 (N77)
     LUT4:I1->O           19   0.479   1.292  ALU/alu_control<2>150_10 (ALU/alu_control<2>1509)
     LUT3:I2->O            1   0.479   0.000  DMem/Mmux_read_data_9 (DMem/Mmux_read_data_9)
     MUXF5:I1->O           1   0.314   0.000  DMem/Mmux_read_data_8_f5 (DMem/Mmux_read_data_8_f5)
     MUXF6:I1->O           1   0.298   0.000  DMem/Mmux_read_data_7_f6 (DMem/Mmux_read_data_7_f6)
     MUXF7:I1->O           1   0.298   0.000  DMem/Mmux_read_data_6_f7 (DMem/Mmux_read_data_6_f7)
     MUXF8:I1->O           1   0.298   0.704  DMem/Mmux_read_data_5_f8 (DMem/Mmux_read_data_5_f8)
     LUT4_D:I3->LO         1   0.479   0.123  write_data<0>13 (N389)
     LUT4:I3->O           16   0.479   0.000  write_data<0>39 (write_data<0>)
     LDE:D                     0.176          RF/RF_0_0
    ----------------------------------------
    Total                     25.151ns (8.463ns logic, 16.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_0_not0001'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_0_31 (LATCH)
  Destination Clock: DMem/DMem_0_not0001 rising

  Data Path: IMem:douta<29> to DMem/DMem_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE_1:GE                  0.524          DMem/DMem_0_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_1_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_1_31 (LATCH)
  Destination Clock: DMem/DMem_1_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_1_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_2_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_2_31 (LATCH)
  Destination Clock: DMem/DMem_2_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_2_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_3_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_3_31 (LATCH)
  Destination Clock: DMem/DMem_3_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_3_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_4_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_4_31 (LATCH)
  Destination Clock: DMem/DMem_4_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_4_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_5_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_5_31 (LATCH)
  Destination Clock: DMem/DMem_5_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_5_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_6_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_6_31 (LATCH)
  Destination Clock: DMem/DMem_6_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_6_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_7_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_7_31 (LATCH)
  Destination Clock: DMem/DMem_7_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_7_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_8_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_8_31 (LATCH)
  Destination Clock: DMem/DMem_8_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_8_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_9_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_9_31 (LATCH)
  Destination Clock: DMem/DMem_9_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_9_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_10_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_10_31 (LATCH)
  Destination Clock: DMem/DMem_10_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_10_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_11_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_11_31 (LATCH)
  Destination Clock: DMem/DMem_11_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_11_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_12_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_12_31 (LATCH)
  Destination Clock: DMem/DMem_12_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_12_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_12_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_13_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_13_31 (LATCH)
  Destination Clock: DMem/DMem_13_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_13_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_13_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_14_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_14_31 (LATCH)
  Destination Clock: DMem/DMem_14_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_14_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_14_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_15_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_15_31 (LATCH)
  Destination Clock: DMem/DMem_15_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_15_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_15_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_16_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_16_31 (LATCH)
  Destination Clock: DMem/DMem_16_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_16_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_17_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_17_31 (LATCH)
  Destination Clock: DMem/DMem_17_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_17_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_18_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_18_31 (LATCH)
  Destination Clock: DMem/DMem_18_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_18_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_19_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_19_31 (LATCH)
  Destination Clock: DMem/DMem_19_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_19_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_20_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_20_31 (LATCH)
  Destination Clock: DMem/DMem_20_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_20_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_20_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_21_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_21_31 (LATCH)
  Destination Clock: DMem/DMem_21_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_21_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_21_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_22_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_22_31 (LATCH)
  Destination Clock: DMem/DMem_22_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_22_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_22_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_23_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_23_31 (LATCH)
  Destination Clock: DMem/DMem_23_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_23_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_23_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_24_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_24_31 (LATCH)
  Destination Clock: DMem/DMem_24_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_24_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_25_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_25_31 (LATCH)
  Destination Clock: DMem/DMem_25_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_25_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_25_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_26_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_26_31 (LATCH)
  Destination Clock: DMem/DMem_26_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_26_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_26_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_27_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_27_31 (LATCH)
  Destination Clock: DMem/DMem_27_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_27_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_27_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_28_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_28_31 (LATCH)
  Destination Clock: DMem/DMem_28_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_28_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_28_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_29_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_29_31 (LATCH)
  Destination Clock: DMem/DMem_29_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_29_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_29_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_30_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_30_31 (LATCH)
  Destination Clock: DMem/DMem_30_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_30_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_30_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_31_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_31_31 (LATCH)
  Destination Clock: DMem/DMem_31_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_31_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_32_cmp_eq0000'
  Total number of paths / destination ports: 1184 / 64
-------------------------------------------------------------------------
Offset:              8.057ns (Levels of Logic = 2)
  Source:            IMem:douta<29> (PAD)
  Destination:       DMem/DMem_32_31 (LATCH)
  Destination Clock: DMem/DMem_32_cmp_eq0000 falling

  Data Path: IMem:douta<29> to DMem/DMem_32_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<29>   22   0.000   1.655  IMem (instruction<29>)
     LUT3:I0->O            3   0.479   1.066  CU/mem_write_cmp_eq000011 (N32)
     LUT4:I0->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_32_31
    ----------------------------------------
    Total                      8.057ns (1.482ns logic, 6.575ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 47156176 / 64
-------------------------------------------------------------------------
Offset:              32.508ns (Levels of Logic = 23)
  Source:            IMem:douta<30> (PAD)
  Destination:       PC/pc_31 (FF)
  Destination Clock: clk rising

  Data Path: IMem:douta<30> to PC/pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   44   0.000   1.804  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N6)
     LUT4:I0->O          516   0.479   4.149  CU/Ret1 (Ret)
     LUT2:I0->O          256   0.479   2.666  read_reg_1<1>1 (read_reg_1<1>)
     MUXF5:S->O            1   0.540   0.000  RF/Mmux_read_data_1_5_f5_16 (RF/Mmux_read_data_1_5_f517)
     MUXF6:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_4_f6_16 (RF/Mmux_read_data_1_4_f617)
     MUXF7:I1->O           1   0.298   0.000  RF/Mmux_read_data_1_3_f7_16 (RF/Mmux_read_data_1_3_f717)
     MUXF8:I1->O          14   0.298   1.304  RF/Mmux_read_data_1_2_f8_16 (reg_read_data_1<25>)
     LUT3:I0->O            1   0.479   0.000  ALU/Sh11931_F (N181)
     MUXF5:I0->O           4   0.314   0.949  ALU/Sh11931 (ALU/Sh119)
     LUT3:I1->O            1   0.479   0.704  ALU/Sh151_SW0 (N53)
     LUT4_D:I3->O          2   0.479   1.040  ALU/Sh151 (ALU/Sh151)
     LUT4:I0->O            2   0.479   0.915  ALU/alu_control<2>231_SW0 (N323)
     LUT4:I1->O            1   0.479   0.000  ALU/alu_control<2>231_F (N365)
     MUXF5:I0->O           1   0.314   0.976  ALU/alu_control<2>231 (ALU/alu_control<2>231)
     LUT4:I0->O            1   0.479   0.000  ALU/alu_control<2>2471 (ALU/alu_control<2>2471)
     MUXF5:I0->O           1   0.314   0.740  ALU/alu_control<2>247_f5 (ALU/alu_control<2>247)
     LUT4:I2->O            1   0.479   0.976  ALU/alu_control<2>261_SW0 (N299)
     LUT4:I0->O            1   0.479   0.851  ALU/alu_control<2>261 (ALU/alu_control<2>261)
     LUT4:I1->O            2   0.479   0.915  ALU/alu_control<2>560 (zflag)
     LUT2:I1->O            1   0.479   0.740  pc_next<0>396_SW0 (N317)
     LUT4:I2->O           32   0.479   1.634  pc_next<0>396 (N5)
     LUT4:I2->O            1   0.479   0.851  PC/pc_mux0000<31>3 (PC/pc_mux0000<31>3)
     LUT4:I1->O            1   0.479   0.000  PC/pc_mux0000<31>221 (PC/pc_mux0000<31>22)
     FDS:D                     0.176          PC/pc_31
    ----------------------------------------
    Total                     32.508ns (10.216ns logic, 22.292ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.371ns (Levels of Logic = 0)
  Source:            PC/pc_9 (FF)
  Destination:       IMem:addra<9> (PAD)
  Source Clock:      clk rising

  Data Path: PC/pc_9 to IMem:addra<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.626   0.745  PC/pc_9 (PC/pc_9)
    InstructionMemory:addra<9>        0.000          IMem
    ----------------------------------------
    Total                      1.371ns (0.626ns logic, 0.745ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.290ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       IMem:clka (PAD)

  Data Path: clk to IMem:clka
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.715   1.575  clk_IBUF (clk_IBUF)
    InstructionMemory:clka        0.000          IMem
    ----------------------------------------
    Total                      2.290ns (0.715ns logic, 1.575ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================


Total REAL time to Xst completion: 170.00 secs
Total CPU time to Xst completion: 167.55 secs
 
--> 


Total memory usage is 732976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  145 (   0 filtered)
Number of infos    :    6 (   0 filtered)

