Protel Design System Design Rule Check
PCB File : C:\Users\patrick\OneDrive - Massachusetts Institute of Technology\altium\altium_designs\ProjectAttendance\MCU_PCB\MCU_PCB.PcbDoc
Date     : 6/13/2019
Time     : 7:49:36 PM

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=0.457mm) (Preferred=0.305mm) (InNet('3.3V') or InNet('5V') or InNet('VBAT') or InNet('VBAT_RAW') or InNet('GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=0.254mm) (Preferred=0.152mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=0.254mm) (Preferred=0.254mm) (InNet('RF_OUT') or InNet('NetC5_2') or InNet('NetC6_2') or InNet('NetANT1_1'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad C1-1(114.224mm,24.511mm) on Top Layer And Pad R3-2(114.3mm,23.514mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad C1-2(115.392mm,24.511mm) on Top Layer And Pad R3-1(115.468mm,23.514mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.254mm) Between Pad C13-1(128.143mm,22.047mm) on Top Layer And Pad C4-1(129.032mm,22.527mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad C19-1(67.564mm,30.302mm) on Top Layer And Pad C20-1(67.564mm,31.293mm) on Top Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad C2-2(114.046mm,18.72mm) on Top Layer And Pad C3-2(114.046mm,17.856mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C4-1(129.032mm,22.527mm) on Top Layer And Pad C4-2(129.032mm,23.447mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C5-1(130.302mm,22.527mm) on Top Layer And Pad C5-2(130.302mm,23.447mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C6-1(135.001mm,22.527mm) on Top Layer And Pad C6-2(135.001mm,23.447mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C7-1(136.271mm,22.527mm) on Top Layer And Pad C7-2(136.271mm,23.447mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.254mm) Between Pad C8-1(123.698mm,29.388mm) on Top Layer And Pad L3-2(122.566mm,29.972mm) on Top Layer [Top Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.254mm) Between Pad C8-2(123.698mm,30.556mm) on Top Layer And Pad L3-2(122.566mm,29.972mm) on Top Layer [Top Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-1(45.839mm,31.307mm) on Top Layer And Pad FPC_MCU1-3(45.918mm,30.713mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad FPC_MCU1-1(45.839mm,31.307mm) on Top Layer And Pad FPC_MCU1-MP1(46.069mm,32.044mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-10(49.044mm,29.009mm) on Top Layer And Pad FPC_MCU1-12(49.122mm,28.414mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-10(49.044mm,29.009mm) on Top Layer And Pad FPC_MCU1-8(48.965mm,29.603mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-11(46.233mm,28.333mm) on Top Layer And Pad FPC_MCU1-13(46.312mm,27.739mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-11(46.233mm,28.333mm) on Top Layer And Pad FPC_MCU1-9(46.154mm,28.928mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-12(49.122mm,28.414mm) on Top Layer And Pad FPC_MCU1-14(49.201mm,27.819mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-13(46.312mm,27.739mm) on Top Layer And Pad FPC_MCU1-15(46.391mm,27.144mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-14(49.201mm,27.819mm) on Top Layer And Pad FPC_MCU1-16(49.28mm,27.224mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-15(46.391mm,27.144mm) on Top Layer And Pad FPC_MCU1-17(46.469mm,26.549mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-16(49.28mm,27.224mm) on Top Layer And Pad FPC_MCU1-18(49.359mm,26.629mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-17(46.469mm,26.549mm) on Top Layer And Pad FPC_MCU1-19(46.548mm,25.954mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-18(49.359mm,26.629mm) on Top Layer And Pad FPC_MCU1-20(49.438mm,26.035mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-19(46.548mm,25.954mm) on Top Layer And Pad FPC_MCU1-21(46.627mm,25.359mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-2(48.728mm,31.388mm) on Top Layer And Pad FPC_MCU1-4(48.807mm,30.793mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-20(49.438mm,26.035mm) on Top Layer And Pad FPC_MCU1-22(49.517mm,25.44mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-21(46.627mm,25.359mm) on Top Layer And Pad FPC_MCU1-23(46.706mm,24.765mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad FPC_MCU1-23(46.706mm,24.765mm) on Top Layer And Pad FPC_MCU1-MP2(47.12mm,24.113mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-3(45.918mm,30.713mm) on Top Layer And Pad FPC_MCU1-5(45.996mm,30.118mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-4(48.807mm,30.793mm) on Top Layer And Pad FPC_MCU1-6(48.886mm,30.198mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-5(45.996mm,30.118mm) on Top Layer And Pad FPC_MCU1-7(46.075mm,29.523mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-6(48.886mm,30.198mm) on Top Layer And Pad FPC_MCU1-8(48.965mm,29.603mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad FPC_MCU1-7(46.075mm,29.523mm) on Top Layer And Pad FPC_MCU1-9(46.154mm,28.928mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC1-1(111.694mm,25.761mm) on Top Layer And Pad IC1-2(110.744mm,25.761mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC1-2(110.744mm,25.761mm) on Top Layer And Pad IC1-3(109.794mm,25.761mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC1-4(109.794mm,23.261mm) on Top Layer And Pad IC1-5(110.744mm,23.261mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC1-5(110.744mm,23.261mm) on Top Layer And Pad IC1-6(111.694mm,23.261mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC3-1(72.075mm,29.865mm) on Top Layer And Pad IC3-2(73.025mm,29.865mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC3-2(73.025mm,29.865mm) on Top Layer And Pad IC3-3(73.975mm,29.865mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC5-1(111.525mm,30.492mm) on Top Layer And Pad IC5-14(110.863mm,30.329mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-1(111.525mm,30.492mm) on Top Layer And Pad IC5-2(111.525mm,30.992mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-10(109.201mm,30.992mm) on Top Layer And Pad IC5-11(109.201mm,30.492mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad IC5-10(109.201mm,30.992mm) on Top Layer And Pad IC5-12(109.863mm,30.329mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-10(109.201mm,30.992mm) on Top Layer And Pad IC5-9(109.201mm,31.492mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC5-11(109.201mm,30.492mm) on Top Layer And Pad IC5-12(109.863mm,30.329mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-12(109.863mm,30.329mm) on Top Layer And Pad IC5-13(110.363mm,30.329mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-13(110.363mm,30.329mm) on Top Layer And Pad IC5-14(110.863mm,30.329mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad IC5-14(110.863mm,30.329mm) on Top Layer And Pad IC5-2(111.525mm,30.992mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-2(111.525mm,30.992mm) on Top Layer And Pad IC5-3(111.525mm,31.492mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-3(111.525mm,31.492mm) on Top Layer And Pad IC5-4(111.525mm,31.992mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad IC5-3(111.525mm,31.492mm) on Top Layer And Pad IC5-5(110.863mm,32.155mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC5-4(111.525mm,31.992mm) on Top Layer And Pad IC5-5(110.863mm,32.155mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-5(110.863mm,32.155mm) on Top Layer And Pad IC5-6(110.363mm,32.155mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-6(110.363mm,32.155mm) on Top Layer And Pad IC5-7(109.863mm,32.155mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC5-7(109.863mm,32.155mm) on Top Layer And Pad IC5-8(109.201mm,31.992mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad IC5-7(109.863mm,32.155mm) on Top Layer And Pad IC5-9(109.201mm,31.492mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC5-8(109.201mm,31.992mm) on Top Layer And Pad IC5-9(109.201mm,31.492mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-1(97.682mm,20.636mm) on Top Layer And Pad J1-2(98.331mm,20.594mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-2(98.331mm,20.594mm) on Top Layer And Pad J1-3(98.979mm,20.551mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-3(98.979mm,20.551mm) on Top Layer And Pad J1-4(99.628mm,20.509mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-4(99.628mm,20.509mm) on Top Layer And Pad J1-5(100.277mm,20.466mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad L1-1(129.117mm,24.638mm) on Top Layer And Pad L1-2(130.217mm,24.638mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad L2-1(135.086mm,24.638mm) on Top Layer And Pad L2-2(136.186mm,24.638mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED1-1(128.69mm,33.114mm) on Top Layer And Pad LED1-2(128.69mm,32.164mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED1-3(130.39mm,32.164mm) on Top Layer And Pad LED1-4(130.39mm,33.114mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LPF1-1(132.065mm,25.323mm) on Top Layer And Pad LPF1-2(132.715mm,25.323mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LPF1-2(132.715mm,25.323mm) on Top Layer And Pad LPF1-3(133.365mm,25.323mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LPF1-5(133.365mm,23.953mm) on Top Layer And Pad LPF1-6(132.715mm,23.953mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LPF1-6(132.715mm,23.953mm) on Top Layer And Pad LPF1-7(132.065mm,23.953mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad Q1-1(115.966mm,29.652mm) on Top Layer And Pad Q2-1(116.189mm,30.927mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad R14-1(68.834mm,30.302mm) on Top Layer And Pad R15-2(68.834mm,31.293mm) on Top Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad Y2-1(126.738mm,28.789mm) on Top Layer And Pad Y2-4(125.738mm,28.789mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad Y2-2(126.738mm,30.139mm) on Top Layer And Pad Y2-3(125.738mm,30.139mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
Rule Violations :74

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (116.189mm,29.977mm) on Top Overlay And Pad Q1-1(115.966mm,29.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Arc (116.866mm,29.652mm) on Top Overlay And Pad R11-1(117.602mm,29.921mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (127.388mm,28.764mm) on Top Overlay And Pad Y2-1(126.738mm,28.789mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (127.388mm,28.764mm) on Top Overlay And Pad Y2-1(126.738mm,28.789mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (128.165mm,33.914mm) on Top Overlay And Pad LED1-1(128.69mm,33.114mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Arc (131.415mm,25.563mm) on Top Overlay And Pad LPF1-1(132.065mm,25.323mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Arc (64.541mm,25.061mm) on Bottom Overlay And Pad VR1-1(64.5mm,25.986mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Arc (70.637mm,25.061mm) on Bottom Overlay And Pad VR2-1(70.596mm,25.986mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (97.744mm,21.584mm) on Top Overlay And Pad J1-1(97.682mm,20.636mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (97.744mm,21.584mm) on Top Overlay And Pad J1-1(97.682mm,20.636mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C10-1(126.238mm,17.196mm) on Top Layer And Text "SB7" (125.095mm,15.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C10-1(126.238mm,17.196mm) on Top Layer And Track (125.984mm,17.78mm)(126.492mm,17.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C10-2(126.238mm,18.364mm) on Top Layer And Text "FB1" (123.952mm,18.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C10-2(126.238mm,18.364mm) on Top Layer And Track (125.984mm,17.78mm)(126.492mm,17.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(114.224mm,24.511mm) on Top Layer And Track (113.984mm,24.114mm)(115.784mm,24.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C1-1(114.224mm,24.511mm) on Top Layer And Track (114.808mm,24.257mm)(114.808mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C11-1(118.999mm,28.753mm) on Top Layer And Track (118.745mm,29.337mm)(119.253mm,29.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C11-2(118.999mm,29.921mm) on Top Layer And Text "L3" (118.745mm,30.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C11-2(118.999mm,29.921mm) on Top Layer And Track (118.745mm,29.337mm)(119.253mm,29.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(115.392mm,24.511mm) on Top Layer And Track (113.984mm,24.114mm)(115.784mm,24.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C1-2(115.392mm,24.511mm) on Top Layer And Track (114.808mm,24.257mm)(114.808mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C12-1(121.793mm,18.237mm) on Top Layer And Track (121.539mm,17.653mm)(122.047mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C12-2(121.793mm,17.069mm) on Top Layer And Track (121.539mm,17.653mm)(122.047mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C13-1(128.143mm,22.047mm) on Top Layer And Track (127.889mm,21.463mm)(128.397mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C13-2(128.143mm,20.879mm) on Top Layer And Text "C13" (127.381mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C13-2(128.143mm,20.879mm) on Top Layer And Track (127.889mm,21.463mm)(128.397mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C14-1(128.524mm,27.381mm) on Top Layer And Track (128.27mm,26.797mm)(128.778mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C14-2(128.524mm,26.213mm) on Top Layer And Track (128.27mm,26.797mm)(128.778mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C15-1(127.381mm,27.381mm) on Top Layer And Text "C15" (126.873mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C15-1(127.381mm,27.381mm) on Top Layer And Track (127.127mm,26.797mm)(127.635mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C15-2(127.381mm,26.213mm) on Top Layer And Text "C15" (126.873mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C15-2(127.381mm,26.213mm) on Top Layer And Track (127.127mm,26.797mm)(127.635mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C16-1(75.692mm,32.334mm) on Top Layer And Track (75.438mm,31.75mm)(75.946mm,31.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C16-2(75.692mm,31.166mm) on Top Layer And Text "C16" (76.073mm,28.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C16-2(75.692mm,31.166mm) on Top Layer And Track (75.438mm,31.75mm)(75.946mm,31.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-1(76.835mm,32.334mm) on Top Layer And Text "POGO_PIN1" (77.364mm,32.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C17-1(76.835mm,32.334mm) on Top Layer And Track (76.581mm,31.75mm)(77.089mm,31.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C17-2(76.835mm,31.166mm) on Top Layer And Text "C17" (77.216mm,28.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C17-2(76.835mm,31.166mm) on Top Layer And Track (76.581mm,31.75mm)(77.089mm,31.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C18-1(74.117mm,28.448mm) on Top Layer And Track (73.533mm,28.194mm)(73.533mm,28.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C18-2(72.949mm,28.448mm) on Top Layer And Track (73.533mm,28.194mm)(73.533mm,28.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C19-1(67.564mm,30.302mm) on Top Layer And Track (67.31mm,29.718mm)(67.818mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad C19-2(67.564mm,29.134mm) on Top Layer And Text "C19" (67.183mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C19-2(67.564mm,29.134mm) on Top Layer And Track (67.31mm,29.718mm)(67.818mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C20-1(67.564mm,31.293mm) on Top Layer And Track (67.31mm,31.877mm)(67.818mm,31.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C20-2(67.564mm,32.461mm) on Top Layer And Text "C20" (66.929mm,33.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C20-2(67.564mm,32.461mm) on Top Layer And Track (67.31mm,31.877mm)(67.818mm,31.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C2-1(114.046mm,19.888mm) on Top Layer And Text "C2" (113.538mm,18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C2-1(114.046mm,19.888mm) on Top Layer And Track (113.792mm,19.304mm)(114.3mm,19.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad C21-1(67.564mm,27.508mm) on Top Layer And Text "C19" (67.183mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C21-1(67.564mm,27.508mm) on Top Layer And Track (67.31mm,26.924mm)(67.818mm,26.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C21-2(67.564mm,26.34mm) on Top Layer And Track (67.31mm,26.924mm)(67.818mm,26.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C2-2(114.046mm,18.72mm) on Top Layer And Text "C2" (113.538mm,18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C2-2(114.046mm,18.72mm) on Top Layer And Track (113.792mm,19.304mm)(114.3mm,19.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C22-1(108.585mm,29.159mm) on Top Layer And Track (108.331mm,28.575mm)(108.839mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C22-2(108.585mm,27.991mm) on Top Layer And Track (108.331mm,28.575mm)(108.839mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C23-1(109.601mm,29.159mm) on Top Layer And Track (109.347mm,28.575mm)(109.855mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C23-2(109.601mm,27.991mm) on Top Layer And Track (109.347mm,28.575mm)(109.855mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C24-1(94.92mm,29.718mm) on Top Layer And Track (95.504mm,29.464mm)(95.504mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C24-2(96.088mm,29.718mm) on Top Layer And Track (95.504mm,29.464mm)(95.504mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C25-1(98.552mm,24.257mm) on Top Layer And Track (97.968mm,24.003mm)(97.968mm,24.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C25-2(97.384mm,24.257mm) on Top Layer And Track (97.968mm,24.003mm)(97.968mm,24.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C26-1(97.384mm,25.273mm) on Top Layer And Track (97.968mm,25.019mm)(97.968mm,25.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C26-2(98.552mm,25.273mm) on Top Layer And Track (97.968mm,25.019mm)(97.968mm,25.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C27-1(88.265mm,28.336mm) on Top Layer And Track (88.011mm,27.752mm)(88.519mm,27.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C27-1(88.265mm,28.336mm) on Top Layer And Track (88.808mm,26.786mm)(88.808mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C27-2(88.265mm,27.168mm) on Top Layer And Track (88.011mm,27.752mm)(88.519mm,27.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C27-2(88.265mm,27.168mm) on Top Layer And Track (88.808mm,26.786mm)(88.808mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad C28-1(87.122mm,28.336mm) on Top Layer And Track (86.579mm,26.786mm)(86.579mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C28-1(87.122mm,28.336mm) on Top Layer And Track (86.868mm,27.752mm)(87.376mm,27.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad C28-2(87.122mm,27.168mm) on Top Layer And Track (86.579mm,26.786mm)(86.579mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C28-2(87.122mm,27.168mm) on Top Layer And Track (86.868mm,27.752mm)(87.376mm,27.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C29-1(84.582mm,27.229mm) on Top Layer And Track (84.328mm,27.813mm)(84.836mm,27.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C29-2(84.582mm,28.397mm) on Top Layer And Track (84.328mm,27.813mm)(84.836mm,27.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C30-1(90.373mm,21.59mm) on Top Layer And Track (89.789mm,21.336mm)(89.789mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C30-2(89.205mm,21.59mm) on Top Layer And Track (89.789mm,21.336mm)(89.789mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C3-1(114.046mm,16.688mm) on Top Layer And Text "C3" (113.538mm,16.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C3-1(114.046mm,16.688mm) on Top Layer And Track (113.792mm,17.272mm)(114.3mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C31-1(90.297mm,23.825mm) on Top Layer And Track (90.043mm,23.241mm)(90.551mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C31-2(90.297mm,22.657mm) on Top Layer And Track (90.043mm,23.241mm)(90.551mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C3-2(114.046mm,17.856mm) on Top Layer And Text "C3" (113.538mm,16.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C3-2(114.046mm,17.856mm) on Top Layer And Track (113.792mm,17.272mm)(114.3mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C4-1(129.032mm,22.527mm) on Top Layer And Text "C4" (129.54mm,20.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C5-1(130.302mm,22.527mm) on Top Layer And Text "C5" (130.683mm,20.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C6-1(135.001mm,22.527mm) on Top Layer And Text "C6" (133.858mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C7-1(136.271mm,22.527mm) on Top Layer And Text "C7" (136.271mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C8-1(123.698mm,29.388mm) on Top Layer And Track (123.444mm,29.972mm)(123.952mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C8-2(123.698mm,30.556mm) on Top Layer And Track (123.444mm,29.972mm)(123.952mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C9-1(118.948mm,18.923mm) on Top Layer And Track (118.364mm,18.669mm)(118.364mm,19.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C9-2(117.78mm,18.923mm) on Top Layer And Track (118.364mm,18.669mm)(118.364mm,19.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad D1-1(59.125mm,32.544mm) on Multi-Layer And Track (60.205mm,30.244mm)(60.205mm,32.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D1-2(56.585mm,32.544mm) on Multi-Layer And Track (55.505mm,30.244mm)(55.505mm,35.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FB1-1(123.025mm,18.034mm) on Top Layer And Track (123.825mm,17.734mm)(123.825mm,18.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad FB1-2(124.625mm,18.034mm) on Top Layer And Text "FB1" (123.952mm,18.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FB1-2(124.625mm,18.034mm) on Top Layer And Track (123.825mm,17.734mm)(123.825mm,18.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(111.694mm,25.761mm) on Top Layer And Track (109.282mm,24.811mm)(112.206mm,24.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(111.694mm,25.761mm) on Top Layer And Track (112.344mm,25.161mm)(112.344mm,26.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-2(110.744mm,25.761mm) on Top Layer And Track (109.282mm,24.811mm)(112.206mm,24.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-3(109.794mm,25.761mm) on Top Layer And Track (109.282mm,24.811mm)(112.206mm,24.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-4(109.794mm,23.261mm) on Top Layer And Track (109.282mm,24.211mm)(112.206mm,24.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-5(110.744mm,23.261mm) on Top Layer And Track (109.282mm,24.211mm)(112.206mm,24.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-6(111.694mm,23.261mm) on Top Layer And Track (109.282mm,24.211mm)(112.206mm,24.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad IC2-10(123.797mm,20.172mm) on Top Layer And Text "FB1" (123.952mm,18.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad IC2-11(124.297mm,20.172mm) on Top Layer And Text "FB1" (123.952mm,18.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad IC2-12(124.797mm,20.172mm) on Top Layer And Text "FB1" (123.952mm,18.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad IC2-22(125.497mm,25.372mm) on Top Layer And Text "C15" (126.873mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad IC2-23(125.497mm,25.872mm) on Top Layer And Text "C15" (126.873mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad IC2-24(125.497mm,26.372mm) on Top Layer And Text "C15" (126.873mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-1(72.075mm,29.865mm) on Top Layer And Track (71.525mm,29.29mm)(71.525mm,30.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-1(72.075mm,29.865mm) on Top Layer And Track (71.55mm,30.79mm)(74.5mm,30.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-2(73.025mm,29.865mm) on Top Layer And Track (71.55mm,30.79mm)(74.5mm,30.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-3(73.975mm,29.865mm) on Top Layer And Track (71.55mm,30.79mm)(74.5mm,30.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-4(73.975mm,32.365mm) on Top Layer And Track (71.55mm,31.44mm)(74.5mm,31.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-5(72.075mm,32.365mm) on Top Layer And Track (71.55mm,31.44mm)(74.5mm,31.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-1(66.167mm,32.43mm) on Top Layer And Track (61.812mm,31.318mm)(66.712mm,31.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-1(66.167mm,32.43mm) on Top Layer And Track (66.842mm,31.668mm)(66.842mm,33.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-2(64.897mm,32.43mm) on Top Layer And Track (61.812mm,31.318mm)(66.712mm,31.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-3(63.627mm,32.43mm) on Top Layer And Track (61.812mm,31.318mm)(66.712mm,31.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-4(62.357mm,32.43mm) on Top Layer And Track (61.812mm,31.318mm)(66.712mm,31.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-5(62.357mm,27.006mm) on Top Layer And Track (61.812mm,28.118mm)(66.712mm,28.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC4-5(62.357mm,27.006mm) on Top Layer And Track (62.092mm,25.873mm)(63.892mm,25.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-6(63.627mm,27.006mm) on Top Layer And Track (61.812mm,28.118mm)(66.712mm,28.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad IC4-6(63.627mm,27.006mm) on Top Layer And Track (62.092mm,25.873mm)(63.892mm,25.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-7(64.897mm,27.006mm) on Top Layer And Track (61.812mm,28.118mm)(66.712mm,28.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC4-7(64.897mm,27.006mm) on Top Layer And Track (64.378mm,25.873mm)(66.178mm,25.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-8(66.167mm,27.006mm) on Top Layer And Track (61.812mm,28.118mm)(66.712mm,28.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC4-8(66.167mm,27.006mm) on Top Layer And Track (64.378mm,25.873mm)(66.178mm,25.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad IC5-5(110.863mm,32.155mm) on Top Layer And Text "IC5" (109.601mm,32.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad IC5-6(110.363mm,32.155mm) on Top Layer And Text "IC5" (109.601mm,32.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad IC5-7(109.863mm,32.155mm) on Top Layer And Text "IC5" (109.601mm,32.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-1(95.93mm,27.957mm) on Top Layer And Track (91.48mm,26.869mm)(96.48mm,26.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC6-1(95.93mm,27.957mm) on Top Layer And Track (96.505mm,27.219mm)(96.505mm,28.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad IC6-10(93.33mm,22.081mm) on Top Layer And Text "J1" (93.345mm,20.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-10(93.33mm,22.081mm) on Top Layer And Track (91.48mm,23.169mm)(96.48mm,23.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad IC6-11(93.98mm,22.081mm) on Top Layer And Text "J1" (93.345mm,20.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-11(93.98mm,22.081mm) on Top Layer And Track (91.48mm,23.169mm)(96.48mm,23.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad IC6-12(94.63mm,22.081mm) on Top Layer And Text "J1" (93.345mm,20.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-12(94.63mm,22.081mm) on Top Layer And Track (91.48mm,23.169mm)(96.48mm,23.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-13(95.28mm,22.081mm) on Top Layer And Track (91.48mm,23.169mm)(96.48mm,23.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-14(95.93mm,22.081mm) on Top Layer And Track (91.48mm,23.169mm)(96.48mm,23.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-2(95.28mm,27.957mm) on Top Layer And Track (91.48mm,26.869mm)(96.48mm,26.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-3(94.63mm,27.957mm) on Top Layer And Track (91.48mm,26.869mm)(96.48mm,26.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-4(93.98mm,27.957mm) on Top Layer And Track (91.48mm,26.869mm)(96.48mm,26.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-5(93.33mm,27.957mm) on Top Layer And Track (91.48mm,26.869mm)(96.48mm,26.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-6(92.68mm,27.957mm) on Top Layer And Track (91.48mm,26.869mm)(96.48mm,26.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-7(92.03mm,27.957mm) on Top Layer And Track (91.48mm,26.869mm)(96.48mm,26.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-8(92.03mm,22.081mm) on Top Layer And Track (91.48mm,23.169mm)(96.48mm,23.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC6-9(92.68mm,22.081mm) on Top Layer And Track (91.48mm,23.169mm)(96.48mm,23.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-MP2(103.383mm,17.407mm) on Top Layer And Text "SB3" (104.394mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad L1-1(129.117mm,24.638mm) on Top Layer And Track (129.667mm,24.488mm)(129.667mm,24.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad L1-2(130.217mm,24.638mm) on Top Layer And Track (129.667mm,24.488mm)(129.667mm,24.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad L2-1(135.086mm,24.638mm) on Top Layer And Track (135.636mm,24.488mm)(135.636mm,24.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad L2-2(136.186mm,24.638mm) on Top Layer And Track (135.636mm,24.488mm)(135.636mm,24.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-1(120.766mm,29.972mm) on Top Layer And Text "L3" (118.745mm,30.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad L3-1(120.766mm,29.972mm) on Top Layer And Track (121.666mm,29.447mm)(121.666mm,30.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad L3-2(122.566mm,29.972mm) on Top Layer And Track (121.666mm,29.447mm)(121.666mm,30.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad L3-2(122.566mm,29.972mm) on Top Layer And Track (123.444mm,29.972mm)(123.952mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-1(128.69mm,33.114mm) on Top Layer And Text "LED1" (128.651mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-4(130.39mm,33.114mm) on Top Layer And Text "LED1" (128.651mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad LPF1-1(132.065mm,25.323mm) on Top Layer And Text "LPF1" (131.318mm,25.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LPF1-1(132.065mm,25.323mm) on Top Layer And Track (131.699mm,24.003mm)(131.699mm,25.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LPF1-1(132.065mm,25.323mm) on Top Layer And Track (131.699mm,25.273mm)(133.699mm,25.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad LPF1-2(132.715mm,25.323mm) on Top Layer And Text "LPF1" (131.318mm,25.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LPF1-2(132.715mm,25.323mm) on Top Layer And Track (131.699mm,25.273mm)(133.699mm,25.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad LPF1-3(133.365mm,25.323mm) on Top Layer And Text "LPF1" (131.318mm,25.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LPF1-3(133.365mm,25.323mm) on Top Layer And Track (131.699mm,25.273mm)(133.699mm,25.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LPF1-3(133.365mm,25.323mm) on Top Layer And Track (133.731mm,24.023mm)(133.731mm,25.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LPF1-4(133.715mm,24.638mm) on Top Layer And Track (133.731mm,24.023mm)(133.731mm,25.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LPF1-5(133.365mm,23.953mm) on Top Layer And Track (131.699mm,24.003mm)(133.699mm,24.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LPF1-5(133.365mm,23.953mm) on Top Layer And Track (133.731mm,24.023mm)(133.731mm,25.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LPF1-6(132.715mm,23.953mm) on Top Layer And Track (131.699mm,24.003mm)(133.699mm,24.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LPF1-7(132.065mm,23.953mm) on Top Layer And Track (131.699mm,24.003mm)(131.699mm,25.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LPF1-7(132.065mm,23.953mm) on Top Layer And Track (131.699mm,24.003mm)(133.699mm,24.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LPF1-8(131.715mm,24.638mm) on Top Layer And Track (131.699mm,24.003mm)(131.699mm,25.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad POGO_PIN1-1(80.569mm,30.667mm) on Top Layer And Text "POGO_PIN1" (77.364mm,32.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad POGO_PIN3-1(92.569mm,30.667mm) on Top Layer And Text "POGO_PIN3" (88.646mm,32.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad Q1-2(114.666mm,29.652mm) on Top Layer And Text "Q1" (113.03mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Q1-2(114.666mm,29.652mm) on Top Layer And Track (114.539mm,30.417mm)(114.539mm,31.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Q1-2(114.666mm,29.652mm) on Top Layer And Track (114.539mm,30.417mm)(115.354mm,30.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad Q2-2(116.189mm,32.827mm) on Top Layer And Track (117.002mm,31.612mm)(117.002mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R1-1(115.468mm,21.336mm) on Top Layer And Track (113.984mm,20.736mm)(115.784mm,20.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R1-1(115.468mm,21.336mm) on Top Layer And Track (113.984mm,21.825mm)(115.784mm,21.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R1-1(115.468mm,21.336mm) on Top Layer And Track (113.984mm,21.936mm)(115.784mm,21.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R11-1(117.602mm,29.921mm) on Top Layer And Track (117.002mm,28.437mm)(117.002mm,30.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R11-1(117.602mm,29.921mm) on Top Layer And Track (118.202mm,28.437mm)(118.202mm,30.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R11-2(117.602mm,28.753mm) on Top Layer And Text "R11" (117.856mm,26.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R11-2(117.602mm,28.753mm) on Top Layer And Track (117.002mm,28.437mm)(117.002mm,30.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R11-2(117.602mm,28.753mm) on Top Layer And Track (118.202mm,28.437mm)(118.202mm,30.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R1-2(114.3mm,21.336mm) on Top Layer And Track (113.984mm,20.736mm)(115.784mm,20.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R1-2(114.3mm,21.336mm) on Top Layer And Track (113.984mm,21.825mm)(115.784mm,21.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R1-2(114.3mm,21.336mm) on Top Layer And Track (113.984mm,21.936mm)(115.784mm,21.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R12-1(118.872mm,31.928mm) on Top Layer And Track (118.272mm,31.612mm)(118.272mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R12-1(118.872mm,31.928mm) on Top Layer And Track (119.472mm,31.612mm)(119.472mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad R12-2(118.872mm,33.096mm) on Top Layer And Text "R12" (118.491mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R12-2(118.872mm,33.096mm) on Top Layer And Track (118.272mm,31.612mm)(118.272mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R12-2(118.872mm,33.096mm) on Top Layer And Track (119.472mm,31.612mm)(119.472mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R13-1(117.602mm,31.928mm) on Top Layer And Track (117.002mm,31.612mm)(117.002mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R13-1(117.602mm,31.928mm) on Top Layer And Track (118.202mm,31.612mm)(118.202mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad R13-2(117.602mm,33.096mm) on Top Layer And Text "R13" (116.078mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R13-2(117.602mm,33.096mm) on Top Layer And Track (117.002mm,31.612mm)(117.002mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R13-2(117.602mm,33.096mm) on Top Layer And Track (118.202mm,31.612mm)(118.202mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R14-1(68.834mm,30.302mm) on Top Layer And Track (68.234mm,28.818mm)(68.234mm,30.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R14-1(68.834mm,30.302mm) on Top Layer And Track (69.434mm,28.818mm)(69.434mm,30.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad R14-2(68.834mm,29.134mm) on Top Layer And Text "C19" (67.183mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R14-2(68.834mm,29.134mm) on Top Layer And Track (68.234mm,28.818mm)(68.234mm,30.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R14-2(68.834mm,29.134mm) on Top Layer And Track (69.434mm,28.818mm)(69.434mm,30.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad R15-1(68.834mm,32.461mm) on Top Layer And Text "C20" (66.929mm,33.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R15-1(68.834mm,32.461mm) on Top Layer And Track (68.234mm,30.977mm)(68.234mm,32.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R15-1(68.834mm,32.461mm) on Top Layer And Track (69.434mm,30.977mm)(69.434mm,32.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R15-2(68.834mm,31.293mm) on Top Layer And Track (68.234mm,30.977mm)(68.234mm,32.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R15-2(68.834mm,31.293mm) on Top Layer And Track (69.434mm,30.977mm)(69.434mm,32.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R16-1(64.694mm,25.273mm) on Top Layer And Track (64.378mm,24.673mm)(66.178mm,24.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R16-1(64.694mm,25.273mm) on Top Layer And Track (64.378mm,25.873mm)(66.178mm,25.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R16-2(65.862mm,25.273mm) on Top Layer And Track (64.378mm,24.673mm)(66.178mm,24.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R16-2(65.862mm,25.273mm) on Top Layer And Track (64.378mm,25.873mm)(66.178mm,25.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R17-1(62.408mm,25.273mm) on Top Layer And Track (62.092mm,24.673mm)(63.892mm,24.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R17-1(62.408mm,25.273mm) on Top Layer And Track (62.092mm,25.873mm)(63.892mm,25.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R17-2(63.576mm,25.273mm) on Top Layer And Track (62.092mm,24.673mm)(63.892mm,24.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R17-2(63.576mm,25.273mm) on Top Layer And Track (62.092mm,25.873mm)(63.892mm,25.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R18-1(52.578mm,22.174mm) on Top Layer And Track (51.978mm,20.69mm)(51.978mm,22.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R18-1(52.578mm,22.174mm) on Top Layer And Track (53.178mm,20.69mm)(53.178mm,22.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R18-2(52.578mm,21.006mm) on Top Layer And Track (51.978mm,20.69mm)(51.978mm,22.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R18-2(52.578mm,21.006mm) on Top Layer And Track (53.178mm,20.69mm)(53.178mm,22.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R19-1(85.979mm,28.27mm) on Top Layer And Track (85.379mm,26.786mm)(85.379mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R19-1(85.979mm,28.27mm) on Top Layer And Track (86.579mm,26.786mm)(86.579mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R19-2(85.979mm,27.102mm) on Top Layer And Track (85.379mm,26.786mm)(85.379mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R19-2(85.979mm,27.102mm) on Top Layer And Track (86.579mm,26.786mm)(86.579mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R20-1(89.408mm,27.102mm) on Top Layer And Track (88.808mm,26.786mm)(88.808mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R20-1(89.408mm,27.102mm) on Top Layer And Track (90.008mm,26.786mm)(90.008mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R20-2(89.408mm,28.27mm) on Top Layer And Track (88.808mm,26.786mm)(88.808mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R20-2(89.408mm,28.27mm) on Top Layer And Track (90.008mm,26.786mm)(90.008mm,28.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R2-1(115.468mm,22.425mm) on Top Layer And Track (113.984mm,21.825mm)(115.784mm,21.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R2-1(115.468mm,22.425mm) on Top Layer And Track (113.984mm,21.936mm)(115.784mm,21.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R2-1(115.468mm,22.425mm) on Top Layer And Track (113.984mm,22.914mm)(115.784mm,22.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R2-1(115.468mm,22.425mm) on Top Layer And Track (113.984mm,23.025mm)(115.784mm,23.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad R21-1(90.297mm,26.111mm) on Top Layer And Text "R21" (89.697mm,24.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R21-1(90.297mm,26.111mm) on Top Layer And Track (89.697mm,24.627mm)(89.697mm,26.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R21-1(90.297mm,26.111mm) on Top Layer And Track (90.897mm,24.627mm)(90.897mm,26.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad R21-2(90.297mm,24.943mm) on Top Layer And Text "R21" (89.697mm,24.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R21-2(90.297mm,24.943mm) on Top Layer And Track (89.697mm,24.627mm)(89.697mm,26.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R21-2(90.297mm,24.943mm) on Top Layer And Track (90.897mm,24.627mm)(90.897mm,26.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R2-2(114.3mm,22.425mm) on Top Layer And Track (113.984mm,21.825mm)(115.784mm,21.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R2-2(114.3mm,22.425mm) on Top Layer And Track (113.984mm,21.936mm)(115.784mm,21.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R2-2(114.3mm,22.425mm) on Top Layer And Track (113.984mm,22.914mm)(115.784mm,22.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R2-2(114.3mm,22.425mm) on Top Layer And Track (113.984mm,23.025mm)(115.784mm,23.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R3-1(115.468mm,23.514mm) on Top Layer And Track (113.984mm,22.914mm)(115.784mm,22.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R3-1(115.468mm,23.514mm) on Top Layer And Track (113.984mm,23.025mm)(115.784mm,23.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R3-1(115.468mm,23.514mm) on Top Layer And Track (113.984mm,24.114mm)(115.784mm,24.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R3-2(114.3mm,23.514mm) on Top Layer And Track (113.984mm,22.914mm)(115.784mm,22.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R3-2(114.3mm,23.514mm) on Top Layer And Track (113.984mm,23.025mm)(115.784mm,23.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R3-2(114.3mm,23.514mm) on Top Layer And Track (113.984mm,24.114mm)(115.784mm,24.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R5-1(110.998mm,29.159mm) on Top Layer And Track (110.398mm,27.675mm)(110.398mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad R5-1(110.998mm,29.159mm) on Top Layer And Track (111.541mm,27.675mm)(111.541mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R5-1(110.998mm,29.159mm) on Top Layer And Track (111.598mm,27.675mm)(111.598mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R5-2(110.998mm,27.991mm) on Top Layer And Track (110.398mm,27.675mm)(110.398mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad R5-2(110.998mm,27.991mm) on Top Layer And Track (111.541mm,27.675mm)(111.541mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R5-2(110.998mm,27.991mm) on Top Layer And Track (111.598mm,27.675mm)(111.598mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R6-1(112.141mm,29.159mm) on Top Layer And Track (111.541mm,27.675mm)(111.541mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad R6-1(112.141mm,29.159mm) on Top Layer And Track (111.598mm,27.675mm)(111.598mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R6-1(112.141mm,29.159mm) on Top Layer And Track (112.741mm,27.675mm)(112.741mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R6-2(112.141mm,27.991mm) on Top Layer And Track (111.541mm,27.675mm)(111.541mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad R6-2(112.141mm,27.991mm) on Top Layer And Track (111.598mm,27.675mm)(111.598mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R6-2(112.141mm,27.991mm) on Top Layer And Track (112.741mm,27.675mm)(112.741mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R7-1(120.523mm,17.069mm) on Top Layer And Track (119.923mm,16.753mm)(119.923mm,18.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R7-1(120.523mm,17.069mm) on Top Layer And Track (121.123mm,16.753mm)(121.123mm,18.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R7-2(120.523mm,18.237mm) on Top Layer And Track (119.923mm,16.753mm)(119.923mm,18.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R7-2(120.523mm,18.237mm) on Top Layer And Track (121.123mm,16.753mm)(121.123mm,18.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R8-1(132.08mm,33.096mm) on Top Layer And Track (131.48mm,31.612mm)(131.48mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R8-1(132.08mm,33.096mm) on Top Layer And Track (132.68mm,31.612mm)(132.68mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R8-2(132.08mm,31.928mm) on Top Layer And Track (131.48mm,31.612mm)(131.48mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R8-2(132.08mm,31.928mm) on Top Layer And Track (132.68mm,31.612mm)(132.68mm,33.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R9-1(128.448mm,30.861mm) on Top Layer And Track (128.132mm,30.261mm)(129.932mm,30.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R9-1(128.448mm,30.861mm) on Top Layer And Track (128.132mm,31.461mm)(129.932mm,31.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R9-2(129.616mm,30.861mm) on Top Layer And Track (128.132mm,30.261mm)(129.932mm,30.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R9-2(129.616mm,30.861mm) on Top Layer And Track (128.132mm,31.461mm)(129.932mm,31.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad SB2-2(106.998mm,18.923mm) on Top Layer And Text "SB2" (104.394mm,18.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad SB3-2(106.998mm,17.018mm) on Top Layer And Text "SB3" (104.394mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad SB7-1(122.746mm,16.256mm) on Top Layer And Text "C12" (120.269mm,15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VR1-1(64.5mm,25.986mm) on Bottom Layer And Track (65.3mm,25.786mm)(65.3mm,29.586mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VR1-3(62.5mm,25.986mm) on Bottom Layer And Track (61.7mm,25.786mm)(61.7mm,29.586mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VR2-1(70.596mm,25.986mm) on Bottom Layer And Track (71.396mm,25.786mm)(71.396mm,29.586mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VR2-3(68.596mm,25.986mm) on Bottom Layer And Track (67.796mm,25.786mm)(67.796mm,29.586mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad Y1-1(115.824mm,19.538mm) on Top Layer And Text "Y1" (116.967mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Y1-1(115.824mm,19.538mm) on Top Layer And Track (115.074mm,17.788mm)(115.074mm,18.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad Y1-1(115.824mm,19.538mm) on Top Layer And Track (116.574mm,17.788mm)(116.574mm,18.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Y1-2(115.824mm,17.038mm) on Top Layer And Track (115.074mm,17.788mm)(115.074mm,18.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Y1-2(115.824mm,17.038mm) on Top Layer And Track (116.574mm,17.788mm)(116.574mm,18.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
Rule Violations :287

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Arc (128.165mm,33.914mm) on Top Overlay And Text "LED1" (128.651mm,33.655mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Arc (131.415mm,25.563mm) on Top Overlay And Text "LPF1" (131.318mm,25.908mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C1" (116.205mm,24.13mm) on Top Overlay And Text "R3" (116.205mm,22.987mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "C1" (116.205mm,24.13mm) on Top Overlay And Track (113.984mm,24.114mm)(115.784mm,24.114mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C10" (127.635mm,17.018mm) on Top Overlay And Text "SB7" (125.095mm,15.875mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "C10" (127.635mm,17.018mm) on Top Overlay And Track (125.984mm,17.78mm)(126.492mm,17.78mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C12" (120.269mm,15.621mm) on Top Overlay And Track (121.123mm,16.753mm)(121.123mm,18.553mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C13" (127.381mm,19.558mm) on Top Overlay And Text "C4" (129.54mm,20.701mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "C14" (129.921mm,25.781mm) on Top Overlay And Track (128.27mm,26.797mm)(128.778mm,26.797mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "C15" (126.873mm,25.654mm) on Top Overlay And Track (127.127mm,26.797mm)(127.635mm,26.797mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C16" (76.073mm,28.702mm) on Top Overlay And Text "C17" (77.216mm,28.702mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C19" (67.183mm,27.94mm) on Top Overlay And Text "C21" (68.961mm,25.908mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C19" (67.183mm,27.94mm) on Top Overlay And Track (68.234mm,28.818mm)(68.234mm,30.618mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "C19" (67.183mm,27.94mm) on Top Overlay And Track (69.434mm,28.818mm)(69.434mm,30.618mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C2" (113.538mm,18.415mm) on Top Overlay And Text "SB4" (113.284mm,20.066mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "C2" (113.538mm,18.415mm) on Top Overlay And Track (113.792mm,19.304mm)(114.3mm,19.304mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (66.929mm,33.02mm) on Top Overlay And Track (66.842mm,31.668mm)(66.842mm,33.193mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "C20" (66.929mm,33.02mm) on Top Overlay And Track (68.234mm,30.977mm)(68.234mm,32.777mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C21" (68.961mm,25.908mm) on Top Overlay And Text "R16" (66.548mm,24.765mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "C21" (68.961mm,25.908mm) on Top Overlay And Track (67.31mm,26.924mm)(67.818mm,26.924mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C22" (105.664mm,25.781mm) on Top Overlay And Text "C23" (106.807mm,25.781mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C23" (106.807mm,25.781mm) on Top Overlay And Text "R5" (107.95mm,25.908mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C25" (99.187mm,23.876mm) on Top Overlay And Text "C26" (99.187mm,25.019mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C27" (82.677mm,26.797mm) on Top Overlay And Text "C28" (81.534mm,26.797mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C27" (82.677mm,26.797mm) on Top Overlay And Text "R20" (83.82mm,26.797mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C28" (81.534mm,26.797mm) on Top Overlay And Text "R19" (80.391mm,26.924mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C29" (79.248mm,26.797mm) on Top Overlay And Text "R19" (80.391mm,26.924mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "C3" (113.538mm,16.637mm) on Top Overlay And Track (113.792mm,17.272mm)(114.3mm,17.272mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "C30" (88.773mm,20.193mm) on Top Overlay And Track (89.789mm,21.336mm)(89.789mm,21.844mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "C31" (89.662mm,22.352mm) on Top Overlay And Track (90.043mm,23.241mm)(90.551mm,23.241mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C4" (129.54mm,20.701mm) on Top Overlay And Text "C5" (130.683mm,20.701mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "C9" (117.094mm,17.526mm) on Top Overlay And Track (118.364mm,18.669mm)(118.364mm,19.177mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "IC4" (59.69mm,28.702mm) on Top Overlay And Track (61.812mm,28.118mm)(61.812mm,31.318mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "L3" (118.745mm,30.48mm) on Top Overlay And Track (119.472mm,31.612mm)(119.472mm,33.412mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "LED1" (128.651mm,33.655mm) on Top Overlay And Track (131.48mm,31.612mm)(131.48mm,33.412mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "POGO_PIN2" (86.188mm,33.274mm) on Top Overlay And Text "POGO_PIN3" (88.646mm,32.258mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "Q1" (113.03mm,29.591mm) on Top Overlay And Track (112.741mm,27.675mm)(112.741mm,29.475mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "Q2" (112.903mm,32.766mm) on Top Overlay And Track (114.539mm,32.677mm)(114.539mm,33.337mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "Q2" (112.903mm,32.766mm) on Top Overlay And Track (114.539mm,33.337mm)(115.354mm,33.337mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R1" (116.205mm,20.701mm) on Top Overlay And Text "R2" (116.205mm,21.844mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R1" (116.205mm,20.701mm) on Top Overlay And Text "Y1" (116.967mm,19.558mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R1" (116.205mm,20.701mm) on Top Overlay And Track (113.984mm,20.736mm)(115.784mm,20.736mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "R11" (117.856mm,26.67mm) on Top Overlay And Track (117.002mm,28.437mm)(117.002mm,30.237mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R11" (117.856mm,26.67mm) on Top Overlay And Track (118.202mm,28.437mm)(118.202mm,30.237mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "R12" (118.491mm,33.655mm) on Top Overlay And Track (118.202mm,31.612mm)(118.202mm,33.412mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "R12" (118.491mm,33.655mm) on Top Overlay And Track (118.272mm,31.612mm)(118.272mm,33.412mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.254mm) Between Text "R12" (118.491mm,33.655mm) on Top Overlay And Track (119.472mm,31.612mm)(119.472mm,33.412mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.254mm) Between Text "R13" (116.078mm,33.655mm) on Top Overlay And Track (117.002mm,31.612mm)(117.002mm,33.412mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "R13" (116.078mm,33.655mm) on Top Overlay And Track (118.202mm,31.612mm)(118.202mm,33.412mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R14" (70.739mm,28.702mm) on Top Overlay And Text "R15" (70.739mm,30.988mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R16" (66.548mm,24.765mm) on Top Overlay And Track (64.378mm,24.673mm)(66.178mm,24.673mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R2" (116.205mm,21.844mm) on Top Overlay And Text "R3" (116.205mm,22.987mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R2" (116.205mm,21.844mm) on Top Overlay And Track (113.984mm,21.825mm)(115.784mm,21.825mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R2" (116.205mm,21.844mm) on Top Overlay And Track (113.984mm,21.936mm)(115.784mm,21.936mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (89.697mm,24.627mm) on Top Overlay And Track (89.697mm,24.627mm)(89.697mm,26.427mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "R3" (116.205mm,22.987mm) on Top Overlay And Track (113.984mm,22.914mm)(115.784mm,22.914mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R3" (116.205mm,22.987mm) on Top Overlay And Track (113.984mm,23.025mm)(115.784mm,23.025mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R5" (107.95mm,25.908mm) on Top Overlay And Text "R6" (109.093mm,25.908mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R7" (119.634mm,17.018mm) on Top Overlay And Track (119.923mm,16.753mm)(119.923mm,18.553mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R8" (133.731mm,32.004mm) on Top Overlay And Track (132.68mm,31.612mm)(132.68mm,33.412mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R9" (130.302mm,30.353mm) on Top Overlay And Track (128.132mm,30.261mm)(129.932mm,30.261mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
Rule Violations :61

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 422
Waived Violations : 0
Time Elapsed        : 00:00:01