Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Fri Jun 10 20:17:16 2016
| Host             : XHDCBALAKR30 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file yuv_filter_power_routed.rpt -pb yuv_filter_power_summary_routed.pb -rpx yuv_filter_power_routed.rpx
| Design           : yuv_filter
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.133  |
| Dynamic (W)              | 0.014  |
| Device Static (W)        | 0.118  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.5   |
| Junction Temperature (C) | 26.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.000 |        3 |       --- |             --- |
| Slice Logic             |     0.002 |     1791 |       --- |             --- |
|   LUT as Logic          |     0.002 |      705 |     53200 |            1.33 |
|   CARRY4                |    <0.001 |      129 |     13300 |            0.97 |
|   Register              |    <0.001 |      617 |    106400 |            0.58 |
|   LUT as Shift Register |    <0.001 |       68 |     17400 |            0.39 |
|   Others                |     0.000 |       76 |       --- |             --- |
| Signals                 |     0.003 |     1456 |       --- |             --- |
| DSPs                    |     0.009 |       12 |       220 |            5.45 |
| Static Power            |     0.118 |          |           |                 |
| Total                   |     0.133 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.022 |       0.014 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| yuv_filter                                             |     0.014 |
|   U_scale_channel_U                                    |    <0.001 |
|     U_FIFO_yuv_filter_U_scale_channel_ram              |    <0.001 |
|   V_scale_channel_U                                    |    <0.001 |
|     U_FIFO_yuv_filter_V_scale_channel_ram              |    <0.001 |
|   Y_scale_channel_U                                    |    <0.001 |
|     U_FIFO_yuv_filter_Y_scale_channel_ram              |    <0.001 |
|   p_scale_channels_ch1_U                               |    <0.001 |
|     U_FIFO_yuv_filter_p_scale_channels_ch1_ram         |    <0.001 |
|   p_scale_channels_ch2_U                               |    <0.001 |
|     U_FIFO_yuv_filter_p_scale_channels_ch2_ram         |    <0.001 |
|   p_scale_channels_ch3_U                               |    <0.001 |
|     U_FIFO_yuv_filter_p_scale_channels_ch3_ram         |    <0.001 |
|   p_scale_height_U                                     |    <0.001 |
|     U_FIFO_yuv_filter_p_scale_height_ram               |    <0.001 |
|   p_scale_width_U                                      |    <0.001 |
|     U_FIFO_yuv_filter_p_scale_width_ram                |    <0.001 |
|   p_yuv_channels_ch1_U                                 |    <0.001 |
|     U_FIFO_yuv_filter_p_yuv_channels_ch1_ram           |    <0.001 |
|   p_yuv_channels_ch2_U                                 |    <0.001 |
|     U_FIFO_yuv_filter_p_yuv_channels_ch2_ram           |    <0.001 |
|   p_yuv_channels_ch3_U                                 |    <0.001 |
|     U_FIFO_yuv_filter_p_yuv_channels_ch3_ram           |    <0.001 |
|   p_yuv_height_U                                       |    <0.001 |
|     U_FIFO_yuv_filter_p_yuv_height_ram                 |    <0.001 |
|   p_yuv_width_U                                        |    <0.001 |
|     U_FIFO_yuv_filter_p_yuv_width_ram                  |    <0.001 |
|   yuv_filter_rgb2yuv11_U0                              |     0.008 |
|     yuv_filter_mac_muladd_6ns_8ns_8ns_13_1_U0          |    <0.001 |
|       yuv_filter_mac_muladd_6ns_8ns_8ns_13_1_DSP48_0_U |    <0.001 |
|     yuv_filter_mac_muladd_7s_8ns_9ns_15_1_U5           |     0.001 |
|       yuv_filter_mac_muladd_7s_8ns_9ns_15_1_DSP48_4_U  |     0.001 |
|     yuv_filter_mac_muladd_8ns_8ns_9ns_15_1_U3          |    <0.001 |
|       yuv_filter_mac_muladd_8ns_8ns_9ns_15_1_DSP48_3_U |    <0.001 |
|     yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U2          |     0.001 |
|       yuv_filter_mac_muladd_8s_8ns_16ns_16_1_DSP48_2_U |     0.001 |
|     yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U4          |     0.001 |
|       yuv_filter_mac_muladd_8s_8ns_16ns_16_1_DSP48_2_U |     0.001 |
|   yuv_filter_yuv2rgb_U0                                |     0.005 |
|     yuv_filter_mac_muladd_10ns_8s_18s_18_1_U39         |     0.001 |
|       yuv_filter_mac_muladd_10ns_8s_18s_18_1_DSP48_7_U |     0.001 |
|     yuv_filter_mac_muladd_8s_8s_17ns_17_1_U37          |     0.001 |
|       yuv_filter_mac_muladd_8s_8s_17ns_17_1_DSP48_5_U  |     0.001 |
|   yuv_filter_yuv_scale_U0                              |    <0.001 |
+--------------------------------------------------------+-----------+


