<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>snn_infer</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>23611</Best-caseLatency>
            <Average-caseLatency>23611</Average-caseLatency>
            <Worst-caseLatency>23611</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.236 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.236 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.236 ms</Worst-caseRealTimeLatency>
            <Interval-min>23612</Interval-min>
            <Interval-max>23612</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>20</BRAM_18K>
            <DSP>3</DSP>
            <FF>1808</FF>
            <LUT>3094</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>snn_infer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>snn_infer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>snn_infer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>snn_infer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>snn_infer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>snn_infer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>snn_infer</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>229</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>238</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>247</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>256</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_3_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>265</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_4_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>274</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_5_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>283</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_6_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>292</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_7_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>301</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_8_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310</InstName>
                    <ModuleName>snn_infer_Pipeline_VITIS_LOOP_20_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>310</ID>
                    <BindInstances>add_ln20_fu_108_p2 p_ZL13model_weights_9_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_2</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_21</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_22</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_23</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_24</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_25</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_26</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_27</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_7_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_28</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_8_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer_Pipeline_VITIS_LOOP_20_29</Name>
            <Loops>
                <VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359</Best-caseLatency>
                    <Average-caseLatency>2359</Average-caseLatency>
                    <Worst-caseLatency>2359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_20_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2357</Latency>
                        <AbsoluteTimeLatency>23.570 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>148</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_108_p2" SOURCE="neuron_core.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL13model_weights_9_U" SOURCE="" URAM="0" VARIABLE="p_ZL13model_weights_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_infer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23611</Best-caseLatency>
                    <Average-caseLatency>23611</Average-caseLatency>
                    <Worst-caseLatency>23611</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.236 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.236 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.236 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23612</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1808</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3094</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_r_address0">10, , </column>
                    <column name="input_r_q0">32, , </column>
                    <column name="output_r_address0">4, , </column>
                    <column name="output_r_d0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, float const *</column>
                    <column name="output">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset, </column>
                    <column name="input">input_r_ce0, port, , </column>
                    <column name="input">input_r_q0, port, , </column>
                    <column name="output">output_r_address0, port, offset, </column>
                    <column name="output">output_r_ce0, port, , </column>
                    <column name="output">output_r_we0, port, , </column>
                    <column name="output">output_r_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="interface" location="neuron_core.cpp:8" status="valid" parentFunction="snn_infer" variable="input" isDirective="0" options="mode=ap_memory port=input"/>
        <Pragma type="interface" location="neuron_core.cpp:9" status="valid" parentFunction="snn_infer" variable="output" isDirective="0" options="mode=ap_memory port=output"/>
        <Pragma type="interface" location="neuron_core.cpp:10" status="valid" parentFunction="snn_infer" variable="return" isDirective="0" options="mode=ap_ctrl_hs port=return"/>
        <Pragma type="array_partition" location="neuron_core.cpp:12" status="valid" parentFunction="snn_infer" variable="model_weights" isDirective="0" options="variable=model_weights complete dim=1"/>
        <Pragma type="unroll" location="neuron_core.cpp:16" status="valid" parentFunction="snn_infer" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="neuron_core.cpp:21" status="valid" parentFunction="snn_infer" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

