{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742480263942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742480263942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 10:17:43 2025 " "Processing started: Thu Mar 20 10:17:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742480263942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1742480263942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1742480263942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1742480264619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1742480264619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/20js32/CPU_Project/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273849 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus.v(63) " "Verilog HDL information at Bus.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1742480273853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/20js32/CPU_Project/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/20js32/CPU_Project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "DataPath_tb.v" "" { Text "C:/Users/20js32/CPU_Project/DataPath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/20js32/CPU_Project/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "C:/Users/20js32/CPU_Project/and32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "C:/Users/20js32/CPU_Project/or32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.v 1 1 " "Found 1 design units, including 1 entities, in source file not32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.v" "" { Text "C:/Users/20js32/CPU_Project/not32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 3 3 " "Found 3 design units, including 3 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit_adder " "Found entity 1: cla_4bit_adder" {  } { { "add32.v" "" { Text "C:/Users/20js32/CPU_Project/add32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273903 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_16bit_adder " "Found entity 2: cla_16bit_adder" {  } { { "add32.v" "" { Text "C:/Users/20js32/CPU_Project/add32.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273903 ""} { "Info" "ISGN_ENTITY_NAME" "3 add32 " "Found entity 3: add32" {  } { { "add32.v" "" { Text "C:/Users/20js32/CPU_Project/add32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul32.v 1 1 " "Found 1 design units, including 1 entities, in source file mul32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul32 " "Found entity 1: mul32" {  } { { "mul32.v" "" { Text "C:/Users/20js32/CPU_Project/mul32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg.v 1 1 " "Found 1 design units, including 1 entities, in source file neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg " "Found entity 1: neg" {  } { { "neg.v" "" { Text "C:/Users/20js32/CPU_Project/neg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/20js32/CPU_Project/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.v 1 1 " "Found 1 design units, including 1 entities, in source file div32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.v" "" { Text "C:/Users/20js32/CPU_Project/div32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 rol32.v(6) " "Verilog HDL Expression warning at rol32.v(6): truncated literal to match 5 bits" {  } { { "rol32.v" "" { Text "C:/Users/20js32/CPU_Project/rol32.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1742480273930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.v 1 1 " "Found 1 design units, including 1 entities, in source file rol32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "rol32.v" "" { Text "C:/Users/20js32/CPU_Project/rol32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ror32.v(6) " "Verilog HDL Expression warning at ror32.v(6): truncated literal to match 5 bits" {  } { { "ror32.v" "" { Text "C:/Users/20js32/CPU_Project/ror32.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1742480273935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.v 1 1 " "Found 1 design units, including 1 entities, in source file ror32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "ror32.v" "" { Text "C:/Users/20js32/CPU_Project/ror32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.v 1 1 " "Found 1 design units, including 1 entities, in source file shl32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl32 " "Found entity 1: shl32" {  } { { "shl32.v" "" { Text "C:/Users/20js32/CPU_Project/shl32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.v 1 1 " "Found 1 design units, including 1 entities, in source file shr32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr32 " "Found entity 1: shr32" {  } { { "shr32.v" "" { Text "C:/Users/20js32/CPU_Project/shr32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra32.v 1 1 " "Found 1 design units, including 1 entities, in source file shra32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra32 " "Found entity 1: shra32" {  } { { "shra32.v" "" { Text "C:/Users/20js32/CPU_Project/shra32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub32 " "Found entity 1: sub32" {  } { { "sub32.v" "" { Text "C:/Users/20js32/CPU_Project/sub32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport.v 1 1 " "Found 1 design units, including 1 entities, in source file inport.v" { { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Found entity 1: InPort" {  } { { "InPort.v" "" { Text "C:/Users/20js32/CPU_Project/InPort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/20js32/CPU_Project/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1port " "Found entity 1: ram_1port" {  } { { "ram_1port.v" "" { Text "C:/Users/20js32/CPU_Project/ram_1port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_lib.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_lib " "Found entity 1: ram_lib" {  } { { "ram_lib.v" "" { Text "C:/Users/20js32/CPU_Project/ram_lib.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/Users/20js32/CPU_Project/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480273999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480273999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_r0.v 1 1 " "Found 1 design units, including 1 entities, in source file register_r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_R0 " "Found entity 1: register_R0" {  } { { "register_R0.v" "" { Text "C:/Users/20js32/CPU_Project/register_R0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480274006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480274006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(8) " "Verilog HDL information at pc.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "pc.v" "" { Text "C:/Users/20js32/CPU_Project/pc.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1742480274010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/20js32/CPU_Project/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480274012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742480274012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortout DataPath.v(182) " "Verilog HDL Implicit Net warning at DataPath.v(182): created implicit net for \"InPortout\"" {  } { { "DataPath.v" "" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1742480274013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1742480274087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_R0 register_R0:R0 " "Elaborating entity \"register_R0\" for hierarchy \"register_R0:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742480274123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R1 " "Elaborating entity \"register\" for hierarchy \"register:R1\"" {  } { { "DataPath.v" "R1" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742480274128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InPort InPort:In_port " "Elaborating entity \"InPort\" for hierarchy \"InPort:In_port\"" {  } { { "DataPath.v" "In_port" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742480274141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:MDR_Mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:MDR_Mux\"" {  } { { "DataPath.v" "MDR_Mux" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742480274144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "DataPath.v" "ram" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742480274148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "DataPath.v" "PC" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742480274153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode select_encode:selectEncode " "Elaborating entity \"select_encode\" for hierarchy \"select_encode:selectEncode\"" {  } { { "DataPath.v" "selectEncode" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1742480274157 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R0 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R0\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "select_encode.v(41) " "Constant driver at select_encode.v(41)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 41 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R1 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R1\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R2 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R2\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R3 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R3\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R4 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R4\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R5 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R5\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R6 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R6\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R7 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R7\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R8 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R8\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R9 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R9\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R10 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R10\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R11 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R11\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R12 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R12\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R13 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R13\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R14 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R14\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "R15 select_encode.v(65) " "Can't resolve multiple constant drivers for net \"R15\" at select_encode.v(65)" {  } { { "select_encode.v" "" { Text "C:/Users/20js32/CPU_Project/select_encode.v" 65 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1742480274161 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "select_encode:selectEncode " "Can't elaborate user hierarchy \"select_encode:selectEncode\"" {  } { { "DataPath.v" "selectEncode" { Text "C:/Users/20js32/CPU_Project/DataPath.v" 118 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1742480274162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/20js32/CPU_Project/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/20js32/CPU_Project/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1742480274200 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 18 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 18 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742480274212 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 20 10:17:54 2025 " "Processing ended: Thu Mar 20 10:17:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742480274212 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742480274212 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742480274212 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1742480274212 ""}
