
hpeesofsim (*) 600.shp Apr  3 2024, MINT version 5
    (64-bit windows built: Wed Apr 03, 2024 19:25:42 +0000)


***** Simulation started at Sat Dec  7 13:41:19 2024
      Running on host: "LAPTOP-SDMPAGSO"
      In Directory: "C:\ADS\RRAM_Project\data"
      Process ID: 29804

Processing VAMS source 'C:/ADS/RRAM_Project/RRAM_Project_lib/%R%R%A%M_%Cell/veriloga/veriloga.va'
 compiled source cache is valid
Analog module platform compile:
    [1] amswork.RRAM (valid object cache, no platform compile required)
    Analog module design library exists, no link required.

8 spare nodes and 8 spare devices are removed.
The details can be found in file 'C:\ADS\RRAM_Project\data\RRAM_Array_single_data\spare_removal.txt'.

Warning detected by hpeesofsim in topology check during circuit set up.
    Number of nodes with only one device attached (topology corrected): 8
    Topology correction added to 8 branches



TRAN Tran1[1] <RRAM_Project_lib:RRAM_Array_single:schematic>   time=(0 s->1.8 ms)


Resource usage:
  Total stopwatch time     =     8.93 seconds.

