!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/Users/tristen-macbook/Documents/CS240LX-spr22/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	/p5.9.20221009.0/
$(ALL_OBJS)	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^$(ALL_OBJS): $(DEPS) $/;"	t
$(BUILD_DIR)/%.d	libunix/staff-rules.mk	/^$(BUILD_DIR)\/%.d: %.S $(DEPS)$/;"	t
$(BUILD_DIR)/%.d	libunix/staff-rules.mk	/^$(BUILD_DIR)\/%.d: %.c $(DEPS)$/;"	t
$(BUILD_DIR)/%.d	libunix/staff-rules.mk	/^$(BUILD_DIR)\/%.d: ;$/;"	t
$(BUILD_DIR)/%.o	libunix/staff-rules.mk	/^$(BUILD_DIR)\/%.o : %.S $(BUILD_DIR)\/%.d$/;"	t
$(BUILD_DIR)/%.o	libunix/staff-rules.mk	/^$(BUILD_DIR)\/%.o : %.c $(BUILD_DIR)\/%.d$/;"	t
$(LPP)/staff-start-fp.o	libpi/manifest.mk	/^$(LPP)\/staff-start-fp.o: $(LPP)\/fp-objs\/staff-start.o$/;"	t
$(LPP)/staff-start.o	libpi/manifest.mk	/^$(LPP)\/staff-start.o: $(LPP)\/objs\/staff-start.o$/;"	t
$(NAME)	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^$(NAME): $(ALL_OBJS) $(LIBUNIX) $/;"	t
$(OBJS)	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^$(OBJS): $(DEPS)$/;"	t
$(OBJS)	labs/15-stepper-motor/alex-code/Makefile	/^$(OBJS): $(DEPS)$/;"	t
$(SUBDIRS)	Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/1-dynamic-code-gen/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/1-dynamic-code-gen/code/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/10-i2c-accel/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/11-memcheck-trap/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/14-reloc-bootloader/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/16-eraser/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/17-i2s/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/18-ptag/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/2-ir/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/3-digital-analyzer/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/3-digital-analyzer/code/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/4-ws2812b/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/5-malloc+gc/1-malloc/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/5-malloc+gc/2-ckalloc/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/5-malloc+gc/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/6-debug-alloc/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/7-mem-protection/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/8-i2c-adc/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/9-memcheck-stat/Makefile	/^$(SUBDIRS): force$/;"	t
$(SUBDIRS)	labs/Makefile	/^$(SUBDIRS): force$/;"	t
$(TARGET)	libpi/libm/Makefile	/^$(TARGET): $(LIB_OBJS)  $(DEPS)$/;"	t
$(TARGET)	libunix/staff-rules.mk	/^$(TARGET): $(OBJS)  $(DEPS)$/;"	t
$(TOP).bin	fpga/upduino/rules.mk	/^$(TOP).bin: $(TOP).asc$/;"	t
$(TOP).json	fpga/upduino/rules.mk	/^$(TOP).json: $(WRAP) $(SRC)$/;"	t
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1661$245": {$/;"	o	object:modules.SB_RAM40_4K.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1661$245_Y": {$/;"	o	object:modules.SB_RAM40_4K.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1663$246": {$/;"	o	object:modules.SB_RAM40_4K.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1663$246_Y": {$/;"	o	object:modules.SB_RAM40_4K.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1669$247": {$/;"	o	object:modules.SB_RAM40_4K.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1669$247_Y": {$/;"	o	object:modules.SB_RAM40_4K.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1673$248": {$/;"	o	object:modules.SB_RAM40_4K.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1673$248_Y": {$/;"	o	object:modules.SB_RAM40_4K.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1797$249": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1797$249_Y": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1799$250": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1799$250_Y": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1805$251": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1805$251_Y": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1809$252": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1809$252_Y": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1933$253": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1933$253_Y": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1935$254": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1935$254_Y": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1941$255": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1941$255_Y": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1945$256": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1945$256_Y": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2069$257": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2069$257_Y": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2071$258": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2071$258_Y": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2077$259": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2077$259_Y": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2081$260": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260_Y	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$logic_and$\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2081$260_Y": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
$specify$100	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$100": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$specify$101	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$101": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$specify$102	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$102": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$specify$103	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$103": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$specify$104	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$104": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$specify$105	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$105": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$specify$106	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$106": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$specify$107	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$107": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
$specify$108	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$108": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$specify$109	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$109": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$specify$110	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$110": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$specify$111	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$111": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$specify$112	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$112": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$specify$113	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$113": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$specify$114	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$114": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$specify$115	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$115": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$specify$116	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$116": {$/;"	o	object:modules.SB_RAM40_4KNW.cells
$specify$117	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$117": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$specify$118	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$118": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$specify$119	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$119": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$specify$120	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$120": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$specify$121	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$121": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$specify$122	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$122": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$specify$123	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$123": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$specify$124	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$124": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$specify$125	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$125": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells
$specify$126	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$126": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$127	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$127": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$128	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$128": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$129	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$129": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$130	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$130": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$131	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$131": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$132	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$132": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$133	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$133": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$134	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$134": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$135	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$135": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$136	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$136": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$137	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$137": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$138	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$138": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$139	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$139": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$140	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$140": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$141	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$141": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$142	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$142": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$143	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$143": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$144	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$144": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$145	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$145": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$146	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$146": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$147	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$147": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$148	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$148": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$149	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$149": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$150	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$150": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$151	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$151": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$152	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$152": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$153	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$153": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$154	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$154": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$155	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$155": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$156	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$156": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$157	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$157": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$158	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$158": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$159	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$159": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$160	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$160": {$/;"	o	object:modules.ICESTORM_LC.cells
$specify$90	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$90": {$/;"	o	object:modules.SB_RAM40_4K.cells
$specify$91	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$91": {$/;"	o	object:modules.SB_RAM40_4K.cells
$specify$92	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$92": {$/;"	o	object:modules.SB_RAM40_4K.cells
$specify$93	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$93": {$/;"	o	object:modules.SB_RAM40_4K.cells
$specify$94	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$94": {$/;"	o	object:modules.SB_RAM40_4K.cells
$specify$95	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$95": {$/;"	o	object:modules.SB_RAM40_4K.cells
$specify$96	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$96": {$/;"	o	object:modules.SB_RAM40_4K.cells
$specify$97	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$97": {$/;"	o	object:modules.SB_RAM40_4K.cells
$specify$98	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$98": {$/;"	o	object:modules.SB_RAM40_4K.cells
$specify$99	labs/12-verilog-blink/code/0-light/led_top.json	/^        "$specify$99": {$/;"	o	object:modules.SB_RAM40_4KNR.cells
%.bin	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^%.bin: %.list$/;"	t
%.bin	labs/15-stepper-motor/alex-code/Makefile	/^%.bin: %.list$/;"	t
%.d	labs/18-ptag/ptag-linker/Makefile	/^%.d: %.c$/;"	t
%.elf	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^%.elf: $(MEMMAP) $(OBJS) $(DEPS) $/;"	t
%.elf	labs/15-stepper-motor/alex-code/Makefile	/^%.elf: %.o $(OBJS) $(MEMMAP) $(DEPS) $/;"	t
%.elf	labs/7-mem-protection/code/Makefile	/^%.elf: %.o $(MEMMAP) $(LINK_OBJS) $(DEPS) $/;"	t
%.list	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^%.list: %.elf$/;"	t
%.list	labs/15-stepper-motor/alex-code/Makefile	/^%.list: %.elf$/;"	t
%.list	labs/7-mem-protection/code/Makefile	/^%.list: %.elf$/;"	t
%.o	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^%.o: %.S$/;"	t
%.o	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^%.o: %.c $(DEPS)$/;"	t
%.o	labs/15-stepper-motor/alex-code/Makefile	/^%.o: %.S$/;"	t
%.o	labs/15-stepper-motor/alex-code/Makefile	/^%.o: %.c $(DEPS)$/;"	t
%.o	labs/18-ptag/ptag-linker/Makefile	/^%.o: %.c $(DEPS)$/;"	t
.bss	labs/20-d/code/board/raspi1ap/link.ld	/^    .bss : {$/;"	S
.bss	labs/20-d/code/board/raspi3b/link.ld	/^    .bss : {$/;"	S
.bss	labs/20-d/code/board/raspi4b/link.ld	/^    .bss : {$/;"	S
.c.o	libpi/libm/Makefile	/^.c.o: $(DEPS)$/;"	t
.data	labs/20-d/code/board/raspi1ap/link.ld	/^    .data : { $/;"	S
.data	labs/20-d/code/board/raspi3b/link.ld	/^    .data : { $/;"	S
.data	labs/20-d/code/board/raspi4b/link.ld	/^    .data : { $/;"	S
.rodata	labs/20-d/code/board/raspi1ap/link.ld	/^    .rodata : {$/;"	S
.rodata	labs/20-d/code/board/raspi3b/link.ld	/^    .rodata : {$/;"	S
.rodata	labs/20-d/code/board/raspi4b/link.ld	/^    .rodata : {$/;"	S
.text	labs/20-d/code/board/raspi1ap/link.ld	/^    .text 0x8000 :  { $/;"	S
.text	labs/20-d/code/board/raspi3b/link.ld	/^    .text 0x80000 :  { $/;"	S
.text	labs/20-d/code/board/raspi4b/link.ld	/^    .text 0x80000 :  { $/;"	S
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 20 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 20 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 20 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 20 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.connections.A
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 19 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 19 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 19 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 19 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.connections.B
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "CURREN": [ "1" ],$/;"	s	array:modules.top.cells.rgb.connections.CURREN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$137.connections.DAT
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 10 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$128.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 10 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$131.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 10 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$134.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 10 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$136.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$127.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$130.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$133.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$135.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$137.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$138.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 12 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$126.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 12 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$129.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 12 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$132.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$92.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$93.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$101.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$102.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$119.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$120.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$110.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$111.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$139.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$140.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$141.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$142.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 3 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$143.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 3 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$144.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 3 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$145.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 3 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$146.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$95.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$97.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$104.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$106.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$122.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$124.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$113.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$115.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 4 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$147.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 4 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$148.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 4 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$149.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 4 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$150.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 5 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$151.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 5 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$152.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 5 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$153.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 5 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$154.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 8 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$155.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 8 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$156.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 9 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$157.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 9 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$158.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 9 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$159.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 9 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$160.connections.DST
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$139.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$140.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$141.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$142.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$143.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$144.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$145.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$146.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$147.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$148.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$149.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$150.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$151.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$152.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$153.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$154.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$155.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$156.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$157.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$158.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$159.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$160.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$92.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$93.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$95.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$97.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$101.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$102.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$104.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$106.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$119.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$120.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$122.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$124.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$110.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$111.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$113.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$115.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 78 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 78 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 78 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 78 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 79 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 79 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 79 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 79 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 80 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 80 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 80 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 80 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 81 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 81 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 81 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 81 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.DST_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$126.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$127.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$128.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$129.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$130.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$131.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$132.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$133.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$134.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$135.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$136.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$137.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.ICESTORM_LC.cells.$specify$138.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB0": [ 3 ],$/;"	n	array:modules.top.cells.rgb.connections.RGB0
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB0PWM": [ "x" ],$/;"	s	array:modules.top.cells.rgb.connections.RGB0PWM
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB1": [ 4 ],$/;"	n	array:modules.top.cells.rgb.connections.RGB1
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB1PWM": [ "x" ],$/;"	s	array:modules.top.cells.rgb.connections.RGB1PWM
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB2": [ 2 ],$/;"	n	array:modules.top.cells.rgb.connections.RGB2
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB2PWM": [ "1" ],$/;"	s	array:modules.top.cells.rgb.connections.RGB2PWM
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGBLEDEN": [ "1" ]$/;"	s	array:modules.top.cells.rgb.connections.RGBLEDEN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 18 ]$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 18 ]$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 18 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 18 ]$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 19 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$92.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 19 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$101.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 19 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$119.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 19 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$110.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 2 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$127.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 2 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$128.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 20 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$93.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 20 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$102.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 20 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$120.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 20 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$111.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 3 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$129.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 3 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$130.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 3 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$131.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 33 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$95.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$104.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$122.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$113.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 34 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$97.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$106.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$124.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$115.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 4 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$132.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 4 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$133.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 4 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$134.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 5 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$135.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 5 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$136.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 6 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$126.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$137.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$139.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$140.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$141.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$142.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$143.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$144.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$145.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$146.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$147.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$148.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$149.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$150.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$151.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$152.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$153.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$154.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$155.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$156.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$157.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$158.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$159.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.cells.$specify$160.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 9 ]$/;"	n	array:modules.ICESTORM_LC.cells.$specify$138.connections.SRC
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$139.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$140.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$141.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$142.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$143.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$144.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$145.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$146.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$147.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$148.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$149.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$150.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$151.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$152.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$153.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$154.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$155.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$156.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$157.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$158.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$159.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.ICESTORM_LC.cells.$specify$160.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$92.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$93.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$95.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4K.cells.$specify$97.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$101.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$102.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$104.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$106.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$119.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$120.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$122.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$124.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$110.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$111.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$113.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$115.connections.SRC_EN
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 78 ]$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 78 ]$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 78 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 78 ]$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 79 ]$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 79 ]$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 79 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 79 ]$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 80 ]$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 80 ]$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 80 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 80 ]$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 81 ]$/;"	n	array:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 81 ]$/;"	n	array:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 81 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 81 ]$/;"	n	array:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.connections.Y
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "0" ],$/;"	s	array:modules.top.netnames.top.rst.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "1" ]$/;"	s	array:modules.top.ports.spi_cs.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "1" ],$/;"	s	array:modules.top.netnames.led_r.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "1" ],$/;"	s	array:modules.top.netnames.spi_cs.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "1" ],$/;"	s	array:modules.top.netnames.top.led_r.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ]$/;"	s	array:modules.top.ports.serial_txd.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	s	array:modules.top.netnames.led_b.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	s	array:modules.top.netnames.led_g.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	s	array:modules.top.netnames.serial_txd.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	s	array:modules.top.netnames.top.led_b.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	s	array:modules.top.netnames.top.led_g.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	s	array:modules.top.netnames.top.tx.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.ICESTORM_LC.ports.LO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.SB_GB_IO.ports.D_OUT_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.SB_I2C.ports.SBADRI2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.SB_IO.ports.D_IN_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.SB_IO_I3C.ports.D_IN_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.SB_IO_OD.ports.DIN1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDDAT1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	n	array:modules.SB_SPI.ports.SBADRI2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.ICESTORM_LC.netnames.LO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.SB_GB_IO.netnames.D_OUT_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.SB_I2C.netnames.SBADRI2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.SB_IO.netnames.D_IN_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.SB_IO_I3C.netnames.D_IN_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.SB_IO_OD.netnames.DIN1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDDAT1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	n	array:modules.SB_SPI.netnames.SBADRI2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.ICESTORM_LC.ports.O.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.SB_GB_IO.ports.D_IN_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.SB_I2C.ports.SBADRI1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.SB_IO.ports.D_IN_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.SB_IO_I3C.ports.D_IN_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.SB_IO_OD.ports.DIN0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDDAT0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	n	array:modules.SB_SPI.ports.SBADRI1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.ICESTORM_LC.netnames.O.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.SB_GB_IO.netnames.D_IN_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.SB_I2C.netnames.SBADRI1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.SB_IO.netnames.D_IN_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.SB_IO_I3C.netnames.D_IN_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.SB_IO_OD.netnames.DIN0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDDAT0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	n	array:modules.SB_SPI.netnames.SBADRI1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 117 ]$/;"	n	array:modules.SB_MAC16.ports.CO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 117 ],$/;"	n	array:modules.SB_MAC16.netnames.CO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 118 ]$/;"	n	array:modules.SB_MAC16.ports.ACCUMCO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 118 ],$/;"	n	array:modules.SB_MAC16.netnames.ACCUMCO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 119 ]$/;"	n	array:modules.SB_MAC16.ports.SIGNEXTOUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 119 ],$/;"	n	array:modules.SB_MAC16.netnames.SIGNEXTOUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	n	array:modules.ICESTORM_LC.ports.COUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	n	array:modules.SB_GB_IO.ports.D_IN_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	n	array:modules.SB_HFOSC.ports.CLKHFPU.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	n	array:modules.SB_I2C.ports.SBADRI0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	n	array:modules.SB_IO_I3C.ports.PU_ENB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDADDR3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	n	array:modules.SB_SPI.ports.SBADRI0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	n	array:modules.ICESTORM_LC.netnames.COUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	n	array:modules.SB_GB_IO.netnames.D_IN_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	n	array:modules.SB_HFOSC.netnames.CLKHFPU.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	n	array:modules.SB_I2C.netnames.SBADRI0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	n	array:modules.SB_IO_I3C.netnames.PU_ENB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDADDR3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	n	array:modules.SB_SPI.netnames.SBADRI0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	n	array:modules.SB_HFOSC.ports.CLKHFEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	n	array:modules.SB_I2C.ports.SBDATI7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	n	array:modules.SB_IO_I3C.ports.WEAK_PU_ENB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDADDR2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	n	array:modules.SB_SPI.ports.SBDATI7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	n	array:modules.SB_HFOSC.netnames.CLKHFEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATI7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	n	array:modules.SB_IO_I3C.netnames.WEAK_PU_ENB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDADDR2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATI7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	n	array:modules.SB_HFOSC.ports.CLKHF.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	n	array:modules.SB_I2C.ports.SBDATI6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDADDR1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	n	array:modules.SB_SPI.ports.SBDATI6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	n	array:modules.SB_HFOSC.netnames.CLKHF.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATI6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDADDR1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATI6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	n	array:modules.SB_I2C.ports.SBDATI5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDADDR0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	n	array:modules.SB_SPI.ports.SBDATI5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATI5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDADDR0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATI5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	n	array:modules.SB_I2C.ports.SBDATI4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDDEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	n	array:modules.SB_SPI.ports.SBDATI4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATI4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDDEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.LOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATI4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	n	array:modules.SB_I2C.ports.SBDATI3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDEXE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	n	array:modules.SB_SPI.ports.SBDATI3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATI3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDEXE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.BYPASS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATI3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_I2C.ports.SBDATI2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDRST.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RCLKN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RCLKN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	n	array:modules.SB_SPI.ports.SBDATI2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATI2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDRST.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.RESETB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RCLKN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RCLKN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATI2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_I2C.ports.SBDATI1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.PWMOUT0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	n	array:modules.SB_SPI.ports.SBDATI1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATI1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.PWMOUT0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATI1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.ICESTORM_LC.ports.I0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_15.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_CARRY.ports.CO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFF.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFE.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFER.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFES.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFESR.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFESS.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFN.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFNE.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFNER.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFNES.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFNESR.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFNESS.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFNR.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFNS.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFNSR.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFNSS.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFR.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFS.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFSR.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_DFFSS.ports.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_FILTER_50NS.ports.FILTERIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_GB.ports.USER_SIGNAL_TO_GLOBAL_BUFFER.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_GB_IO.ports.PACKAGE_PIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_I2C.ports.SBCLKI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_IO.ports.PACKAGE_PIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_IO_I3C.ports.PACKAGE_PIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_IO_OD.ports.PACKAGEPIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDCS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_LED_DRV_CUR.ports.EN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_LFOSC.ports.CLKLFPU.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_LUT4.ports.O.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_MAC16.ports.CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.REFERENCECLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.PACKAGEPIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.PACKAGEPIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.REFERENCECLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.PACKAGEPIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_RGBA_DRV.ports.CURREN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_RGB_DRV.ports.RGBLEDEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_SPI.ports.SBCLKI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.SB_WARMBOOT.ports.BOOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	n	array:modules.top.ports.led_red.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.ICESTORM_LC.netnames.I0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_15.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_CARRY.netnames.CO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFF.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFE.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFER.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFES.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFESR.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFESS.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFN.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFNE.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFNER.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFNES.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFNESR.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFNESS.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFNR.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFNS.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFNSR.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFNSS.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFR.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFS.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFSR.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_DFFSS.netnames.Q.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_FILTER_50NS.netnames.FILTERIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_GB.netnames.USER_SIGNAL_TO_GLOBAL_BUFFER.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_GB_IO.netnames.PACKAGE_PIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_I2C.netnames.SBCLKI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_IO.netnames.PACKAGE_PIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_IO_I3C.netnames.PACKAGE_PIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_IO_OD.netnames.PACKAGEPIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDCS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_LED_DRV_CUR.netnames.EN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_LFOSC.netnames.CLKLFPU.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_LUT4.netnames.O.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_MAC16.netnames.CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.REFERENCECLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.PACKAGEPIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.PACKAGEPIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.REFERENCECLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.PACKAGEPIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_RGBA_DRV.netnames.CURREN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_RGB_DRV.netnames.RGBLEDEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_SPI.netnames.SBCLKI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.SB_WARMBOOT.netnames.BOOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	n	array:modules.top.netnames.led_red.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_I2C.ports.SBDATI0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.PWMOUT1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	n	array:modules.SB_SPI.ports.SBDATI0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATI0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.PWMOUT1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.SDO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATI0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	n	array:modules.SB_I2C.ports.SCLI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.PWMOUT2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	n	array:modules.SB_SPI.ports.MI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	n	array:modules.SB_I2C.netnames.SCLI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.PWMOUT2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.SDI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	n	array:modules.SB_SPI.netnames.MI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	n	array:modules.SB_I2C.ports.SDAI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDON.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	n	array:modules.SB_SPI.ports.SI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	n	array:modules.SB_I2C.netnames.SDAI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDON.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.SCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	n	array:modules.SB_SPI.netnames.SI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ]$/;"	n	array:modules.SB_I2C.ports.SBDATO7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ]$/;"	n	array:modules.SB_SPI.ports.SCKI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATO7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ],$/;"	n	array:modules.SB_SPI.netnames.SCKI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ]$/;"	n	array:modules.SB_I2C.ports.SBDATO6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ]$/;"	n	array:modules.SB_SPI.ports.SCSNI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATO6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ],$/;"	n	array:modules.SB_SPI.netnames.SCSNI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ]$/;"	n	array:modules.SB_I2C.ports.SBDATO5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ]$/;"	n	array:modules.SB_SPI.ports.SBDATO7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATO5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATO7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ]$/;"	n	array:modules.SB_I2C.ports.SBDATO4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ]$/;"	n	array:modules.SB_SPI.ports.SBDATO6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATO4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATO6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ]$/;"	n	array:modules.SB_I2C.ports.SBDATO3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ]$/;"	n	array:modules.SB_SPI.ports.SBDATO5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATO3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATO5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ]$/;"	n	array:modules.SB_I2C.ports.SBDATO2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ]$/;"	n	array:modules.SB_SPI.ports.SBDATO4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATO2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATO4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ]$/;"	n	array:modules.SB_I2C.ports.SBDATO1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ]$/;"	n	array:modules.SB_SPI.ports.SBDATO3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATO1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATO3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.ICESTORM_LC.ports.I1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_14.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_CARRY.ports.I0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFF.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFE.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFER.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFES.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFESR.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFESS.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFN.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFNE.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFNER.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFNES.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFNESR.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFNESS.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFNR.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFNS.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFNSR.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFNSS.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFR.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFS.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFSR.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_DFFSS.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_FILTER_50NS.ports.FILTEROUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_GB.ports.GLOBAL_BUFFER_OUTPUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_GB_IO.ports.GLOBAL_BUFFER_OUTPUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_I2C.ports.SBRWI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_IO.ports.LATCH_INPUT_VALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_IO_I3C.ports.LATCH_INPUT_VALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_IO_OD.ports.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_LED_DRV_CUR.ports.LEDPU.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_LFOSC.ports.CLKLFEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_LUT4.ports.I0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_MAC16.ports.CE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.PLLOUTCOREA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.PLLOUTCOREA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.PLLOUTCOREA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.PLLOUTCORE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.PLLOUTCORE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_RGBA_DRV.ports.RGBLEDEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_RGB_DRV.ports.RGB0PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_SPI.ports.SBRWI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.SB_WARMBOOT.ports.S1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	n	array:modules.top.ports.led_green.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.ICESTORM_LC.netnames.I1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_14.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_CARRY.netnames.I0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFF.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFE.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFER.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFES.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFESR.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFESS.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFN.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFNE.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFNER.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFNES.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFNESR.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFNESS.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFNR.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFNS.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFNSR.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFNSS.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFR.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFS.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFSR.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_DFFSS.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_FILTER_50NS.netnames.FILTEROUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_GB.netnames.GLOBAL_BUFFER_OUTPUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_GB_IO.netnames.GLOBAL_BUFFER_OUTPUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_I2C.netnames.SBRWI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_IO.netnames.LATCH_INPUT_VALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_IO_I3C.netnames.LATCH_INPUT_VALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_IO_OD.netnames.LATCHINPUTVALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_LED_DRV_CUR.netnames.LEDPU.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_LFOSC.netnames.CLKLFEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_LUT4.netnames.I0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_MAC16.netnames.CE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.PLLOUTCORE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.PLLOUTCORE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_RGBA_DRV.netnames.RGBLEDEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_RGB_DRV.netnames.RGB0PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_SPI.netnames.SBRWI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.SB_WARMBOOT.netnames.S1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	n	array:modules.top.netnames.led_green.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ]$/;"	n	array:modules.SB_I2C.ports.SBDATO0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ]$/;"	n	array:modules.SB_SPI.ports.SBDATO2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ],$/;"	n	array:modules.SB_I2C.netnames.SBDATO0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATO2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RADDR_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ]$/;"	n	array:modules.SB_I2C.ports.SBACKO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ]$/;"	n	array:modules.SB_SPI.ports.SBDATO1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RADDR_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ],$/;"	n	array:modules.SB_I2C.netnames.SBACKO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATO1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	n	array:modules.SB_I2C.ports.I2CIRQ.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WCLKN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WCLKN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	n	array:modules.SB_SPI.ports.SBDATO0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	n	array:modules.SB_I2C.netnames.I2CIRQ.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WCLKN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WCLKN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	n	array:modules.SB_SPI.netnames.SBDATO0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.MASKWREN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.MASKWREN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	n	array:modules.SB_I2C.ports.I2CWKUP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	n	array:modules.SB_SPI.ports.SBACKO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	n	array:modules.SB_I2C.netnames.I2CWKUP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WCLKE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	n	array:modules.SB_SPI.netnames.SBACKO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	n	array:modules.SB_I2C.ports.SCLO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	n	array:modules.SB_SPI.ports.SPIIRQ.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	n	array:modules.SB_I2C.netnames.SCLO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	n	array:modules.SB_SPI.netnames.SPIIRQ.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ]$/;"	n	array:modules.SB_I2C.ports.SCLOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ]$/;"	n	array:modules.SB_SPI.ports.SPIWKUP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ],$/;"	n	array:modules.SB_I2C.netnames.SCLOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ],$/;"	n	array:modules.SB_SPI.netnames.SPIWKUP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ]$/;"	n	array:modules.SB_I2C.ports.SDAO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ]$/;"	n	array:modules.SB_SPI.ports.SO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.WREN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ],$/;"	n	array:modules.SB_I2C.netnames.SDAO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ],$/;"	n	array:modules.SB_SPI.netnames.SO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.WREN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ]$/;"	n	array:modules.SB_I2C.ports.SDAOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ]$/;"	n	array:modules.SB_SPI.ports.SOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.CHIPSELECT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ],$/;"	n	array:modules.SB_I2C.netnames.SDAOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ],$/;"	n	array:modules.SB_SPI.netnames.SOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.CHIPSELECT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ]$/;"	n	array:modules.SB_SPI.ports.MO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.CLOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ],$/;"	n	array:modules.SB_SPI.netnames.MO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.CLOCK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ]$/;"	n	array:modules.SB_SPI.ports.MOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.STANDBY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ],$/;"	n	array:modules.SB_SPI.netnames.MOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.STANDBY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.ICESTORM_LC.ports.I2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_13.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_CARRY.ports.I1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFF.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFE.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFER.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFES.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFESR.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFESS.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFN.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFNE.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFNER.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFNES.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFNESR.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFNESS.ports.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFNR.ports.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFNS.ports.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFNSR.ports.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFNSS.ports.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFR.ports.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFS.ports.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFSR.ports.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_DFFSS.ports.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_GB_IO.ports.LATCH_INPUT_VALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_I2C.ports.SBSTBI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_IO.ports.CLOCK_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_IO_I3C.ports.CLOCK_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_IO_OD.ports.CLOCKENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDDAT7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_LFOSC.ports.CLKLF.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_LUT4.ports.I1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.PLLOUTGLOBALA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.PLLOUTGLOBALA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.PLLOUTGLOBALA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.PLLOUTGLOBAL.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.PLLOUTGLOBAL.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_RGBA_DRV.ports.RGB0PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_RGB_DRV.ports.RGB1PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_SPI.ports.SBSTBI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.SB_WARMBOOT.ports.S0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	n	array:modules.top.ports.led_blue.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.ICESTORM_LC.netnames.I2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_13.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_CARRY.netnames.I1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFF.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFE.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFER.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFES.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFESR.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFESS.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFN.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFNE.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFNER.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFNES.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFNESR.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFNESS.netnames.E.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFNR.netnames.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFNS.netnames.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFNSR.netnames.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFNSS.netnames.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFR.netnames.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFS.netnames.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFSR.netnames.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_DFFSS.netnames.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_GB_IO.netnames.LATCH_INPUT_VALUE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_I2C.netnames.SBSTBI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_IO.netnames.CLOCK_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_IO_I3C.netnames.CLOCK_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_IO_OD.netnames.CLOCKENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDDAT7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_LFOSC.netnames.CLKLF.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_LUT4.netnames.I1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.PLLOUTGLOBAL.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.PLLOUTGLOBAL.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_RGBA_DRV.netnames.RGB0PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_RGB_DRV.netnames.RGB1PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_SPI.netnames.SBSTBI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.SB_WARMBOOT.netnames.S0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	n	array:modules.top.netnames.led_blue.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ]$/;"	n	array:modules.SB_SPI.ports.SCKO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.SLEEP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ],$/;"	n	array:modules.SB_SPI.netnames.SCKO.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.SLEEP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ]$/;"	n	array:modules.SB_SPI.ports.SCKOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.POWEROFF.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ],$/;"	n	array:modules.SB_SPI.netnames.SCKOE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.POWEROFF.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42 ]$/;"	n	array:modules.SB_SPI.ports.MCSNO3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42 ],$/;"	n	array:modules.SB_SPI.netnames.MCSNO3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 43 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 43 ]$/;"	n	array:modules.SB_SPI.ports.MCSNO2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 43 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 43 ],$/;"	n	array:modules.SB_SPI.netnames.MCSNO2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 44 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 44 ]$/;"	n	array:modules.SB_SPI.ports.MCSNO1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 44 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 44 ],$/;"	n	array:modules.SB_SPI.netnames.MCSNO1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 45 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WADDR_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 45 ]$/;"	n	array:modules.SB_SPI.ports.MCSNO0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 45 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WADDR_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 45 ],$/;"	n	array:modules.SB_SPI.netnames.MCSNO0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_15.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46 ]$/;"	n	array:modules.SB_SPI.ports.MCSNOE3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_15.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46 ],$/;"	n	array:modules.SB_SPI.netnames.MCSNOE3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 47 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_14.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 47 ]$/;"	n	array:modules.SB_SPI.ports.MCSNOE2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 47 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_14.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 47 ],$/;"	n	array:modules.SB_SPI.netnames.MCSNOE2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 48 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_13.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 48 ]$/;"	n	array:modules.SB_SPI.ports.MCSNOE1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 48 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_13.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 48 ],$/;"	n	array:modules.SB_SPI.netnames.MCSNOE1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 49 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_12.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 49 ]$/;"	n	array:modules.SB_SPI.ports.MCSNOE0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 49 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_12.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 49 ],$/;"	n	array:modules.SB_SPI.netnames.MCSNOE0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.ICESTORM_LC.ports.I3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_12.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_CARRY.ports.CI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFE.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFER.ports.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFES.ports.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFESR.ports.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFESS.ports.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFNE.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFNER.ports.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFNES.ports.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFNESR.ports.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFNESS.ports.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFNR.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFNS.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFNSR.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFNSS.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFR.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFS.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFSR.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_DFFSS.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_GB_IO.ports.CLOCK_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_I2C.ports.SBADRI7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_IO.ports.INPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_IO_I3C.ports.INPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_IO_OD.ports.INPUTCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDDAT6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_LUT4.ports.I2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.PLLOUTCOREB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.PLLOUTCOREB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.PLLOUTCOREB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_RGBA_DRV.ports.RGB1PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_RGB_DRV.ports.RGB2PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.SB_SPI.ports.SBADRI7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	n	array:modules.top.ports.serial_rxd.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.ICESTORM_LC.netnames.I3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_12.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_CARRY.netnames.CI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFE.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFER.netnames.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFES.netnames.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFESR.netnames.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFESS.netnames.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFNE.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFNER.netnames.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFNES.netnames.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFNESR.netnames.R.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFNESS.netnames.S.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFNR.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFNS.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFNSR.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFNSS.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFR.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFS.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFSR.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_DFFSS.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_GB_IO.netnames.CLOCK_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_I2C.netnames.SBADRI7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_IO.netnames.INPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_IO_I3C.netnames.INPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_IO_OD.netnames.INPUTCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDDAT6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_LUT4.netnames.I2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_RGBA_DRV.netnames.RGB1PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_RGB_DRV.netnames.RGB2PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.SB_SPI.netnames.SBADRI7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.top.netnames.serial_rxd.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	n	array:modules.top.netnames.top.rx.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 50 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_11.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 50 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_11.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 51 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 51 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 53 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 53 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 54 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 54 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 55 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 55 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 56 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 56 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 57 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 57 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 58 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 58 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 59 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 59 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.ICESTORM_LC.ports.CIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_11.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_DFFER.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_DFFES.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_DFFESR.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_DFFESS.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_DFFNER.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_DFFNES.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_DFFNESR.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_DFFNESS.ports.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_GB_IO.ports.INPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_I2C.ports.SBADRI6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_IO.ports.OUTPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_IO_I3C.ports.OUTPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_IO_OD.ports.OUTPUTCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDDAT5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_LUT4.ports.I3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.PLLOUTGLOBALB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.PLLOUTGLOBALB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.PLLOUTGLOBALB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_RGBA_DRV.ports.RGB2PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_RGB_DRV.ports.RGBPU.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	n	array:modules.SB_SPI.ports.SBADRI6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.ICESTORM_LC.netnames.CIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_11.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_DFFER.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_DFFES.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_DFFESR.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_DFFESS.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_DFFNER.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_DFFNES.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_DFFNESR.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_DFFNESS.netnames.D.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_GB_IO.netnames.INPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_I2C.netnames.SBADRI6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_IO.netnames.OUTPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_IO_I3C.netnames.OUTPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_IO_OD.netnames.OUTPUTCLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDDAT5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_LUT4.netnames.I3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALB.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_RGBA_DRV.netnames.RGB2PWM.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_RGB_DRV.netnames.RGBPU.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	n	array:modules.SB_SPI.netnames.SBADRI6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 60 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 60 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 61 ]$/;"	n	array:modules.ICESTORM_RAM.ports.MASK_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 61 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.MASK_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_15.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_15.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 63 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_14.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 63 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_14.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 64 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_13.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 64 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_13.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 65 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_12.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 65 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_12.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 66 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_11.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 66 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_11.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 67 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 67 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 68 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 68 ]$/;"	n	array:modules.SB_MAC16.ports.AHOLD.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 68 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 68 ],$/;"	n	array:modules.SB_MAC16.netnames.AHOLD.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 69 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 69 ]$/;"	n	array:modules.SB_MAC16.ports.BHOLD.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 69 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 69 ],$/;"	n	array:modules.SB_MAC16.netnames.BHOLD.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.ICESTORM_LC.ports.CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_GB_IO.ports.OUTPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_I2C.ports.SBADRI5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_IO.ports.OUTPUT_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_IO_I3C.ports.OUTPUT_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_IO_OD.ports.OUTPUTENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDDAT4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_RGBA_DRV.ports.RGB0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_RGB_DRV.ports.RGB0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	n	array:modules.SB_SPI.ports.SBADRI5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.ICESTORM_LC.netnames.CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_10.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_GB_IO.netnames.OUTPUT_CLK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_I2C.netnames.SBADRI5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_IO.netnames.OUTPUT_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_IO_I3C.netnames.OUTPUT_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_IO_OD.netnames.OUTPUTENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDDAT4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.EXTFEEDBACK.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_RGBA_DRV.netnames.RGB0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_RGB_DRV.netnames.RGB0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	n	array:modules.SB_SPI.netnames.SBADRI5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 70 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 70 ]$/;"	n	array:modules.SB_MAC16.ports.CHOLD.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 70 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 70 ],$/;"	n	array:modules.SB_MAC16.netnames.CHOLD.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 71 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 71 ]$/;"	n	array:modules.SB_MAC16.ports.DHOLD.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 71 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 71 ],$/;"	n	array:modules.SB_MAC16.netnames.DHOLD.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 72 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 72 ]$/;"	n	array:modules.SB_MAC16.ports.IRSTTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 72 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_5.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 72 ],$/;"	n	array:modules.SB_MAC16.netnames.IRSTTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 73 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 73 ]$/;"	n	array:modules.SB_MAC16.ports.IRSTBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 73 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 73 ],$/;"	n	array:modules.SB_MAC16.netnames.IRSTBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 74 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 74 ]$/;"	n	array:modules.SB_MAC16.ports.ORSTTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 74 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 74 ],$/;"	n	array:modules.SB_MAC16.netnames.ORSTTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 75 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 75 ]$/;"	n	array:modules.SB_MAC16.ports.ORSTBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 75 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 75 ],$/;"	n	array:modules.SB_MAC16.netnames.ORSTBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 76 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 76 ]$/;"	n	array:modules.SB_MAC16.ports.OLOADTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 76 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 76 ],$/;"	n	array:modules.SB_MAC16.netnames.OLOADTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 77 ]$/;"	n	array:modules.ICESTORM_RAM.ports.WDATA_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 77 ]$/;"	n	array:modules.SB_MAC16.ports.OLOADBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 77 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.WDATA_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 77 ],$/;"	n	array:modules.SB_MAC16.netnames.OLOADBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ]$/;"	n	array:modules.SB_MAC16.ports.ADDSUBTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	n	array:modules.SB_MAC16.netnames.ADDSUBTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ]$/;"	n	array:modules.SB_MAC16.ports.ADDSUBBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	n	array:modules.SB_MAC16.netnames.ADDSUBBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.ICESTORM_LC.ports.CEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_GB_IO.ports.OUTPUT_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_I2C.ports.SBADRI4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_IO.ports.D_OUT_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_IO_I3C.ports.D_OUT_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_IO_OD.ports.DOUT1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDDAT3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_RGBA_DRV.ports.RGB1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_RGB_DRV.ports.RGB1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	n	array:modules.SB_SPI.ports.SBADRI4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.ICESTORM_LC.netnames.CEN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_9.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_GB_IO.netnames.OUTPUT_ENABLE.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM6.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_I2C.netnames.SBADRI4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_IO.netnames.D_OUT_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_IO_I3C.netnames.D_OUT_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_IO_OD.netnames.DOUT1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDDAT3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_RGBA_DRV.netnames.RGB1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_RGB_DRV.netnames.RGB1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	n	array:modules.SB_SPI.netnames.SBADRI4.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ]$/;"	n	array:modules.SB_MAC16.ports.OHOLDTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	n	array:modules.SB_MAC16.netnames.OHOLDTOP.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ]$/;"	n	array:modules.SB_MAC16.ports.OHOLDBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	n	array:modules.SB_MAC16.netnames.OHOLDBOT.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256_Y.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 82 ]$/;"	n	array:modules.SB_MAC16.ports.CI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 82 ],$/;"	n	array:modules.SB_MAC16.netnames.CI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 83 ]$/;"	n	array:modules.SB_MAC16.ports.ACCUMCI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 83 ],$/;"	n	array:modules.SB_MAC16.netnames.ACCUMCI.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 84 ]$/;"	n	array:modules.SB_MAC16.ports.SIGNEXTIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 84 ],$/;"	n	array:modules.SB_MAC16.netnames.SIGNEXTIN.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.ICESTORM_LC.ports.SR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.ICESTORM_RAM.ports.RDATA_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_GB_IO.ports.D_OUT_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_HFOSC.ports.TRIM7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_I2C.ports.SBADRI3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_IO.ports.D_OUT_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_IO_I3C.ports.D_OUT_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_IO_OD.ports.DOUT0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_LEDDA_IP.ports.LEDDDAT2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_RGBA_DRV.ports.RGB2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_RGB_DRV.ports.RGB2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	n	array:modules.SB_SPI.ports.SBADRI3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.ICESTORM_LC.netnames.SR.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.ICESTORM_RAM.netnames.RDATA_8.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_GB_IO.netnames.D_OUT_0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_HFOSC.netnames.TRIM7.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_I2C.netnames.SBADRI3.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_IO.netnames.D_OUT_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_IO_I3C.netnames.D_OUT_1.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_IO_OD.netnames.DOUT0.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_LEDDA_IP.netnames.LEDDDAT2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_RGBA_DRV.netnames.RGB2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_RGB_DRV.netnames.RGB2.bits
0	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	n	array:modules.SB_SPI.netnames.SBADRI3.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.MASKWREN.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.MASKWREN.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
1	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
10	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
11	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
11	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
12	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
12	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
13	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
13	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
14	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
14	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
15	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
15	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
16	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
16	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
17	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
17	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
18	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
18	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
19	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
19	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.MASKWREN.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.MASKWREN.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
2	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
20	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
20	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
21	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
21	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
22	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
22	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
23	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
23	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
24	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
24	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
25	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
25	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
26	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
26	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
27	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
27	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
28	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
28	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
29	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
29	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.MASKWREN.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.MASKWREN.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
3	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
3. When to use dynamic code generation?	labs/1-dynamic-code-gen/PRELAB.md	/^### 3. When to use dynamic code generation?$/;"	S	section:Prelab for dynamic code generation
30	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
30	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
31	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
31	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
4	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
5	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
6	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_CORE.ports.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	n	array:modules.SB_PLL40_PAD.ports.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	n	array:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
7	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
8	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DAT
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DAT
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DAT
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	s	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DAT
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$98.connections.DST
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$107.connections.DST
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections.DST
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$116.connections.DST
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$91.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$100.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$109.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$94.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$103.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$112.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$90.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$99.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$108.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.cells.$specify$96.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.cells.$specify$105.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.cells.$specify$114.connections.SRC
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAIN.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAIN.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.ADDRESS.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.ADDRESS.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	n	array:modules.SB_MAC16.ports.A.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	n	array:modules.SB_MAC16.netnames.A.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4K.ports.RADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.RADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.RADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.RADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.RADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.RADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.RADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.RADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WADDR.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	n	array:modules.SB_MAC16.ports.B.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	n	array:modules.SB_MAC16.netnames.B.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	n	array:modules.SB_MAC16.ports.C.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	n	array:modules.SB_MAC16.netnames.C.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	n	array:modules.SB_SPRAM256KA.ports.DATAOUT.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	n	array:modules.SB_SPRAM256KA.netnames.DATAOUT.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4K.ports.MASK.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.MASK.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.MASK.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.MASK.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.MASK.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.MASK.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.MASK.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.MASK.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	n	array:modules.SB_MAC16.ports.D.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	n	array:modules.SB_MAC16.netnames.D.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4K.ports.WDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNR.ports.WDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNRNW.ports.WDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	n	array:modules.SB_RAM40_4KNW.ports.WDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4K.netnames.WDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNR.netnames.WDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNRNW.netnames.WDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	n	array:modules.SB_RAM40_4KNW.netnames.WDATA.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.netnames.O.bits
9	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	n	array:modules.SB_MAC16.ports.O.bits
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.port_directions
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 20 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 20 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 20 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 20 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.connections
A	labs/12-verilog-blink/code/0-light/led_top.json	/^        "A": {$/;"	o	object:modules.SB_MAC16.netnames
A	labs/12-verilog-blink/code/0-light/led_top.json	/^        "A": {$/;"	o	object:modules.SB_MAC16.ports
A	labs/15-stepper-motor/alex-code/national_anthem.c	/^    A,$/;"	e	enum:__anon60bf3c9d0103	file:
ABORT_MODE	libpi/include/rpi-constants.h	/^#define ABORT_MODE /;"	d
ACCEL_XOUT_H	labs/10-i2c-accel/code/accel.c	/^    ACCEL_XOUT_H = 0x3b,$/;"	e	enum:__anonc6c336a90303	file:
ACCUMCI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ACCUMCI": {$/;"	o	object:modules.SB_MAC16.netnames
ACCUMCI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ACCUMCI": {$/;"	o	object:modules.SB_MAC16.ports
ACCUMCO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ACCUMCO": {$/;"	o	object:modules.SB_MAC16.netnames
ACCUMCO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ACCUMCO": {$/;"	o	object:modules.SB_MAC16.ports
ADDRESS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ADDRESS": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
ADDRESS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ADDRESS": {$/;"	o	object:modules.SB_SPRAM256KA.ports
ADDSUBBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ADDSUBBOT": {$/;"	o	object:modules.SB_MAC16.netnames
ADDSUBBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ADDSUBBOT": {$/;"	o	object:modules.SB_MAC16.ports
ADDSUBTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ADDSUBTOP": {$/;"	o	object:modules.SB_MAC16.netnames
ADDSUBTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ADDSUBTOP": {$/;"	o	object:modules.SB_MAC16.ports
AHOLD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "AHOLD": {$/;"	o	object:modules.SB_MAC16.netnames
AHOLD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "AHOLD": {$/;"	o	object:modules.SB_MAC16.ports
ALLOCED	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon1a6c222a0103
ALLOCED	labs/5-malloc+gc/code/ckalloc copy.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anonc3e2d6a80103
ALLOCED	labs/6-debug-alloc/code/ckalloc copy.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anonc6d50a1b0103
ALLOCED	labs/6-debug-alloc/code/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon5e7fd8600103
ALLOCED	labs/9-memcheck-stat/starter-code/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon5746cb7c0103
ALLOCED	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon3e640cdc0103
ALLOCED	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon971033210103
ALLOCED	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon6dc619310103
ALLOCED	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon2974db920103
ALLOCED	libpi/include/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anona18c2c060103
ALL_OBJS	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^ALL_OBJS := $(patsubst %.c, %.o, $(SOURCES)) $/;"	m
ALL_OBJS	labs/18-ptag/ptag-linker/Makefile	/^ALL_OBJS := $(patsubst %.c, %.o, $(SOURCES)) $/;"	m
AP_perm	labs/7-mem-protection/code/pinned-vm.h	/^    mem_perm_t  AP_perm;$/;"	m	struct:__anon867efaea0608	typeref:typename:mem_perm_t
AP_perm	libpi/include/pinned-vm.h	/^    mem_perm_t  AP_perm;$/;"	m	struct:__anon7d92c1db0608	typeref:typename:mem_perm_t
AR	libpi/defs.mk	/^AR = $(ARM)-ar$/;"	m
ARM	libpi/defs.mk	/^ARM = arm-none-eabi$/;"	m
AS	labs/15-stepper-motor/alex-code/national_anthem.c	/^    AS,$/;"	e	enum:__anon60bf3c9d0103	file:
AS	libpi/defs.mk	/^AS  = $(ARM)-as$/;"	m
ASFLAGS	libpi/defs.mk	/^ASFLAGS = -Wa,--warn -Wa,--fatal-warnings  -mcpu=arm1176jzf-s -march=armv6zk $(INC)$/;"	m
ASID_GET	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define ASID_GET(/;"	d
ASID_SET	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define ASID_SET(/;"	d
ASM_RET_TYPE	labs/7-mem-protection/code/pinned-vm-asm.h	/^#define ASM_RET_TYPE$/;"	d
ASM_RET_TYPE	libpi/include/asm-helpers.h	/^#   define ASM_RET_TYPE /;"	d
ASYNC_SR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ASYNC_SR": "0",$/;"	s	object:modules.ICESTORM_LC.parameter_default_values
A_REG	labs/12-verilog-blink/code/0-light/led_top.json	/^        "A_REG": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.parameters
A_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^        "A_SIGNED": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.parameters
A_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "A_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.parameters
A_alignment	labs/7-mem-protection/code/armv6-cp15.h	/^        A_alignment:1,      \/\/ 1:1    0 = alignment check disabled.$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
A_alignment	libpi/include/armv6-cp15.h	/^        A_alignment:1,      \/\/ 1:1    0 = alignment check disabled.$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Additional reading.	labs/4-ws2812b/README.md	/^#### Additional reading.$/;"	t	subsection:Controlling a  WS2812B light string.""Extensions
Advanced: jump threading	labs/1-dynamic-code-gen/README.md	/^#### Advanced: jump threading $/;"	t	subsection:Lab: dynamic code generation""Part 3: make an interrupt dispatch compiler.
Allocator	labs/20-d/code/libd/ulib/alloc.d	/^struct Allocator(A) {$/;"	s	file:
AssertNow	libpi/libc/assert.h	/^#define AssertNow(/;"	d
AssertNow	libunix/demand.h	/^#define AssertNow(/;"	d
Attribute	labs/20-d/code/libd/gcc/attribute.d	/^private struct Attribute(A...) {$/;"	s	file:
AuxPeriphs	labs/20-d/code/kernel/board/raspi/uart.d	/^struct AuxPeriphs {$/;"	s	file:
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.port_directions
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 19 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 19 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 19 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 19 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.connections
B	labs/12-verilog-blink/code/0-light/led_top.json	/^        "B": {$/;"	o	object:modules.SB_MAC16.netnames
B	labs/12-verilog-blink/code/0-light/led_top.json	/^        "B": {$/;"	o	object:modules.SB_MAC16.ports
B	labs/15-stepper-motor/alex-code/national_anthem.c	/^    B,$/;"	e	enum:__anon60bf3c9d0103	file:
B1	libpi/libm/s_cbrt.c	/^	B1 = 715094163, \/* B1 = (1023-1023\/3-0.03306235651)*2**20 *\/$/;"	v	typeref:typename:const u_int32_t	file:
B1	libpi/libm/s_cbrtf.c	/^	B1 = 709958130, \/* B1 = (127-127.0\/3-0.03306235651)*2**23 *\/$/;"	v	typeref:typename:const unsigned	file:
B1	libpi/libm/s_cbrtl.c	/^    B1 = 709958130;	\/* B1 = (127-127.0\/3-0.03306235651)*2**23 *\/$/;"	v	typeref:typename:const unsigned	file:
B2	libpi/libm/s_cbrt.c	/^	B2 = 696219795; \/* B2 = (1023-1023\/3-54\/3-0.03306235651)*2**20 *\/$/;"	v	typeref:typename:const u_int32_t	file:
B2	libpi/libm/s_cbrtf.c	/^	B2 = 642849266; \/* B2 = (127-127.0\/3-24\/3-0.03306235651)*2**23 *\/$/;"	v	typeref:typename:const unsigned	file:
BHOLD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BHOLD": {$/;"	o	object:modules.SB_MAC16.netnames
BHOLD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BHOLD": {$/;"	o	object:modules.SB_MAC16.ports
BIAS	libpi/libm/e_fmodl.c	/^#define	BIAS /;"	d	file:
BIAS	libpi/libm/s_cbrtl.c	/^#define	BIAS	/;"	d	file:
BIAS	libpi/libm/s_remquol.c	/^#define	BIAS /;"	d	file:
BIAS	libpi/libm/s_rintl.c	/^#define	BIAS	/;"	d	file:
BIN_TAG	libunix/pi-tag.h	/^#define BIN_TAG /;"	d
BIT0	labs/4-ws2812b/code/WS2812B.h	/^#define BIT0 /;"	d
BIT1	labs/4-ws2812b/code/WS2812B.h	/^#define BIT1 /;"	d
BIT2	labs/4-ws2812b/code/WS2812B.h	/^#define BIT2 /;"	d
BIT3	labs/4-ws2812b/code/WS2812B.h	/^#define BIT3 /;"	d
BIT4	labs/4-ws2812b/code/WS2812B.h	/^#define BIT4 /;"	d
BIT5	labs/4-ws2812b/code/WS2812B.h	/^#define BIT5 /;"	d
BIT6	labs/4-ws2812b/code/WS2812B.h	/^#define BIT6 /;"	d
BIT7	labs/4-ws2812b/code/WS2812B.h	/^#define BIT7 /;"	d
BOARD	labs/12-verilog-blink/code/0-light/Makefile	/^BOARD ?= upduino$/;"	m
BOARD	labs/12-verilog-blink/code/2-adder/Makefile	/^BOARD ?= upduino$/;"	m
BOARD	labs/12-verilog-blink/code/3-blink/Makefile	/^BOARD ?= upduino$/;"	m
BOARD	labs/12-verilog-blink/code/empty/Makefile	/^BOARD ?= upduino$/;"	m
BOARD	labs/13-verilog-uart/1-rx/Makefile	/^BOARD ?= upduino$/;"	m
BOARD	labs/13-verilog-uart/2-tx/Makefile	/^BOARD ?= upduino$/;"	m
BOARDCLEAN	fpga/upduino/rules.mk	/^BOARDCLEAN=rm -f *.bin *.json *.asc $(REPORT)$/;"	m
BOARDROOT	labs/12-verilog-blink/code/0-light/Makefile	/^BOARDROOT=$(ROOT)\/$(BOARD)$/;"	m
BOARDROOT	labs/12-verilog-blink/code/2-adder/Makefile	/^BOARDROOT=$(ROOT)\/$(BOARD)$/;"	m
BOARDROOT	labs/12-verilog-blink/code/3-blink/Makefile	/^BOARDROOT=$(ROOT)\/$(BOARD)$/;"	m
BOARDROOT	labs/12-verilog-blink/code/empty/Makefile	/^BOARDROOT=$(ROOT)\/$(BOARD)$/;"	m
BOARDROOT	labs/13-verilog-uart/1-rx/Makefile	/^BOARDROOT=$(ROOT)\/$(BOARD)$/;"	m
BOARDROOT	labs/13-verilog-uart/2-tx/Makefile	/^BOARDROOT=$(ROOT)\/$(BOARD)$/;"	m
BOOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BOOT": {$/;"	o	object:modules.SB_WARMBOOT.netnames
BOOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BOOT": {$/;"	o	object:modules.SB_WARMBOOT.ports
BOOTLOADER	labs/1-dynamic-code-gen/code/1-hello/Makefile	/^BOOTLOADER = my-install$/;"	m
BOOTLOADER	labs/1-dynamic-code-gen/code/2-int-compiler/Makefile	/^BOOTLOADER = my-install$/;"	m
BOOTLOADER	labs/1-dynamic-code-gen/code/pi-side/Makefile	/^BOOTLOADER = my-install$/;"	m
BOOTLOADER	labs/1-dynamic-code-gen/prelab-code-pi/Makefile	/^BOOTLOADER = my-install$/;"	m
BOOTLOADER	labs/3-digital-analyzer/code/scope/Makefile	/^BOOTLOADER = my-install \/dev\/cu.SLAB_USBtoUART4$/;"	m
BOOTLOADER	labs/3-digital-analyzer/code/test-gen/Makefile	/^BOOTLOADER = my-install$/;"	m
BOOTLOADER	labs/4-ws2812b/cycles-per-sec/Makefile	/^BOOTLOADER = my-install$/;"	m
BOTADDSUB_CARRYSELECT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BOTADDSUB_CARRYSELECT": "00",$/;"	s	object:modules.SB_MAC16.parameter_default_values
BOTADDSUB_LOWERINPUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BOTADDSUB_LOWERINPUT": "00",$/;"	s	object:modules.SB_MAC16.parameter_default_values
BOTADDSUB_UPPERINPUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BOTADDSUB_UPPERINPUT": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
BOTOUTPUT_SELECT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BOTOUTPUT_SELECT": "00",$/;"	s	object:modules.SB_MAC16.parameter_default_values
BOT_8x8_MULT_REG	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BOT_8x8_MULT_REG": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
BRANCHTO	libpi/staff-start.S	/^BRANCHTO:$/;"	l
BREAK_0	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	BREAK_0	/;"	d	file:
BREAK_1	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	BREAK_1	/;"	d	file:
BREAK_2	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	BREAK_2	/;"	d	file:
BREAK_3	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	BREAK_3	/;"	d	file:
BREAK_4	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	BREAK_4	/;"	d	file:
BUILD_DIR	libpi/manifest.mk	/^    BUILD_DIR := .\/fp-objs$/;"	m
BUILD_DIR	libpi/manifest.mk	/^    BUILD_DIR := .\/objs$/;"	m
BUILD_DIR	libunix/staff-rules.mk	/^BUILD_DIR ?= .\/objs$/;"	m
BUS_ADDR74	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BUS_ADDR74": "0b0000"$/;"	s	object:modules.SB_SPI.parameter_default_values
BUS_ADDR74	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BUS_ADDR74": "0b0001",$/;"	s	object:modules.SB_I2C.parameter_default_values
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_CORE.ports
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
BYPASS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "BYPASS": {$/;"	o	object:modules.SB_PLL40_PAD.ports
B_REG	labs/12-verilog-blink/code/0-light/led_top.json	/^        "B_REG": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_SIGNED": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.parameters
B_SIGNED	labs/12-verilog-blink/code/0-light/led_top.json	/^        "B_SIGNED": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.parameters
B_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "B_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.parameters
B_endian	labs/7-mem-protection/code/armv6-cp15.h	/^        B_endian:1,         \/\/ 7:1    0 = little $/;"	m	struct:control_reg1	typeref:typename:unsigned:1
B_endian	libpi/include/armv6-cp15.h	/^        B_endian:1,         \/\/ 7:1    0 = little $/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Background on memory allocation and garbage collection	labs/5-malloc+gc/PRELAB.md	/^### Background on memory allocation and garbage collection$/;"	S
Background: how an IR remote sends values	labs/2-ir/README.md	/^### Background: how an IR remote sends values$/;"	S
Background: the big idea.	labs/11-memcheck-trap/README.md	/^#### Background: the big idea.$/;"	t	section:Simple memory tracing and memory checking.
BadCodeAddr	labs/20-d/code/tools/piprog/piprog.go	/^	BadCodeAddr  = 0xdeadbeef$/;"	c	package:main
BadCodeCksum	labs/20-d/code/tools/piprog/piprog.go	/^	BadCodeCksum = 0xfeedface$/;"	c	package:main
BaseAddr	labs/20-d/code/tools/piprog/piprog.go	/^	BaseAddr = 0x80000$/;"	c	package:main
Basic terminology	labs/17-i2s/PRELAB.md	/^## Basic terminology$/;"	s	chapter:I2S Prelab
Basic terminology	labs/17-i2s/README.md	/^### Basic terminology$/;"	S	section:I2S Lab by Parthiv""Prelab
BinaryLoader	labs/20-d/code/tools/piprog/loader.go	/^type BinaryLoader struct {$/;"	s	package:main
BootError	labs/20-d/code/tools/piprog/piprog.go	/^	BootError   = 0xBBBBCCCC$/;"	c	package:main
BootStart	labs/20-d/code/tools/piprog/piprog.go	/^	BootStart = 0xFFFF0000$/;"	c	package:main
BootSuccess	labs/20-d/code/tools/piprog/piprog.go	/^	BootSuccess = 0x9999AAAA$/;"	c	package:main
Building	labs/20-d/README.md	/^## Building$/;"	s	chapter:D lab
Building GDC from source	labs/20-d/README.md	/^#### Building GDC from source$/;"	t	subsection:D lab""Prelab""Install a D compiler
Building a redzone allocator.	labs/6-debug-alloc/README.md	/^## Building a redzone allocator.$/;"	s
Building a relocatable bootloader.	labs/14-reloc-bootloader/README.md	/^## Building a relocatable bootloader.$/;"	s
Building from source	labs/12-verilog-blink/PRELAB.md	/^### Building from source$/;"	S	section:Prelab""Toolchain installation
Bump	labs/20-d/code/libd/ulib/alloc.d	/^struct Bump(size_t alignment = 16) {$/;"	s	file:
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFF.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFF.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFE.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFE.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFER.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFER.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFES.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFES.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFESR.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFESR.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFESS.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFESS.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFN.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFN.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNE.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNE.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNER.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNER.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNES.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNES.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNESR.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNESR.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNESS.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNESS.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNR.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNR.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNS.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNS.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNSR.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNSR.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNSS.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFNSS.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFR.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFR.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFS.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFS.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFSR.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFSR.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFSS.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_DFFSS.ports
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_MAC16.netnames
C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C": {$/;"	o	object:modules.SB_MAC16.ports
C	labs/15-stepper-motor/alex-code/national_anthem.c	/^    C,$/;"	e	enum:__anon60bf3c9d0103	file:
C0	libpi/libm/k_cosf.c	/^C0  = -0x1ffffffd0c5e81.0p-54,	\/* -0.499999997251031003120 *\/$/;"	v	typeref:typename:const double	file:
C0	libpi/libm/s_sincosf.c	/^C0  = -0x1ffffffd0c5e81.0p-54,	\/* -0.499999997251031003120 *\/$/;"	v	typeref:typename:const double	file:
C1	libpi/libm/k_cos.c	/^C1  =  4.16666666666666019037e-02, \/* 0x3FA55555, 0x5555554C *\/$/;"	v	typeref:typename:const double	file:
C1	libpi/libm/k_cosf.c	/^C1  =  0x155553e1053a42.0p-57,	\/*  0.0416666233237390631894 *\/$/;"	v	typeref:typename:const double	file:
C1	libpi/libm/s_sincos.c	/^C1  =  4.16666666666666019037e-02, \/* 0x3FA55555, 0x5555554C *\/$/;"	v	typeref:typename:const double	file:
C1	libpi/libm/s_sincosf.c	/^C1  =  0x155553e1053a42.0p-57,	\/*  0.0416666233237390631894 *\/$/;"	v	typeref:typename:const double	file:
C2	libpi/libm/k_cos.c	/^C2  = -1.38888888888741095749e-03, \/* 0xBF56C16C, 0x16C15177 *\/$/;"	v	typeref:typename:const double	file:
C2	libpi/libm/k_cosf.c	/^C2  = -0x16c087e80f1e27.0p-62,	\/* -0.00138867637746099294692 *\/$/;"	v	typeref:typename:const double	file:
C2	libpi/libm/s_sincos.c	/^C2  = -1.38888888888741095749e-03, \/* 0xBF56C16C, 0x16C15177 *\/$/;"	v	typeref:typename:const double	file:
C2	libpi/libm/s_sincosf.c	/^C2  = -0x16c087e80f1e27.0p-62,	\/* -0.00138867637746099294692 *\/$/;"	v	typeref:typename:const double	file:
C3	libpi/libm/k_cos.c	/^C3  =  2.48015872894767294178e-05, \/* 0x3EFA01A0, 0x19CB1590 *\/$/;"	v	typeref:typename:const double	file:
C3	libpi/libm/k_cosf.c	/^C3  =  0x199342e0ee5069.0p-68;	\/*  0.0000243904487962774090654 *\/$/;"	v	typeref:typename:const double	file:
C3	libpi/libm/s_sincos.c	/^C3  =  2.48015872894767294178e-05, \/* 0x3EFA01A0, 0x19CB1590 *\/$/;"	v	typeref:typename:const double	file:
C3	libpi/libm/s_sincosf.c	/^C3  =  0x199342e0ee5069.0p-68;	\/*  0.0000243904487962774090654 *\/$/;"	v	typeref:typename:const double	file:
C4	libpi/libm/k_cos.c	/^C4  = -2.75573143513906633035e-07, \/* 0xBE927E4F, 0x809C52AD *\/$/;"	v	typeref:typename:const double	file:
C4	libpi/libm/s_sincos.c	/^C4  = -2.75573143513906633035e-07, \/* 0xBE927E4F, 0x809C52AD *\/$/;"	v	typeref:typename:const double	file:
C5	libpi/libm/k_cos.c	/^C5  =  2.08757232129817482790e-09, \/* 0x3E21EE9E, 0xBDB4B1C4 *\/$/;"	v	typeref:typename:const double	file:
C5	libpi/libm/s_sincos.c	/^C5  =  2.08757232129817482790e-09, \/* 0x3E21EE9E, 0xBDB4B1C4 *\/$/;"	v	typeref:typename:const double	file:
C6	libpi/libm/k_cos.c	/^C6  = -1.13596475577881948265e-11; \/* 0xBDA8FAE9, 0xBE8838D4 *\/$/;"	v	typeref:typename:const double	file:
C6	libpi/libm/s_sincos.c	/^C6  = -1.13596475577881948265e-11; \/* 0xBDA8FAE9, 0xBE8838D4 *\/$/;"	v	typeref:typename:const double	file:
CACHE_TYPE_RD	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define CACHE_TYPE_RD(/;"	d
CARRY_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CARRY_ENABLE": "0",$/;"	s	object:modules.ICESTORM_LC.parameter_default_values
CC	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^CC = gcc$/;"	m
CC	labs/18-ptag/ptag-linker/Makefile	/^CC = gcc$/;"	m
CC	libpi/defs.mk	/^CC = $(ARM)-gcc$/;"	m
CC	libunix/Makefile	/^CC = gcc$/;"	m
CC_DEPS	libunix/staff-rules.mk	/^CC_DEPS := $(OBJS:.o=.d) $/;"	m
CE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CE": {$/;"	o	object:modules.SB_MAC16.netnames
CE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CE": {$/;"	o	object:modules.SB_MAC16.ports
CEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CEN": {$/;"	o	object:modules.ICESTORM_LC.netnames
CEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CEN": {$/;"	o	object:modules.ICESTORM_LC.ports
CFLAGS	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^CFLAGS := -Wall -Werror -g -Wno-unused-function -Wno-unused-variable -I. -I$(LIBUNIX_PATH) -g -D/;"	m
CFLAGS	labs/18-ptag/ptag-linker/Makefile	/^CFLAGS := -Wall -Werror -g -Wno-unused-function -Wno-unused-variable -I. -I$(LIBUNIX_PATH) -g -D/;"	m
CFLAGS	labs/4-ws2812b/fake-pi/Makefile	/^CFLAGS = -I..\/code.staff -DLIBPI_FAKE$/;"	m
CFLAGS	libunix/Makefile	/^CFLAGS = -g -Og -Wall -Wno-unused-function -Werror -Wno-unused-variable$/;"	m
CFLAGS	libunix/defs.mk	/^CFLAGS := -Wall -Werror -g -Wno-unused-function -Wno-unused-variable -I. -I$(LIBUNIX_PATH) -g -D/;"	m
CFLAGS_EXTRA	labs/14-reloc-bootloader/code/Makefile	/^CFLAGS_EXTRA  = -fno-toplevel-reorder$/;"	m
CFLAGS_EXTRA	labs/18-ptag/code/Makefile	/^CFLAGS_EXTRA  = -fno-toplevel-reorder$/;"	m
CFLAGS_EXTRA	labs/18-ptag/reloc-install-pi/Makefile	/^CFLAGS_EXTRA  = -fno-toplevel-reorder$/;"	m
CHIPSELECT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CHIPSELECT": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
CHIPSELECT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CHIPSELECT": {$/;"	o	object:modules.SB_SPRAM256KA.ports
CHOLD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CHOLD": {$/;"	o	object:modules.SB_MAC16.netnames
CHOLD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CHOLD": {$/;"	o	object:modules.SB_MAC16.ports
CI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CI": {$/;"	o	object:modules.SB_CARRY.netnames
CI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CI": {$/;"	o	object:modules.SB_CARRY.ports
CI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CI": {$/;"	o	object:modules.SB_MAC16.netnames
CI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CI": {$/;"	o	object:modules.SB_MAC16.ports
CIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CIN": {$/;"	o	object:modules.ICESTORM_LC.netnames
CIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CIN": {$/;"	o	object:modules.ICESTORM_LC.ports
CIN_CONST	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CIN_CONST": "0",$/;"	s	object:modules.ICESTORM_LC.parameter_default_values
CIN_SET	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CIN_SET": "0",$/;"	s	object:modules.ICESTORM_LC.parameter_default_values
CLEAN_INV_DCACHE	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define CLEAN_INV_DCACHE(/;"	d
CLEAR_FIFOs	libpi/include/uart.h	/^#       define CLEAR_FIFOs /;"	d
CLEAR_RX_FIFO	libpi/include/uart.h	/^#       define CLEAR_RX_FIFO /;"	d
CLEAR_TX_FIFO	libpi/include/uart.h	/^#       define CLEAR_TX_FIFO /;"	d
CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLK": {$/;"	o	object:modules.ICESTORM_LC.netnames
CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLK": {$/;"	o	object:modules.ICESTORM_LC.ports
CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLK": {$/;"	o	object:modules.SB_MAC16.netnames
CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLK": {$/;"	o	object:modules.SB_MAC16.ports
CLKHF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKHF": {$/;"	o	object:modules.SB_HFOSC.netnames
CLKHF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKHF": {$/;"	o	object:modules.SB_HFOSC.ports
CLKHFEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKHFEN": {$/;"	o	object:modules.SB_HFOSC.netnames
CLKHFEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKHFEN": {$/;"	o	object:modules.SB_HFOSC.ports
CLKHFPU	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKHFPU": {$/;"	o	object:modules.SB_HFOSC.netnames
CLKHFPU	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKHFPU": {$/;"	o	object:modules.SB_HFOSC.ports
CLKHF_DIV	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKHF_DIV": "0b00",$/;"	s	object:modules.SB_HFOSC.parameter_default_values
CLKLF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKLF": {$/;"	o	object:modules.SB_LFOSC.netnames
CLKLF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKLF": {$/;"	o	object:modules.SB_LFOSC.ports
CLKLFEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKLFEN": {$/;"	o	object:modules.SB_LFOSC.netnames
CLKLFEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKLFEN": {$/;"	o	object:modules.SB_LFOSC.ports
CLKLFPU	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKLFPU": {$/;"	o	object:modules.SB_LFOSC.netnames
CLKLFPU	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLKLFPU": {$/;"	o	object:modules.SB_LFOSC.ports
CLK_MHZ	fpga/upduino/top.v	/^`define CLK_MHZ 48$/;"	c
CLOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCK": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
CLOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCK": {$/;"	o	object:modules.SB_SPRAM256KA.ports
CLOCKENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCKENABLE": {$/;"	o	object:modules.SB_IO_OD.netnames
CLOCKENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCKENABLE": {$/;"	o	object:modules.SB_IO_OD.ports
CLOCK_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCK_ENABLE": {$/;"	o	object:modules.SB_GB_IO.netnames
CLOCK_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCK_ENABLE": {$/;"	o	object:modules.SB_GB_IO.ports
CLOCK_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCK_ENABLE": {$/;"	o	object:modules.SB_IO.netnames
CLOCK_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCK_ENABLE": {$/;"	o	object:modules.SB_IO.ports
CLOCK_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCK_ENABLE": {$/;"	o	object:modules.SB_IO_I3C.netnames
CLOCK_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CLOCK_ENABLE": {$/;"	o	object:modules.SB_IO_I3C.ports
CLR	libpi/include/rpi-asm.h	/^#define CLR(/;"	d
CLR0	labs/3-digital-analyzer/code/test-gen/test-gen.c	/^static volatile unsigned *CLR0 = (unsigned *)0x20200028;$/;"	v	typeref:typename:volatile unsigned *	file:
CMPLX	libpi/libm/include/openlibm_complex.h	/^#  define CMPLX(/;"	d
CMPLX	libpi/libm/include/openlibm_complex.h	/^CMPLX(double x, double y)$/;"	f	typeref:typename:double complex
CMPLXF	libpi/libm/include/openlibm_complex.h	/^#  define CMPLXF(/;"	d
CMPLXF	libpi/libm/include/openlibm_complex.h	/^CMPLXF(float x, float y)$/;"	f	typeref:typename:float complex
CMPLXL	libpi/libm/include/openlibm_complex.h	/^#  define CMPLXL(/;"	d
CMPLXL	libpi/libm/include/openlibm_complex.h	/^CMPLXL(long double x, long double y)$/;"	f	typeref:typename:long double complex
CM_CTRL_EN	labs/17-i2s/code/i2s.h	/^#define CM_CTRL_EN /;"	d
CM_CTRL_MASH3	labs/17-i2s/code/i2s.h	/^#define CM_CTRL_MASH3 /;"	d
CM_CTRL_XTAL	labs/17-i2s/code/i2s.h	/^#define CM_CTRL_XTAL /;"	d
CM_DIV_FRAC	labs/17-i2s/code/i2s.h	/^#define CM_DIV_FRAC /;"	d
CM_DIV_INT	labs/17-i2s/code/i2s.h	/^#define CM_DIV_INT /;"	d
CM_REGS_BASE	labs/17-i2s/code/i2s.h	/^#define CM_REGS_BASE /;"	d
CM_REGS_MSB	labs/17-i2s/code/i2s.h	/^#define CM_REGS_MSB /;"	d
CO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CO": {$/;"	o	object:modules.SB_CARRY.netnames
CO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CO": {$/;"	o	object:modules.SB_CARRY.ports
CO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CO": {$/;"	o	object:modules.SB_MAC16.netnames
CO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CO": {$/;"	o	object:modules.SB_MAC16.ports
CODE_MAX_LABELS	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^#define CODE_MAX_LABELS /;"	d
CODE_MAX_RELOC	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^#define CODE_MAX_RELOC /;"	d
COLOR_BLACK	libpi/include/color.h	/^#define COLOR_BLACK /;"	d
COLOR_BLUE	libpi/include/color.h	/^#define COLOR_BLUE /;"	d
COLOR_CYAN	libpi/include/color.h	/^#define COLOR_CYAN /;"	d
COLOR_GREEN	libpi/include/color.h	/^#define COLOR_GREEN /;"	d
COLOR_H	libpi/include/color.h	/^#define COLOR_H$/;"	d
COLOR_MAGENTA	libpi/include/color.h	/^#define COLOR_MAGENTA /;"	d
COLOR_RED	libpi/include/color.h	/^#define COLOR_RED /;"	d
COLOR_RGB	libpi/include/color.h	/^#define COLOR_RGB(/;"	d
COLOR_WHITE	libpi/include/color.h	/^#define COLOR_WHITE /;"	d
COLOR_YELLOW	libpi/include/color.h	/^#define COLOR_YELLOW /;"	d
CONFIG	labs/10-i2c-accel/code/gyro.c	/^    CONFIG = 28, $/;"	e	enum:__anonc807f0d20303	file:
CONFIG_DEF	labs/8-i2c-adc/code/ads1115.c	/^const static uint16_t CONFIG_DEF = 0x8583;$/;"	v	typeref:typename:const uint16_t	file:
CONS	fpga/upduino/rules.mk	/^CONS=$(BOARDROOT)\/upduino.pcf$/;"	m
CONTROL_REG1_RD	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define CONTROL_REG1_RD(/;"	d
CONTROL_REG1_WR	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define CONTROL_REG1_WR(/;"	d
COUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "COUT": {$/;"	o	object:modules.ICESTORM_LC.netnames
COUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "COUT": {$/;"	o	object:modules.ICESTORM_LC.ports
CPP_ASFLAGS	libpi/defs.mk	/^CPP_ASFLAGS =  -nostdlib -nostartfiles -ffreestanding   -Wa,--warn -Wa,--fatal-warnings -Wa,-mcp/;"	m
CQ_N	libpi/libc/circular.h	/^#   define CQ_N /;"	d
CS	labs/15-stepper-motor/alex-code/national_anthem.c	/^    CS,$/;"	e	enum:__anon60bf3c9d0103	file:
CS240LX_2022_LIBPI_PATH	libpi/defs.mk	/^CS240LX_2022_LIBPI_PATH = $(CS240LX_2022_PATH)\/libpi$/;"	m
CS240lx: advanced operating system lab, accelerated	README.md	/^## CS240lx: advanced operating system lab, accelerated$/;"	s
CURREN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "CURREN": "input",$/;"	s	object:modules.top.cells.rgb.port_directions
CURREN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "CURREN": [ "1" ],$/;"	a	object:modules.top.cells.rgb.connections
CURREN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CURREN": {$/;"	o	object:modules.SB_RGBA_DRV.netnames
CURREN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CURREN": {$/;"	o	object:modules.SB_RGBA_DRV.ports
CURRENT_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "CURRENT_MODE": "0b1",$/;"	s	object:modules.top.cells.rgb.parameters
CURRENT_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CURRENT_MODE": "0b0",$/;"	s	object:modules.SB_RGBA_DRV.parameter_default_values
CURRENT_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "CURRENT_MODE": "0b0",$/;"	s	object:modules.SB_RGB_DRV.parameter_default_values
CYCLE_PER_FLIP	labs/3-digital-analyzer/code/test-gen/test-gen.h	/^#define CYCLE_PER_FLIP /;"	d
CYCLE_PER_SEC	labs/3-digital-analyzer/code/scope/samples.h	/^#define CYCLE_PER_SEC /;"	d
CYCLE_PER_SEC	labs/3-digital-analyzer/code/scope/scope.c	/^#define CYCLE_PER_SEC /;"	d	file:
CYC_PER_USEC	libpi/include/rpi-constants.h	/^#define CYC_PER_USEC /;"	d
C_REG	labs/12-verilog-blink/code/0-light/led_top.json	/^        "C_REG": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
C_unified_enable	labs/7-mem-protection/code/armv6-cp15.h	/^        C_unified_enable:1, \/\/ 2:1    if unified used, this is enable\/disable$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
C_unified_enable	libpi/include/armv6-cp15.h	/^        C_unified_enable:1, \/\/ 2:1    if unified used, this is enable\/disable$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Check your installation	labs/20-d/README.md	/^### Check your installation$/;"	S	section:D lab""Prelab
Check-in	labs/4-ws2812b/README.md	/^### Check-in$/;"	S	section:Controlling a  WS2812B light string.
CheckUint	labs/20-d/code/tools/piprog/piprog.go	/^func CheckUint(port io.Reader, val uint32) {$/;"	f	package:main
Checking equivalance	labs/6-debug-alloc/README.md	/^##### Checking equivalance$/;"	T	subsection:Building a redzone allocator.""Part 0: House-keeping.
Checkoff	labs/2-ir/README.md	/^### Checkoff$/;"	S
Checkoff	labs/3-digital-analyzer/README.md	/^## Checkoff$/;"	s
Completed Schematic	labs/19-pcb/README.md	/^### Completed Schematic$/;"	S	section:![PCB 3D](img/pcb_3d.png)""Step 2: Creating your Schematic
Controlling a  WS2812B light string.	labs/4-ws2812b/README.md	/^## Controlling a  WS2812B light string.$/;"	s
Converting uint32 to Q.15	labs/17-i2s/README.md	/^### Converting uint32 to Q.15$/;"	S	section:I2S Lab by Parthiv""Step 2: Integrating the FFT
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFF.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFF.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFE.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFE.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFER.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFER.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFES.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFES.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFESR.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFESR.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFESS.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFESS.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFN.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFN.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNE.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNE.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNER.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNER.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNES.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNES.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNESR.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNESR.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNESS.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNESS.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNR.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNR.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNS.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNS.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNSR.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNSR.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNSS.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFNSS.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFR.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFR.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFS.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFS.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFSR.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFSR.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFSS.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_DFFSS.ports
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_MAC16.netnames
D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D": {$/;"	o	object:modules.SB_MAC16.ports
D	labs/15-stepper-motor/alex-code/national_anthem.c	/^    D,$/;"	e	enum:__anon60bf3c9d0103	file:
D lab	labs/20-d/README.md	/^# D lab$/;"	c
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.port_directions
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.port_directions
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.port_directions
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.port_directions
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.port_directions
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$137.connections
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	a	object:modules.SB_RAM40_4K.cells.$specify$98.connections
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$107.connections
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections
DAT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", /;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$116.connections
DATAIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DATAIN": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
DATAIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DATAIN": {$/;"	o	object:modules.SB_SPRAM256KA.ports
DATAOUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DATAOUT": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
DATAOUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DATAOUT": {$/;"	o	object:modules.SB_SPRAM256KA.ports
DAT_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
DAT_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
DAT_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
DAT_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
DAT_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
DAT_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
DAT_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
DAT_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
DAT_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
DAT_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DAT_DST_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
DBL_MANH_SIZE	libpi/libm/fpmath.h	/^#define	DBL_MANH_SIZE	/;"	d
DBL_MANL_SIZE	libpi/libm/fpmath.h	/^#define	DBL_MANL_SIZE	/;"	d
DECL	libpi/libm/s_fdim.c	/^#define	DECL(/;"	d	file:
DECL	libpi/libm/s_nearbyint.c	/^#define	DECL(/;"	d	file:
DECL	libpi/libm/s_rintl.c	/^#define	DECL(/;"	d	file:
DEG_0	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	DEG_0	/;"	d	file:
DEG_1	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	DEG_1	/;"	d	file:
DEG_2	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	DEG_2	/;"	d	file:
DEG_3	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	DEG_3	/;"	d	file:
DEG_4	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	DEG_4	/;"	d	file:
DELAY_ADJUSTMENT_MODE_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
DELAY_ADJUSTMENT_MODE_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
DELAY_ADJUSTMENT_MODE_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
DELAY_ADJUSTMENT_MODE_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
DELAY_ADJUSTMENT_MODE_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
DELAY_ADJUSTMENT_MODE_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
DELAY_ADJUSTMENT_MODE_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
DELAY_ADJUSTMENT_MODE_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
DELAY_ADJUSTMENT_MODE_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
DELAY_ADJUSTMENT_MODE_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
DELAY_BETWEEN_STEPS_USEC	labs/15-stepper-motor/alex-code/stepper-test.c	/^#define DELAY_BETWEEN_STEPS_USEC /;"	d	file:
DEPS	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^DEPS := $(MEMMAP) $(LPI) $(wildcard ..\/unix-side\/*.h) .\/memmap .\/memmap.header$/;"	m
DEPS	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^DEPS := .\/Makefile $(LIBUNIX) $(LIBUNIX_PATH)\/libunix.h $(HDRS)$/;"	m
DEPS	labs/10-i2c-accel/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/11-memcheck-trap/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/14-reloc-bootloader/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/15-stepper-motor/alex-code/Makefile	/^DEPS := $(MEMMAP) $(LPI) $(wildcard .\/*.h) .\/Makefile $/;"	m
DEPS	labs/15-stepper-motor/code-sw-uart/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/15-stepper-motor/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/15-stepper-motor/use-float/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/17-i2s/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/18-ptag/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/18-ptag/ptag-linker/Makefile	/^DEPS := .\/Makefile $(LIBUNIX) $(LIBUNIX_PATH)\/libunix.h $(HDRS)$/;"	m
DEPS	labs/18-ptag/reloc-install-pi/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/2-ir/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/3-digital-analyzer/code/scope/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/3-digital-analyzer/code/test-gen/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/3-digital-analyzer/prelab/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/4-ws2812b/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/4-ws2812b/cycles-per-sec/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/4-ws2812b/weird-timing/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/5-malloc+gc/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/6-debug-alloc/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/7-mem-protection/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/8-i2c-adc/code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/9-memcheck-stat/starter-code/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	labs/9-memcheck-stat/timer-int/Makefile	/^DEPS = .\/Makefile$/;"	m
DEPS	libpi/libm/Makefile	/^DEPS := $(wildcard .\/*.h) .\/Makefile $(LPI)$/;"	m
DEPS	libunix/staff-rules.mk	/^DEPS := $(LU)\/Makefile $(LU)\/staff-rules.mk$/;"	m
DESIRED_CONFIG_RD	labs/8-i2c-adc/code/ads1115.c	/^const static uint16_t DESIRED_CONFIG_RD = 0x2e3;$/;"	v	typeref:typename:const uint16_t	file:
DESW	libpi/libm/e_hypotl.c	/^#define	DESW(/;"	d	file:
DEV_VAL32	libpi/include/rpi.h	/^static inline uint32_t DEV_VAL32(uint32_t x) { return x; }$/;"	f	typeref:typename:uint32_t
DFF_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DFF_ENABLE": "0",$/;"	s	object:modules.ICESTORM_LC.parameter_default_values
DHOLD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DHOLD": {$/;"	o	object:modules.SB_MAC16.netnames
DHOLD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DHOLD": {$/;"	o	object:modules.SB_MAC16.ports
DIN0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIN0": {$/;"	o	object:modules.SB_IO_OD.netnames
DIN0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIN0": {$/;"	o	object:modules.SB_IO_OD.ports
DIN1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIN1": {$/;"	o	object:modules.SB_IO_OD.netnames
DIN1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIN1": {$/;"	o	object:modules.SB_IO_OD.ports
DIR	labs/15-stepper-motor/alex-code/stepper-test.c	/^#define DIR /;"	d	file:
DIVF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVF": "0000000",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
DIVF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVF": "0000000",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
DIVF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVF": "0000000",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
DIVF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVF": "0000000",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
DIVF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVF": "0000000",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
DIVQ	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVQ": "000",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
DIVQ	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVQ": "000",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
DIVQ	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVQ": "000",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
DIVQ	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVQ": "000",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
DIVQ	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVQ": "000",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
DIVR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVR": "0000",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
DIVR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVR": "0000",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
DIVR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVR": "0000",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
DIVR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVR": "0000",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
DIVR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DIVR": "0000",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
DMB	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define DMB(/;"	d
DOMAIN_CTRL_RD	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define DOMAIN_CTRL_RD(/;"	d
DOMAIN_CTRL_WR	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define DOMAIN_CTRL_WR(/;"	d
DOMAIN_SECTION_FAULT	labs/11-memcheck-trap/code/memtrace-internal.h	/^    DOMAIN_SECTION_FAULT = 0b1001,$/;"	e	enum:__anon72b8884d0203
DOM_client	labs/7-mem-protection/code/pinned-vm.h	/^    DOM_client      = 0b01,$/;"	e	enum:__anon867efaea0403
DOM_client	libpi/include/pinned-vm.h	/^    DOM_client      = 0b01,$/;"	e	enum:__anon7d92c1db0403
DOM_manager	labs/7-mem-protection/code/pinned-vm.h	/^    DOM_manager     = 0b11,$/;"	e	enum:__anon867efaea0403
DOM_manager	libpi/include/pinned-vm.h	/^    DOM_manager     = 0b11,$/;"	e	enum:__anon7d92c1db0403
DOM_no_access	labs/7-mem-protection/code/pinned-vm.h	/^    DOM_no_access   = 0b00, \/\/ any access = fault.$/;"	e	enum:__anon867efaea0403
DOM_no_access	libpi/include/pinned-vm.h	/^    DOM_no_access   = 0b00, \/\/ any access = fault.$/;"	e	enum:__anon7d92c1db0403
DOM_reserved	labs/7-mem-protection/code/pinned-vm.h	/^    DOM_reserved    = 0b10,$/;"	e	enum:__anon867efaea0403
DOM_reserved	libpi/include/pinned-vm.h	/^    DOM_reserved    = 0b10,$/;"	e	enum:__anon7d92c1db0403
DOUT0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DOUT0": {$/;"	o	object:modules.SB_IO_OD.netnames
DOUT0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DOUT0": {$/;"	o	object:modules.SB_IO_OD.ports
DOUT1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DOUT1": {$/;"	o	object:modules.SB_IO_OD.netnames
DOUT1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DOUT1": {$/;"	o	object:modules.SB_IO_OD.ports
DP1	libpi/libm/s_catan.c	/^static const double DP1 = 3.14159265160560607910E0;$/;"	v	typeref:typename:const double	file:
DP1	libpi/libm/s_catanf.c	/^static const double DP1 = 3.140625;$/;"	v	typeref:typename:const double	file:
DP1	libpi/libm/s_catanl.c	/^static const long double DP1 = 3.14159265358979323829596852490908531763125L;$/;"	v	typeref:typename:const long double	file:
DP1	libpi/libm/s_ctan.c	/^static const double DP1 = 3.14159265160560607910E0;$/;"	v	typeref:typename:const double	file:
DP1	libpi/libm/s_ctanf.c	/^static const double DP1 = 3.140625;$/;"	v	typeref:typename:const double	file:
DP1	libpi/libm/s_ctanl.c	/^static const long double DP1 = 3.14159265358979323829596852490908531763125L;$/;"	v	typeref:typename:const long double	file:
DP2	libpi/libm/s_catan.c	/^static const double DP2 = 1.98418714791870343106E-9;$/;"	v	typeref:typename:const double	file:
DP2	libpi/libm/s_catanf.c	/^static const double DP2 = 9.67502593994140625E-4;$/;"	v	typeref:typename:const double	file:
DP2	libpi/libm/s_catanl.c	/^static const long double DP2 = 1.6667485837041756656403424829301998703007e-19L;$/;"	v	typeref:typename:const long double	file:
DP2	libpi/libm/s_ctan.c	/^static const double DP2 = 1.98418714791870343106E-9;$/;"	v	typeref:typename:const double	file:
DP2	libpi/libm/s_ctanf.c	/^static const double DP2 = 9.67502593994140625E-4;$/;"	v	typeref:typename:const double	file:
DP2	libpi/libm/s_ctanl.c	/^static const long double DP2 = 1.6667485837041756656403424829301998703007e-19L;$/;"	v	typeref:typename:const long double	file:
DP3	libpi/libm/s_catan.c	/^static const double DP3 = 1.14423774522196636802E-17;$/;"	v	typeref:typename:const double	file:
DP3	libpi/libm/s_catanf.c	/^static const double DP3 = 1.509957990978376432E-7;$/;"	v	typeref:typename:const double	file:
DP3	libpi/libm/s_catanl.c	/^static const long double DP3 = 1.8830410776607851167459095484560349402753e-39L;$/;"	v	typeref:typename:const long double	file:
DP3	libpi/libm/s_ctan.c	/^static const double DP3 = 1.14423774522196636802E-17;$/;"	v	typeref:typename:const double	file:
DP3	libpi/libm/s_ctanf.c	/^static const double DP3 = 1.509957990978376432E-7;$/;"	v	typeref:typename:const double	file:
DP3	libpi/libm/s_ctanl.c	/^static const long double DP3 = 1.8830410776607851167459095484560349402753e-39L;$/;"	v	typeref:typename:const long double	file:
DR	labs/8-i2c-adc/code/ads1115.c	/^#   define DR(/;"	d	file:
DR_V	labs/8-i2c-adc/code/ads1115.c	/^#   define DR_V(/;"	d	file:
DS	labs/15-stepper-motor/alex-code/national_anthem.c	/^    DS,$/;"	e	enum:__anon60bf3c9d0103	file:
DSB	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define DSB(/;"	d
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.port_directions
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 10 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$128.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 10 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$131.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 10 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$134.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 10 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$136.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$127.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$130.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$133.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$135.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$137.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 11 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$138.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 12 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$126.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 12 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$129.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 12 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$132.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$91.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$92.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$93.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$100.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$101.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$102.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$109.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$110.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$111.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$139.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$140.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$141.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$142.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$98.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$107.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$116.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 3 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$143.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 3 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$144.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 3 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$145.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 3 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$146.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$90.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$94.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$95.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$96.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$97.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$103.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$104.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$105.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$106.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$99.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$108.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$112.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$113.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$114.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$115.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 4 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$147.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 4 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$148.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 4 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$149.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 4 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$150.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 5 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$151.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 5 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$152.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 5 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$153.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 5 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$154.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 8 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$155.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 8 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$156.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 9 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$157.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 9 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$158.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 9 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$159.connections
DST	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST": [ 9 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$160.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": "output",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.port_directions
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$139.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$140.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$141.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$142.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$143.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$144.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$145.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$146.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$147.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$148.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$149.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$150.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$151.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$152.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$153.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$154.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$155.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$156.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$157.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$158.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$159.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$160.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$92.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$93.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$95.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$97.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$101.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$102.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$104.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$106.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$110.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$111.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$113.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$115.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 78 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$90.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 78 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$99.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 78 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 78 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$108.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 79 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$91.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 79 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$100.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 79 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 79 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$109.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 80 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$94.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 80 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$103.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 80 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 80 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$112.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 81 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$96.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 81 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$105.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 81 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections
DST_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_EN": [ 81 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$114.connections
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_PEN": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
DST_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "DST_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
DTYPE_MAX	libpi/libm/s_llround.c	/^#define	DTYPE_MAX	/;"	d	file:
DTYPE_MAX	libpi/libm/s_llroundf.c	/^#define	DTYPE_MAX	/;"	d	file:
DTYPE_MAX	libpi/libm/s_llroundl.c	/^#define	DTYPE_MAX	/;"	d	file:
DTYPE_MAX	libpi/libm/s_lround.c	/^#define	DTYPE_MAX	/;"	d	file:
DTYPE_MAX	libpi/libm/s_lroundf.c	/^#define	DTYPE_MAX	/;"	d	file:
DTYPE_MAX	libpi/libm/s_lroundl.c	/^#define	DTYPE_MAX	/;"	d	file:
DTYPE_MIN	libpi/libm/s_llround.c	/^#define	DTYPE_MIN	/;"	d	file:
DTYPE_MIN	libpi/libm/s_llroundf.c	/^#define	DTYPE_MIN	/;"	d	file:
DTYPE_MIN	libpi/libm/s_llroundl.c	/^#define	DTYPE_MIN	/;"	d	file:
DTYPE_MIN	libpi/libm/s_lround.c	/^#define	DTYPE_MIN	/;"	d	file:
DTYPE_MIN	libpi/libm/s_lroundf.c	/^#define	DTYPE_MIN	/;"	d	file:
DTYPE_MIN	libpi/libm/s_lroundl.c	/^#define	DTYPE_MIN	/;"	d	file:
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_CORE.ports
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
DYNAMICDELAY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "DYNAMICDELAY": {$/;"	o	object:modules.SB_PLL40_PAD.ports
D_IN_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_0": {$/;"	o	object:modules.SB_GB_IO.netnames
D_IN_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_0": {$/;"	o	object:modules.SB_GB_IO.ports
D_IN_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_0": {$/;"	o	object:modules.SB_IO.netnames
D_IN_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_0": {$/;"	o	object:modules.SB_IO.ports
D_IN_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_0": {$/;"	o	object:modules.SB_IO_I3C.netnames
D_IN_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_0": {$/;"	o	object:modules.SB_IO_I3C.ports
D_IN_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_1": {$/;"	o	object:modules.SB_GB_IO.netnames
D_IN_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_1": {$/;"	o	object:modules.SB_GB_IO.ports
D_IN_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_1": {$/;"	o	object:modules.SB_IO.netnames
D_IN_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_1": {$/;"	o	object:modules.SB_IO.ports
D_IN_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_1": {$/;"	o	object:modules.SB_IO_I3C.netnames
D_IN_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_IN_1": {$/;"	o	object:modules.SB_IO_I3C.ports
D_OUT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_0": {$/;"	o	object:modules.SB_GB_IO.netnames
D_OUT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_0": {$/;"	o	object:modules.SB_GB_IO.ports
D_OUT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_0": {$/;"	o	object:modules.SB_IO.netnames
D_OUT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_0": {$/;"	o	object:modules.SB_IO.ports
D_OUT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_0": {$/;"	o	object:modules.SB_IO_I3C.netnames
D_OUT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_0": {$/;"	o	object:modules.SB_IO_I3C.ports
D_OUT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_1": {$/;"	o	object:modules.SB_GB_IO.netnames
D_OUT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_1": {$/;"	o	object:modules.SB_GB_IO.ports
D_OUT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_1": {$/;"	o	object:modules.SB_IO.netnames
D_OUT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_1": {$/;"	o	object:modules.SB_IO.ports
D_OUT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_1": {$/;"	o	object:modules.SB_IO_I3C.netnames
D_OUT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_OUT_1": {$/;"	o	object:modules.SB_IO_I3C.ports
D_REG	labs/12-verilog-blink/code/0-light/led_top.json	/^        "D_REG": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
Device code	labs/README.md	/^##### Device code$/;"	T	subsection:Labs.""Simple binary-analysis tools.
Disable_Basic_IRQs	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    Disable_Basic_IRQs  = IRQ_Base+0x24,    \/\/ 0x224$/;"	e	enum:__anon57aaac7b0103
Disable_Basic_IRQs	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    Disable_Basic_IRQs  = IRQ_Base+0x24,    \/\/ 0x224$/;"	e	enum:__anon11c1ea670103
Disable_Basic_IRQs	libpi/include/rpi-interrupts.h	/^    Disable_Basic_IRQs  = IRQ_Base+0x24,    \/\/ 0x224$/;"	e	enum:__anoncda0cdc50103
Disable_IRQs_1	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    Disable_IRQs_1      = IRQ_Base+0x1c,    \/\/ 0x21c$/;"	e	enum:__anon57aaac7b0103
Disable_IRQs_1	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    Disable_IRQs_1      = IRQ_Base+0x1c,    \/\/ 0x21c$/;"	e	enum:__anon11c1ea670103
Disable_IRQs_1	libpi/include/rpi-interrupts.h	/^    Disable_IRQs_1      = IRQ_Base+0x1c,    \/\/ 0x21c$/;"	e	enum:__anoncda0cdc50103
Disable_IRQs_2	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    Disable_IRQs_2      = IRQ_Base+0x20,    \/\/ 0x220$/;"	e	enum:__anon57aaac7b0103
Disable_IRQs_2	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    Disable_IRQs_2      = IRQ_Base+0x20,    \/\/ 0x220$/;"	e	enum:__anon11c1ea670103
Disable_IRQs_2	libpi/include/rpi-interrupts.h	/^    Disable_IRQs_2      = IRQ_Base+0x20,    \/\/ 0x220$/;"	e	enum:__anoncda0cdc50103
Docs	labs/17-i2s/PRELAB.md	/^## Docs$/;"	s	chapter:I2S Prelab
Docs	labs/17-i2s/README.md	/^## Docs$/;"	s	chapter:I2S Lab by Parthiv
Doing checks using interrupts (and binary rewriting)	labs/9-memcheck-stat/README.md	/^## Doing checks using interrupts (and binary rewriting)$/;"	s
Driver	labs/15-stepper-motor/PRELAB.md	/^### Driver$/;"	S	section:Prelab""Part 0 - Background
Driving steppers with an A4988 driver.	labs/15-stepper-motor/README.md	/^### Driving steppers with an A4988 driver.$/;"	S
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFE.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFE.ports
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFER.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFER.ports
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFES.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFES.ports
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFESR.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFESR.ports
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFESS.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFESS.ports
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNE.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNE.ports
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNER.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNER.ports
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNES.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNES.ports
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNESR.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNESR.ports
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNESS.netnames
E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "E": {$/;"	o	object:modules.SB_DFFNESS.ports
E	labs/15-stepper-motor/alex-code/national_anthem.c	/^    E,$/;"	e	enum:__anon60bf3c9d0103	file:
E	labs/15-stepper-motor/alex-code/stepper-int.h	/^#define E /;"	d
E	labs/18-ptag/reloc-install-pi/ptag-cstart.c	/^#define E /;"	d	file:
EDGE_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_EN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
EDGE_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_EN": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
EDGE_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_EN": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
EDGE_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_EN": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
EDGE_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_EN": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
EDGE_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
EDGE_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_POL": "1",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
EDGE_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
EDGE_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
EDGE_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EDGE_POL": "1",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
EE	labs/7-mem-protection/code/armv6-cp15.h	/^        EE:1,               \/\/ 25 endient exception a2-34 $/;"	m	struct:control_reg1	typeref:typename:unsigned:1
EE	libpi/include/armv6-cp15.h	/^        EE:1,               \/\/ 25 endient exception a2-34 $/;"	m	struct:control_reg1	typeref:typename:unsigned:1
EIGHTH_STEP	labs/15-stepper-motor/alex-code/stepper.h	/^    EIGHTH_STEP,$/;"	e	enum:__anonb5b47c130103
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.port_directions
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$126.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$127.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$128.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$129.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$130.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$131.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$132.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$133.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$134.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$135.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$136.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$137.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$138.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$98.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$107.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "EN": [ "1" ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$116.connections
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EN": {$/;"	o	object:modules.SB_LED_DRV_CUR.netnames
EN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EN": {$/;"	o	object:modules.SB_LED_DRV_CUR.ports
ENABLE_ICEGATE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ENABLE_ICEGATE": "0",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
ENABLE_ICEGATE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ENABLE_ICEGATE": "0",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
ENABLE_ICEGATE_PORTA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ENABLE_ICEGATE_PORTA": "0",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
ENABLE_ICEGATE_PORTA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ENABLE_ICEGATE_PORTA": "0",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
ENABLE_ICEGATE_PORTA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ENABLE_ICEGATE_PORTA": "0",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
ENABLE_ICEGATE_PORTB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ENABLE_ICEGATE_PORTB": "0",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
ENABLE_ICEGATE_PORTB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ENABLE_ICEGATE_PORTB": "0",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
ENABLE_ICEGATE_PORTB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ENABLE_ICEGATE_PORTB": "0",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
ENABLE_UART	libpi/src/uart.c	/^#	define ENABLE_UART /;"	d	file:
ENTRIES_PER_LINE	labs/17-i2s/py/generate_lut.py	/^ENTRIES_PER_LINE = 8$/;"	v
ERASER_HIGHEST	labs/11-memcheck-trap/code/eraser.h	/^    ERASER_HIGHEST = ERASER_SHARED$/;"	e	enum:__anon8d4fa0970103
ERASER_SHARED	labs/11-memcheck-trap/code/eraser.h	/^    ERASER_SHARED = 3,$/;"	e	enum:__anon8d4fa0970103
ERASER_SHARED_EX	labs/11-memcheck-trap/code/eraser.h	/^    ERASER_SHARED_EX = 2,$/;"	e	enum:__anon8d4fa0970103
ERASER_TRIVIAL	labs/11-memcheck-trap/code/eraser.h	/^enum { ERASER_TRIVIAL = 1,$/;"	e	enum:__anon8d4fa0970103
ERROR	labs/15-stepper-motor/alex-code/stepper-int.h	/^    ERROR$/;"	e	enum:__anon32e582eb0203
ESW	libpi/libm/e_hypotl.c	/^#define	ESW(/;"	d	file:
EXTERNAL_DIVIDE_FACTOR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
EXTERNAL_DIVIDE_FACTOR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
EXTERNAL_DIVIDE_FACTOR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
EXTERNAL_DIVIDE_FACTOR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
EXTERNAL_DIVIDE_FACTOR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_CORE.ports
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
EXTFEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "EXTFEEDBACK": {$/;"	o	object:modules.SB_PLL40_PAD.ports
EXTRACT_WORD64	libpi/libm/math_private.h	/^#define EXTRACT_WORD64(/;"	d
EXTRACT_WORDS	libpi/libm/math_private.h	/^#define EXTRACT_WORDS(/;"	d
Enable_Basic_IRQs	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    Enable_Basic_IRQs   = IRQ_Base+0x18,    \/\/ 0x218$/;"	e	enum:__anon57aaac7b0103
Enable_Basic_IRQs	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    Enable_Basic_IRQs   = IRQ_Base+0x18,    \/\/ 0x218$/;"	e	enum:__anon11c1ea670103
Enable_Basic_IRQs	libpi/include/rpi-interrupts.h	/^    Enable_Basic_IRQs   = IRQ_Base+0x18,    \/\/ 0x218$/;"	e	enum:__anoncda0cdc50103
Enable_IRQs_1	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    Enable_IRQs_1       = IRQ_Base+0x10,    \/\/ 0x210$/;"	e	enum:__anon57aaac7b0103
Enable_IRQs_1	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    Enable_IRQs_1       = IRQ_Base+0x10,    \/\/ 0x210$/;"	e	enum:__anon11c1ea670103
Enable_IRQs_1	libpi/include/rpi-interrupts.h	/^    Enable_IRQs_1       = IRQ_Base+0x10,    \/\/ 0x210$/;"	e	enum:__anoncda0cdc50103
Enable_IRQs_2	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    Enable_IRQs_2       = IRQ_Base+0x14,    \/\/ 0x214$/;"	e	enum:__anon57aaac7b0103
Enable_IRQs_2	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    Enable_IRQs_2       = IRQ_Base+0x14,    \/\/ 0x214$/;"	e	enum:__anon11c1ea670103
Enable_IRQs_2	libpi/include/rpi-interrupts.h	/^    Enable_IRQs_2       = IRQ_Base+0x14,    \/\/ 0x214$/;"	e	enum:__anoncda0cdc50103
Engler + Akshay, Spr 2022.	README.md	/^### Engler + Akshay, Spr 2022.$/;"	S	section:CS240lx: advanced operating system lab, accelerated
Entry	labs/20-d/code/tools/piprog/loader.go	/^	Entry uint32$/;"	m	struct:main.BinaryLoader	typeref:typename:uint32
Entry	labs/20-d/code/tools/piprog/loader.go	/^	Entry uint32$/;"	m	struct:main.IntelHexLoader	typeref:typename:uint32
Eraser	labs/16-eraser/README.md	/^## Eraser$/;"	s
Eraser review	labs/16-eraser/README.md	/^#### Eraser review$/;"	t	section:Eraser
Exension: hook your light strip up to the microphone output.	labs/8-i2c-adc/README.md	/^### Exension: hook your light strip up to the microphone output.$/;"	S	section:Using the I2C protocol to use an analog-to-digital converter (ADC)
Exension: implement your own i2c driver.	labs/8-i2c-adc/README.md	/^### Exension: implement your own i2c driver.$/;"	S	section:Using the I2C protocol to use an analog-to-digital converter (ADC)
Exension: use the alert pin to detect when a reading is available.	labs/8-i2c-adc/README.md	/^### Exension: use the alert pin to detect when a reading is available.$/;"	S	section:Using the I2C protocol to use an analog-to-digital converter (ADC)
Extension:  rewrite 140e `fake-os` to use tiny processes	labs/7-mem-protection/README.md	/^#### Extension:  rewrite 140e `fake-os` to use tiny processes$/;"	t	subsection:Simple memory protection.
Extension: Accel	labs/15-stepper-motor/alex-README.md	/^### Extension: Accel$/;"	S	section:Stepper Motors""Part 3 - Extensions
Extension: Acceleration	labs/15-stepper-motor/alex-README.md	/^### Extension: Acceleration$/;"	S	section:Stepper Motors""Part 3 - Extensions
Extension: Accelerometer [Alex]	labs/15-stepper-motor/README.md	/^### Extension: Accelerometer [Alex]$/;"	S
Extension: Do something cool	labs/15-stepper-motor/alex-README.md	/^### Extension: Do something cool$/;"	S	section:Stepper Motors""Part 3 - Extensions
Extension: Do something cool [Alex]	labs/15-stepper-motor/README.md	/^### Extension: Do something cool [Alex]$/;"	S
Extension: Microstepping	labs/15-stepper-motor/alex-README.md	/^### Extension: Microstepping$/;"	S	section:Stepper Motors""Part 3 - Extensions
Extension: Microstepping [Alex]	labs/15-stepper-motor/README.md	/^### Extension: Microstepping [Alex]$/;"	S
Extension: better underlying allocator	labs/20-d/README.md	/^### Extension: better underlying allocator$/;"	S	section:D lab""Part 3: typed allocator
Extension: buffered writer	labs/20-d/README.md	/^### Extension: buffered writer$/;"	S	section:D lab""Part 2: implement a basic print function
Extension: display the readings using your light strip.	labs/10-i2c-accel/README.md	/^### Extension: display the readings using your light strip.$/;"	S	section:Using an accelerometer
Extension: make a fast arena allocator.	labs/6-debug-alloc/README.md	/^### Extension: make a fast arena allocator.  $/;"	S	section:Building a redzone allocator.
Extension: make adult allocators	labs/6-debug-alloc/README.md	/^### Extension: make adult allocators$/;"	S	section:Building a redzone allocator.
Extension: make error messages more useful	labs/6-debug-alloc/README.md	/^### Extension: make error messages more useful$/;"	S	section:Building a redzone allocator.
Extension: making a `curry` routine	labs/1-dynamic-code-gen/README.md	/^#### Extension: making a `curry` routine$/;"	t	subsection:Lab: dynamic code generation""Part 3: make an interrupt dispatch compiler.
Extensions	labs/12-verilog-blink/README.md	/^# Extensions$/;"	c
Extensions	labs/13-verilog-uart/README.md	/^# Extensions$/;"	c
Extensions	labs/3-digital-analyzer/README.md	/^### Extensions$/;"	S	section:Checkoff
Extensions	labs/4-ws2812b/README.md	/^### Extensions$/;"	S	section:Controlling a  WS2812B light string.
Extensions	labs/5-malloc+gc/README.md	/^### Extensions$/;"	S	section:Lab: Leak detection, garbage collection
Extensions / Projects	labs/17-i2s/README.md	/^## Extensions \/ Projects$/;"	s	chapter:I2S Lab by Parthiv
Extra info	labs/12-verilog-blink/README.md	/^# Extra info$/;"	c
F	labs/15-stepper-motor/alex-code/national_anthem.c	/^    F,$/;"	e	enum:__anon60bf3c9d0103	file:
F	labs/7-mem-protection/code/armv6-cp15.h	/^        F:1,                \/\/ 10:1  impl defined$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
F	libpi/include/armv6-cp15.h	/^        F:1,                \/\/ 10:1  impl defined$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
F1	labs/7-mem-protection/code/armv6-cp15.h	/^        F1:1,               \/\/ 21   fast interrupt.  [dunno]$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
F1	libpi/include/armv6-cp15.h	/^        F1:1,               \/\/ 21   fast interrupt.  [dunno]$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
FAULT_STATUS_REG_GET	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define FAULT_STATUS_REG_GET(/;"	d
FA_force_ap	labs/7-mem-protection/code/armv6-cp15.h	/^        FA_force_ap:1,      \/\/ 29  0 = disabled, 1 = force ap enabled      $/;"	m	struct:control_reg1	typeref:typename:unsigned:1
FA_force_ap	libpi/include/armv6-cp15.h	/^        FA_force_ap:1,      \/\/ 29  0 = disabled, 1 = force ap enabled      $/;"	m	struct:control_reg1	typeref:typename:unsigned:1
FDA_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_FEEDBACK": "0000",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
FDA_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_FEEDBACK": "0000",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
FDA_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_FEEDBACK": "0000",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
FDA_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_FEEDBACK": "0000",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
FDA_FEEDBACK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_FEEDBACK": "0000",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
FDA_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_RELATIVE": "0000",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
FDA_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_RELATIVE": "0000",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
FDA_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_RELATIVE": "0000",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
FDA_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_RELATIVE": "0000",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
FDA_RELATIVE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FDA_RELATIVE": "0000",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
FEEDBACK_PATH	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FEEDBACK_PATH": "SIMPLE",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
FEEDBACK_PATH	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FEEDBACK_PATH": "SIMPLE",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
FEEDBACK_PATH	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FEEDBACK_PATH": "SIMPLE",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
FEEDBACK_PATH	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FEEDBACK_PATH": "SIMPLE",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
FEEDBACK_PATH	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FEEDBACK_PATH": "SIMPLE",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
FE_ALL_EXCEPT	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_ALL_EXCEPT	/;"	d
FE_ALL_EXCEPT	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_ALL_EXCEPT	/;"	d
FE_ALL_EXCEPT	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_ALL_EXCEPT	/;"	d
FE_ALL_EXCEPT	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_ALL_EXCEPT	/;"	d
FE_ALL_EXCEPT	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_ALL_EXCEPT	/;"	d
FE_ALL_INVALID	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_ALL_INVALID	/;"	d
FE_DENORMAL	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_DENORMAL	/;"	d
FE_DENORMAL	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_DENORMAL	/;"	d
FE_DFL_ENV	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_DFL_ENV	/;"	d
FE_DFL_ENV	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_DFL_ENV	/;"	d
FE_DFL_ENV	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_DFL_ENV	/;"	d
FE_DFL_ENV	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_DFL_ENV	/;"	d
FE_DFL_ENV	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_DFL_ENV	/;"	d
FE_DIVBYZERO	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_DIVBYZERO	/;"	d
FE_DIVBYZERO	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_DIVBYZERO	/;"	d
FE_DIVBYZERO	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_DIVBYZERO	/;"	d
FE_DIVBYZERO	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_DIVBYZERO	/;"	d
FE_DIVBYZERO	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_DIVBYZERO	/;"	d
FE_DOWNWARD	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_DOWNWARD	/;"	d
FE_DOWNWARD	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_DOWNWARD	/;"	d
FE_DOWNWARD	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_DOWNWARD	/;"	d
FE_DOWNWARD	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_DOWNWARD	/;"	d
FE_DOWNWARD	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_DOWNWARD	/;"	d
FE_INEXACT	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_INEXACT	/;"	d
FE_INEXACT	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_INEXACT	/;"	d
FE_INEXACT	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_INEXACT	/;"	d
FE_INEXACT	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_INEXACT	/;"	d
FE_INEXACT	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_INEXACT	/;"	d
FE_INVALID	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_INVALID	/;"	d
FE_INVALID	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_INVALID	/;"	d
FE_INVALID	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_INVALID	/;"	d
FE_INVALID	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_INVALID	/;"	d
FE_INVALID	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_INVALID	/;"	d
FE_OVERFLOW	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_OVERFLOW	/;"	d
FE_OVERFLOW	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_OVERFLOW	/;"	d
FE_OVERFLOW	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_OVERFLOW	/;"	d
FE_OVERFLOW	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_OVERFLOW	/;"	d
FE_OVERFLOW	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_OVERFLOW	/;"	d
FE_TONEAREST	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_TONEAREST	/;"	d
FE_TONEAREST	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_TONEAREST	/;"	d
FE_TONEAREST	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_TONEAREST	/;"	d
FE_TONEAREST	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_TONEAREST	/;"	d
FE_TONEAREST	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_TONEAREST	/;"	d
FE_TOWARDZERO	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_TOWARDZERO	/;"	d
FE_TOWARDZERO	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_TOWARDZERO	/;"	d
FE_TOWARDZERO	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_TOWARDZERO	/;"	d
FE_TOWARDZERO	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_TOWARDZERO	/;"	d
FE_TOWARDZERO	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_TOWARDZERO	/;"	d
FE_UNDERFLOW	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_UNDERFLOW	/;"	d
FE_UNDERFLOW	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_UNDERFLOW	/;"	d
FE_UNDERFLOW	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_UNDERFLOW	/;"	d
FE_UNDERFLOW	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_UNDERFLOW	/;"	d
FE_UNDERFLOW	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_UNDERFLOW	/;"	d
FE_UPWARD	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	FE_UPWARD	/;"	d
FE_UPWARD	libpi/libm/include/openlibm_fenv_arm.h	/^#define	FE_UPWARD	/;"	d
FE_UPWARD	libpi/libm/include/openlibm_fenv_i387.h	/^#define	FE_UPWARD	/;"	d
FE_UPWARD	libpi/libm/include/openlibm_fenv_mips.h	/^#define	FE_UPWARD	/;"	d
FE_UPWARD	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_UPWARD	/;"	d
FE_VXCVI	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_VXCVI	/;"	d
FE_VXIDI	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_VXIDI	/;"	d
FE_VXIMZ	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_VXIMZ	/;"	d
FE_VXISI	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_VXISI	/;"	d
FE_VXSNAN	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_VXSNAN	/;"	d
FE_VXSOFT	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_VXSOFT	/;"	d
FE_VXSQRT	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_VXSQRT	/;"	d
FE_VXVC	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_VXVC	/;"	d
FE_VXZDZ	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	FE_VXZDZ	/;"	d
FFT_H	labs/17-i2s/code/fft.h	/^#define FFT_H$/;"	d
FFT_LEN	labs/17-i2s/code/tests/6-fft-freqout.c	/^#define FFT_LEN /;"	d	file:
FFT_LEN	labs/17-i2s/code/tests/7-fft-freqviz.c	/^#define FFT_LEN /;"	d	file:
FFT_LEN	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define FFT_LEN /;"	d	file:
FFT_SINE_LUT	labs/17-i2s/code/fft_sine_lut.h	/^int16_t FFT_SINE_LUT[FFT_SINE_LUT_SIZE - FFT_SINE_LUT_SIZE\/4] = {$/;"	v	typeref:typename:int16_t[]
FFT_SINE_LUT_H	labs/17-i2s/code/fft_sine_lut.h	/^#define FFT_SINE_LUT_H$/;"	d
FFT_SINE_LUT_SIZE	labs/17-i2s/code/fft_sine_lut.h	/^#define FFT_SINE_LUT_SIZE /;"	d
FFT_SINE_LUT_SIZE	labs/17-i2s/py/generate_lut.py	/^FFT_SINE_LUT_SIZE = 1024$/;"	v
FILTERIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FILTERIN": {$/;"	o	object:modules.SB_FILTER_50NS.netnames
FILTERIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FILTERIN": {$/;"	o	object:modules.SB_FILTER_50NS.ports
FILTEROUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FILTEROUT": {$/;"	o	object:modules.SB_FILTER_50NS.netnames
FILTEROUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FILTEROUT": {$/;"	o	object:modules.SB_FILTER_50NS.ports
FILTER_RANGE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FILTER_RANGE": "000",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
FILTER_RANGE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FILTER_RANGE": "000",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
FILTER_RANGE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FILTER_RANGE": "000",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
FILTER_RANGE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FILTER_RANGE": "000",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
FILTER_RANGE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "FILTER_RANGE": "000",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
FINISHED	labs/15-stepper-motor/alex-code/stepper-int.h	/^    FINISHED,$/;"	e	enum:__anon32e582eb0203
FIQ_MODE	libpi/include/rpi-constants.h	/^#define FIQ_MODE /;"	d
FIQ_control	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    FIQ_control         = IRQ_Base+0xc,     \/\/ 0x20c$/;"	e	enum:__anon57aaac7b0103
FIQ_control	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    FIQ_control         = IRQ_Base+0xc,     \/\/ 0x20c$/;"	e	enum:__anon11c1ea670103
FIQ_control	libpi/include/rpi-interrupts.h	/^    FIQ_control         = IRQ_Base+0xc,     \/\/ 0x20c$/;"	e	enum:__anoncda0cdc50103
FLUSH	labs/4-ws2812b/code/WS2812B.h	/^        FLUSH = ns_to_cycles(50 *1000)    \/\/ how long to hold low to flush$/;"	e	enum:__anon929731980103
FLUSH_BTB	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define FLUSH_BTB(/;"	d
FP_FAST_FMA	libpi/libm/include/openlibm_math.h	/^#define	FP_FAST_FMA	/;"	d
FP_FAST_FMAF	libpi/libm/include/openlibm_math.h	/^#define	FP_FAST_FMAF	/;"	d
FP_FAST_FMAL	libpi/libm/include/openlibm_math.h	/^#define	FP_FAST_FMAL	/;"	d
FP_ILOGB0	libpi/libm/include/openlibm_math.h	/^#define	FP_ILOGB0	/;"	d
FP_ILOGBNAN	libpi/libm/include/openlibm_math.h	/^#define	FP_ILOGBNAN	/;"	d
FP_INFINITE	libpi/libm/include/openlibm_math.h	/^#define	FP_INFINITE	/;"	d
FP_NAN	libpi/libm/include/openlibm_math.h	/^#define	FP_NAN	/;"	d
FP_NORMAL	libpi/libm/include/openlibm_math.h	/^#define	FP_NORMAL	/;"	d
FP_SUBNORMAL	libpi/libm/include/openlibm_math.h	/^#define	FP_SUBNORMAL	/;"	d
FP_ZERO	libpi/libm/include/openlibm_math.h	/^#define	FP_ZERO	/;"	d
FREED	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon1a6c222a0103
FREED	labs/5-malloc+gc/code/ckalloc copy.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anonc3e2d6a80103
FREED	labs/6-debug-alloc/code/ckalloc copy.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anonc6d50a1b0103
FREED	labs/6-debug-alloc/code/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon5e7fd8600103
FREED	labs/9-memcheck-stat/starter-code/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon5746cb7c0103
FREED	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon3e640cdc0103
FREED	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon971033210103
FREED	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon6dc619310103
FREED	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anon2974db920103
FREED	libpi/include/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	e	enum:__anona18c2c060103
FREE_MB	libpi/include/rpi-constants.h	/^#define FREE_MB /;"	d
FREQS_PER_BUCKET	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define FREQS_PER_BUCKET /;"	d	file:
FS	labs/15-stepper-motor/alex-code/national_anthem.c	/^    FS,$/;"	e	enum:__anon60bf3c9d0103	file:
FS	labs/17-i2s/code/tests/6-fft-freqout.c	/^#define FS /;"	d	file:
FS	labs/17-i2s/code/tests/7-fft-freqviz.c	/^#define FS /;"	d	file:
FS	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define FS /;"	d	file:
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
FULL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "FULL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
FULL_STEP	labs/15-stepper-motor/alex-code/stepper.h	/^    FULL_STEP,$/;"	e	enum:__anonb5b47c130103
File	labs/20-d/code/libd/ulib/io.d	/^struct File {$/;"	s	file:
Find other race bugs.	labs/16-eraser/README.md	/^#### Find other race bugs.$/;"	t	section:Eraser
First step: hook up your hardware.	labs/4-ws2812b/README.md	/^###  First step: hook up your hardware.$/;"	S	section:Controlling a  WS2812B light string.
Fixed point multiplication	labs/17-i2s/README.md	/^### Fixed point multiplication$/;"	S	section:I2S Lab by Parthiv""Step 2: Integrating the FFT
Floating point: there is now a floating point target.	labs/8-i2c-adc/README.md	/^### Floating point: there is now a floating point target.$/;"	S	section:Using the I2C protocol to use an analog-to-digital converter (ADC)
Foo	labs/20-d/code/progs/alloc/main.d	/^struct Foo {$/;"	s	file:
FuncType	labs/20-d/code/kernel/board/raspi/gpio.d	/^enum FuncType {$/;"	g	file:
G	labs/15-stepper-motor/alex-code/national_anthem.c	/^    G,$/;"	e	enum:__anon60bf3c9d0103	file:
G	labs/7-mem-protection/code/pinned-vm.h	/^    uint32_t G,         \/\/ is this a global entry?$/;"	m	struct:__anon867efaea0608	typeref:typename:uint32_t
G	libpi/include/pinned-vm.h	/^    uint32_t G,         \/\/ is this a global entry?$/;"	m	struct:__anon7d92c1db0608	typeref:typename:uint32_t
GEN_FORWARD_BTN	labs/2-ir/code/tsop.h	/^#define GEN_FORWARD_BTN /;"	d
GEN_HEADER	labs/2-ir/code/tsop.h	/^#define GEN_HEADER /;"	d
GEN_MUTE_BTN	labs/2-ir/code/tsop.h	/^#define GEN_MUTE_BTN /;"	d
GEN_NUM_READINGS	labs/2-ir/code/tsop.h	/^#define GEN_NUM_READINGS /;"	d
GEN_ONE_EXP	labs/2-ir/code/tsop.h	/^#define GEN_ONE_EXP /;"	d
GEN_PLAY_PAUSE_BTN	labs/2-ir/code/tsop.h	/^#define GEN_PLAY_PAUSE_BTN /;"	d
GEN_PWR_BTN	labs/2-ir/code/tsop.h	/^#define GEN_PWR_BTN /;"	d
GEN_REMOTE	labs/2-ir/code/tsop.h	/^#define GEN_REMOTE /;"	d
GEN_REPLAY_BTN	labs/2-ir/code/tsop.h	/^#define GEN_REPLAY_BTN /;"	d
GEN_REWIND_BTN	labs/2-ir/code/tsop.h	/^#define GEN_REWIND_BTN /;"	d
GEN_SRC_BTN	labs/2-ir/code/tsop.h	/^#define GEN_SRC_BTN /;"	d
GEN_VOL_DOWN_BTN	labs/2-ir/code/tsop.h	/^#define GEN_VOL_DOWN_BTN /;"	d
GEN_VOL_UP_BTN	labs/2-ir/code/tsop.h	/^#define GEN_VOL_UP_BTN /;"	d
GEN_ZERO_EXP	labs/2-ir/code/tsop.h	/^#define GEN_ZERO_EXP /;"	d
GET32	libpi/staff-start.S	/^GET32:$/;"	l
GET8	libpi/staff-src/put-get.S	/^GET8:$/;"	l
GETFRAC	libpi/libm/s_modfl.c	/^#define	GETFRAC(/;"	d	file:
GETPC	libpi/staff-src/put-get.S	/^GETPC:$/;"	l
GET_FLOAT_WORD	libpi/libm/math_private.h	/^#define GET_FLOAT_WORD(/;"	d
GET_HIGH_WORD	libpi/libm/e_hypotl.c	/^#define	GET_HIGH_WORD(/;"	d	file:
GET_HIGH_WORD	libpi/libm/math_private.h	/^#define GET_HIGH_WORD(/;"	d
GET_LDBL_EXPSIGN	libpi/libm/math_private.h	/^#define	GET_LDBL_EXPSIGN(/;"	d
GET_LDBL_MAN	libpi/libm/e_hypotl.c	/^#define	GET_LDBL_MAN(/;"	d	file:
GET_LDOUBLE_EXP	libpi/libm/math_private_openbsd.h	/^#define GET_LDOUBLE_EXP(/;"	d
GET_LDOUBLE_LSW64	libpi/libm/math_private_openbsd.h	/^#define GET_LDOUBLE_LSW64(/;"	d
GET_LDOUBLE_MSW	libpi/libm/math_private_openbsd.h	/^#define GET_LDOUBLE_MSW(/;"	d
GET_LDOUBLE_MSW64	libpi/libm/math_private_openbsd.h	/^#define GET_LDOUBLE_MSW64(/;"	d
GET_LDOUBLE_WORDS	libpi/libm/math_private_openbsd.h	/^#define GET_LDOUBLE_WORDS(/;"	d
GET_LDOUBLE_WORDS64	libpi/libm/math_private_openbsd.h	/^#define GET_LDOUBLE_WORDS64(/;"	d
GET_LOW_WORD	libpi/libm/math_private.h	/^#define GET_LOW_WORD(/;"	d
GLOBAL_BUFFER_OUTPUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "GLOBAL_BUFFER_OUTPUT": {$/;"	o	object:modules.SB_GB.netnames
GLOBAL_BUFFER_OUTPUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "GLOBAL_BUFFER_OUTPUT": {$/;"	o	object:modules.SB_GB.ports
GLOBAL_BUFFER_OUTPUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "GLOBAL_BUFFER_OUTPUT": {$/;"	o	object:modules.SB_GB_IO.netnames
GLOBAL_BUFFER_OUTPUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "GLOBAL_BUFFER_OUTPUT": {$/;"	o	object:modules.SB_GB_IO.ports
GNU	labs/20-d/code/libd/core/bitop.d	/^version (GNU) {$/;"	V	file:
GNU	labs/20-d/code/libd/ulib/bits.d	/^version (GNU) {$/;"	V	file:
GPIO_BASE	labs/4-ws2812b/fake-pi/fake-pi.c	/^#define GPIO_BASE /;"	d	file:
GPIO_BASE	libpi/src/gpio.c	/^#define GPIO_BASE /;"	d	file:
GPIO_FUNC_ALT0	libpi/include/gpio.h	/^    GPIO_FUNC_ALT0    = 4,$/;"	e	enum:__anonf2ca087c0103
GPIO_FUNC_ALT1	libpi/include/gpio.h	/^    GPIO_FUNC_ALT1    = 5,$/;"	e	enum:__anonf2ca087c0103
GPIO_FUNC_ALT2	libpi/include/gpio.h	/^    GPIO_FUNC_ALT2    = 6,$/;"	e	enum:__anonf2ca087c0103
GPIO_FUNC_ALT3	libpi/include/gpio.h	/^    GPIO_FUNC_ALT3    = 7,$/;"	e	enum:__anonf2ca087c0103
GPIO_FUNC_ALT4	libpi/include/gpio.h	/^    GPIO_FUNC_ALT4    = 3,$/;"	e	enum:__anonf2ca087c0103
GPIO_FUNC_ALT5	libpi/include/gpio.h	/^    GPIO_FUNC_ALT5    = 2,$/;"	e	enum:__anonf2ca087c0103
GPIO_FUNC_INPUT	libpi/include/gpio.h	/^    GPIO_FUNC_INPUT   = 0,$/;"	e	enum:__anonf2ca087c0103
GPIO_FUNC_OUTPUT	libpi/include/gpio.h	/^    GPIO_FUNC_OUTPUT  = 1,$/;"	e	enum:__anonf2ca087c0103
GPIO_INT0	libpi/include/gpio.h	/^enum { GPIO_INT0 = 49, GPIO_INT1, GPIO_INT2, GPIO_INT3 };$/;"	e	enum:__anonf2ca087c0203
GPIO_INT1	libpi/include/gpio.h	/^enum { GPIO_INT0 = 49, GPIO_INT1, GPIO_INT2, GPIO_INT3 };$/;"	e	enum:__anonf2ca087c0203
GPIO_INT2	libpi/include/gpio.h	/^enum { GPIO_INT0 = 49, GPIO_INT1, GPIO_INT2, GPIO_INT3 };$/;"	e	enum:__anonf2ca087c0203
GPIO_INT3	libpi/include/gpio.h	/^enum { GPIO_INT0 = 49, GPIO_INT1, GPIO_INT2, GPIO_INT3 };$/;"	e	enum:__anonf2ca087c0203
GPIO_READ_RAW	libpi/include/cycle-util.h	/^    static inline unsigned GPIO_READ_RAW(unsigned pin) {$/;"	f	typeref:typename:unsigned
GPIO_RX	libpi/include/gpio.h	/^#define GPIO_RX /;"	d
GPIO_TX	libpi/include/gpio.h	/^#define GPIO_TX /;"	d
GREP_STR	libpi/manifest.mk	/^GREP_STR := 'HASH:\\|ERROR:\\|PANIC:\\|PASS:\\|TEST:'$/;"	m
GREP_STR	libpi/tests/Makefile	/^GREP_STR := 'TRACE:\\|ERROR:\\|PANIC:\\|PASS:\\|TEST:'$/;"	m
GS	labs/15-stepper-motor/alex-code/national_anthem.c	/^    GS,$/;"	e	enum:__anon60bf3c9d0103	file:
GTKWave (optional)	labs/12-verilog-blink/PRELAB.md	/^### GTKWave (optional)$/;"	S	section:Prelab""Toolchain installation
GYRO_CONFIG	labs/10-i2c-accel/code/gyro.c	/^    GYRO_CONFIG = 29, $/;"	e	enum:__anonc807f0d20303	file:
GYRO_XOUT_H	labs/10-i2c-accel/code/gyro.c	/^    GYRO_XOUT_H = 67,$/;"	e	enum:__anonc807f0d20303	file:
General limitations.	labs/5-malloc+gc/README.md	/^### General limitations.$/;"	S	section:Lab: Leak detection, garbage collection
GetCode	labs/20-d/code/tools/piprog/piprog.go	/^	GetCode = 0x55556666$/;"	c	package:main
GetProgInfo	labs/20-d/code/tools/piprog/piprog.go	/^	GetProgInfo = 0x11112222$/;"	c	package:main
GetUint	labs/20-d/code/tools/piprog/piprog.go	/^func GetUint(port io.Reader) uint32 {$/;"	f	package:main	typeref:typename:uint32
Getting started with Verilog	labs/12-verilog-blink/README.md	/^# Getting started with Verilog$/;"	c
HALF_STEP	labs/15-stepper-motor/alex-code/stepper.h	/^    HALF_STEP,$/;"	e	enum:__anonb5b47c130103
HANDOFF_FD	libunix/staff-libunix.h	/^#define HANDOFF_FD /;"	d
HAVE_EFFICIENT_IRINT	libpi/libm/math_private.h	/^#define	HAVE_EFFICIENT_IRINT$/;"	d
HDRS	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^HDRS := $(wildcard .\/*.h)$/;"	m
HDRS	labs/18-ptag/ptag-linker/Makefile	/^HDRS := $(wildcard .\/*.h)$/;"	m
HFRAC_BITS	libpi/libm/e_fmodl.c	/^#define	HFRAC_BITS	/;"	d	file:
HFRAC_BITS	libpi/libm/s_remquol.c	/^#define	HFRAC_BITS	/;"	d	file:
HIBITS	libpi/libm/s_modfl.c	/^#define	HIBITS	/;"	d	file:
HIGHEST_USED_ADDR	libpi/include/rpi-constants.h	/^#define HIGHEST_USED_ADDR /;"	d
HUGE	libpi/libm/include/openlibm_math.h	/^#define	HUGE	/;"	d
HUGE_VAL	libpi/libm/include/openlibm_math.h	/^#define	HUGE_VAL	/;"	d
HUGE_VALF	libpi/libm/include/openlibm_math.h	/^#define	HUGE_VALF	/;"	d
HUGE_VALL	libpi/libm/include/openlibm_math.h	/^#define	HUGE_VALL	/;"	d
Header	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^} Header;$/;"	t	typeref:union:header	file:
Header	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^} Header;$/;"	t	typeref:union:header	file:
Header	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^} Header;$/;"	t	typeref:union:header	file:
Header	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^} Header;$/;"	t	typeref:union:header	file:
Header	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^} Header;$/;"	t	typeref:union:header	file:
Header	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^} Header;$/;"	t	typeref:union:header	file:
Header	labs/5-malloc+gc/code/kr-malloc.h	/^} Header;$/;"	t	typeref:union:header
Header	labs/6-debug-alloc/code/kr-malloc.h	/^} Header;$/;"	t	typeref:union:header
Header	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^} Header;$/;"	t	typeref:union:header
I	libpi/libm/include/openlibm_complex.h	/^#define I /;"	d
I0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I0": {$/;"	o	object:modules.ICESTORM_LC.netnames
I0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I0": {$/;"	o	object:modules.ICESTORM_LC.ports
I0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I0": {$/;"	o	object:modules.SB_CARRY.netnames
I0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I0": {$/;"	o	object:modules.SB_CARRY.ports
I0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I0": {$/;"	o	object:modules.SB_LUT4.netnames
I0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I0": {$/;"	o	object:modules.SB_LUT4.ports
I1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I1": {$/;"	o	object:modules.ICESTORM_LC.netnames
I1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I1": {$/;"	o	object:modules.ICESTORM_LC.ports
I1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I1": {$/;"	o	object:modules.SB_CARRY.netnames
I1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I1": {$/;"	o	object:modules.SB_CARRY.ports
I1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I1": {$/;"	o	object:modules.SB_LUT4.netnames
I1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I1": {$/;"	o	object:modules.SB_LUT4.ports
I2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I2": {$/;"	o	object:modules.ICESTORM_LC.netnames
I2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I2": {$/;"	o	object:modules.ICESTORM_LC.ports
I2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I2": {$/;"	o	object:modules.SB_LUT4.netnames
I2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I2": {$/;"	o	object:modules.SB_LUT4.ports
I2CIRQ	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I2CIRQ": {$/;"	o	object:modules.SB_I2C.netnames
I2CIRQ	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I2CIRQ": {$/;"	o	object:modules.SB_I2C.ports
I2CWKUP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I2CWKUP": {$/;"	o	object:modules.SB_I2C.netnames
I2CWKUP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I2CWKUP": {$/;"	o	object:modules.SB_I2C.ports
I2C_SLAVE_INIT_ADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I2C_SLAVE_INIT_ADDR": "0b1111100001"$/;"	s	object:modules.SB_I2C.parameter_default_values
I2S General Background	labs/17-i2s/PRELAB.md	/^## I2S General Background$/;"	s	chapter:I2S Prelab
I2S Lab by Parthiv	labs/17-i2s/README.md	/^# I2S Lab by Parthiv$/;"	c
I2S Prelab	labs/17-i2s/PRELAB.md	/^# I2S Prelab$/;"	c
I2S_CLK_DIV_FRAC_LB	labs/17-i2s/code/i2s.h	/^    I2S_CLK_DIV_FRAC_LB = 0,$/;"	e	enum:__anon9a6dce560303
I2S_CLK_DIV_FRAC_UB	labs/17-i2s/code/i2s.h	/^    I2S_CLK_DIV_FRAC_UB = 11,$/;"	e	enum:__anon9a6dce560303
I2S_CLK_DIV_INT_LB	labs/17-i2s/code/i2s.h	/^    I2S_CLK_DIV_INT_LB = 12,$/;"	e	enum:__anon9a6dce560303
I2S_CLK_DIV_INT_UB	labs/17-i2s/code/i2s.h	/^    I2S_CLK_DIV_INT_UB = 23$/;"	e	enum:__anon9a6dce560303
I2S_CS_EN	labs/17-i2s/code/i2s.h	/^    I2S_CS_EN = 0,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXCLR	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXCLR = 4,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXD	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXD = 20,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXERR	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXERR = 16,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXF	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXF = 22,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXON	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXON = 1,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXR	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXR = 18,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXSEX	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXSEX = 23,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXSYNC	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXSYNC = 14,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXTHR_LB	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXTHR_LB = 7,$/;"	e	enum:__anon9a6dce560403
I2S_CS_RXTHR_UB	labs/17-i2s/code/i2s.h	/^    I2S_CS_RXTHR_UB = 8,$/;"	e	enum:__anon9a6dce560403
I2S_CS_STBY	labs/17-i2s/code/i2s.h	/^    I2S_CS_STBY = 25,$/;"	e	enum:__anon9a6dce560403
I2S_CS_SYNC	labs/17-i2s/code/i2s.h	/^    I2S_CS_SYNC = 24,$/;"	e	enum:__anon9a6dce560403
I2S_MODE_FLEN_LB	labs/17-i2s/code/i2s.h	/^    I2S_MODE_FLEN_LB = 10,      \/\/ frame length$/;"	e	enum:__anon9a6dce560503
I2S_MODE_FLEN_UB	labs/17-i2s/code/i2s.h	/^    I2S_MODE_FLEN_UB = 19$/;"	e	enum:__anon9a6dce560503
I2S_MODE_FSLEN_LB	labs/17-i2s/code/i2s.h	/^    I2S_MODE_FSLEN_LB = 0,      \/\/ frame sync length$/;"	e	enum:__anon9a6dce560503
I2S_MODE_FSLEN_UB	labs/17-i2s/code/i2s.h	/^    I2S_MODE_FSLEN_UB = 9,$/;"	e	enum:__anon9a6dce560503
I2S_PIN_CLK	labs/17-i2s/code/i2s.h	/^    I2S_PIN_CLK = 18,$/;"	e	enum:__anon9a6dce560103
I2S_PIN_DIN	labs/17-i2s/code/i2s.h	/^    I2S_PIN_DIN = 20,$/;"	e	enum:__anon9a6dce560103
I2S_PIN_DOUT	labs/17-i2s/code/i2s.h	/^    I2S_PIN_DOUT = 21,$/;"	e	enum:__anon9a6dce560103
I2S_PIN_FS	labs/17-i2s/code/i2s.h	/^    I2S_PIN_FS = 19,$/;"	e	enum:__anon9a6dce560103
I2S_REGS_BASE	labs/17-i2s/code/i2s.h	/^#define I2S_REGS_BASE /;"	d
I2S_RXC_CH1EN	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH1EN = 30,         \/\/ channel 1 enable$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH1POS_LB	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH1POS_LB = 20,     \/\/ channel 1 position$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH1POS_UB	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH1POS_UB = 29,$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH1WEX	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH1WEX = 31,        \/\/ channel 1 width extension$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH1WID_LB	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH1WID_LB = 16,     \/\/ channel 1 width$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH1WID_UB	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH1WID_UB = 19,$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH2EN	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH2EN = 14,         \/\/ channel 2 enable$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH2POS_LB	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH2POS_LB = 4,     \/\/ channel 2 position$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH2POS_UB	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH2POS_UB = 13,$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH2WEX	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH2WEX = 15,        \/\/ channel 2 width extension$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH2WID_LB	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH2WID_LB = 0,     \/\/ channel 2 width$/;"	e	enum:__anon9a6dce560603
I2S_RXC_CH2WID_UB	labs/17-i2s/code/i2s.h	/^    I2S_RXC_CH2WID_UB = 3,$/;"	e	enum:__anon9a6dce560603
I3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I3": {$/;"	o	object:modules.ICESTORM_LC.netnames
I3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I3": {$/;"	o	object:modules.ICESTORM_LC.ports
I3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I3": {$/;"	o	object:modules.SB_LUT4.netnames
I3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "I3": {$/;"	o	object:modules.SB_LUT4.ports
ICESTORM_DSP	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
ICESTORM_HFOSC	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
ICESTORM_LC	labs/12-verilog-blink/code/0-light/led_top.json	/^    "ICESTORM_LC": {$/;"	o	object:modules
ICESTORM_LC	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
ICESTORM_LFOSC	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
ICESTORM_PLL	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
ICESTORM_RAM	labs/12-verilog-blink/code/0-light/led_top.json	/^    "ICESTORM_RAM": {$/;"	o	object:modules
ICESTORM_RAM	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
ICESTORM_SPRAM	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
IEEEd2bits	libpi/libm/fpmath.h	/^union IEEEd2bits {$/;"	u
IEEEf2bits	libpi/libm/fpmath.h	/^union IEEEf2bits {$/;"	u
IEEEl2bits	libpi/libm/aarch64_fpmath.h	/^union IEEEl2bits {$/;"	u
IEEEl2bits	libpi/libm/amd64_fpmath.h	/^union IEEEl2bits {$/;"	u
IEEEl2bits	libpi/libm/i386_fpmath.h	/^union IEEEl2bits {$/;"	u
IEEEl2bits	libpi/libm/mips_fpmath.h	/^union IEEEl2bits {$/;"	u
IEEEl2bits	libpi/libm/powerpc_fpmath.h	/^union IEEEl2bits {$/;"	u
IIR_RESET	libpi/include/uart.h	/^#       define IIR_RESET /;"	d
INC	labs/18-ptag/reloc-install-pi/Makefile	/^INC = -I..\/code -I..\/ptag-linker$/;"	m
INC_MANH	libpi/libm/s_ceill.c	/^#define	INC_MANH(/;"	d	file:
INC_MANH	libpi/libm/s_floorl.c	/^#define	INC_MANH(/;"	d	file:
INFINITY	libpi/libm/include/openlibm_math.h	/^#define	INFINITY	/;"	d
INIT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_0": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_0": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_0": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_0": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_0": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_1": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_1": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_1": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_1": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_1": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_2": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_2": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_2": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_2": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_2": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_3": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_3": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_3": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_3": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_3": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_4": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_4": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_4": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_4": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_4": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_5": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_5": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_5": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_5": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_5": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_6": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_6": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_6": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_6": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_6": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_7": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_7": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_7": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_7": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_7": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_8": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_8": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_8": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_8": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_8": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_9": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_9": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_9": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_9": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_9": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_A	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_A": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_A	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_A": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_A	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_A": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_A	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_A": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_A	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_A": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_B	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_B": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_B	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_B": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_B	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_B": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_B	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_B": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_B	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_B": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_C": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_C": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_C": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_C": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_C	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_C": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_D": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_D": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_D": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_D": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_D	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_D": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_E": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_E": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_E": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_E": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_E	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_E": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_F	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_F": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
INIT_F	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_F": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_F	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_F": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_F	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_F": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_F	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_F": "00000000000000000000000000000000000000000000000000000000000000000000000000000/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INIT_FILE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_FILE": " ",$/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
INIT_FILE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_FILE": " ",$/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
INIT_FILE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_FILE": " ",$/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
INIT_FILE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INIT_FILE": " ",$/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
INPUTCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INPUTCLK": {$/;"	o	object:modules.SB_IO_OD.netnames
INPUTCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INPUTCLK": {$/;"	o	object:modules.SB_IO_OD.ports
INPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INPUT_CLK": {$/;"	o	object:modules.SB_GB_IO.netnames
INPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INPUT_CLK": {$/;"	o	object:modules.SB_GB_IO.ports
INPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INPUT_CLK": {$/;"	o	object:modules.SB_IO.netnames
INPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INPUT_CLK": {$/;"	o	object:modules.SB_IO.ports
INPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INPUT_CLK": {$/;"	o	object:modules.SB_IO_I3C.netnames
INPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "INPUT_CLK": {$/;"	o	object:modules.SB_IO_I3C.ports
INRANGE	libpi/libm/s_lround.c	/^#define	INRANGE(/;"	d	file:
INSERT_WORD64	libpi/libm/math_private.h	/^#define INSERT_WORD64(/;"	d
INSERT_WORDS	libpi/libm/math_private.h	/^#define INSERT_WORDS(/;"	d
INT_STACK_ADDR	libpi/include/rpi-constants.h	/^#define INT_STACK_ADDR /;"	d
INT_STACK_ADDR2	libpi/include/rpi-constants.h	/^#define INT_STACK_ADDR2 /;"	d
INT_UNHANDLED	libpi/include/rpi-interrupts.h	/^#define INT_UNHANDLED(/;"	d
INV_ALL_CACHES	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define INV_ALL_CACHES(/;"	d
INV_DCACHE	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define INV_DCACHE(/;"	d
INV_DTLB	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define INV_DTLB(/;"	d
INV_ICACHE	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define INV_ICACHE(/;"	d
INV_ITLB	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define INV_ITLB(/;"	d
INV_TLB	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define INV_TLB(/;"	d
IN_JOB	labs/15-stepper-motor/alex-code/stepper-int.h	/^    IN_JOB,$/;"	e	enum:__anon32e582eb0103
IO_I3C	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
IO_STANDARD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "IO_STANDARD": "SB_LVCMOS",$/;"	s	object:modules.SB_GB_IO.parameter_default_values
IO_STANDARD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "IO_STANDARD": "SB_LVCMOS",$/;"	s	object:modules.SB_IO.parameter_default_values
IO_STANDARD	labs/12-verilog-blink/code/0-light/led_top.json	/^        "IO_STANDARD": "SB_LVCMOS",$/;"	s	object:modules.SB_IO_I3C.parameter_default_values
IRQ_Base	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    IRQ_Base            = 0x2000b200,$/;"	e	enum:__anon57aaac7b0103
IRQ_Base	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    IRQ_Base            = 0x2000b200,$/;"	e	enum:__anon11c1ea670103
IRQ_Base	libpi/include/rpi-interrupts.h	/^    IRQ_Base            = 0x2000b200,$/;"	e	enum:__anoncda0cdc50103
IRQ_MODE	libpi/include/rpi-constants.h	/^#define IRQ_MODE /;"	d
IRQ_basic_pending	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    IRQ_basic_pending   = IRQ_Base+0,       \/\/ 0x200$/;"	e	enum:__anon57aaac7b0103
IRQ_basic_pending	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    IRQ_basic_pending   = IRQ_Base+0,       \/\/ 0x200$/;"	e	enum:__anon11c1ea670103
IRQ_basic_pending	libpi/include/rpi-interrupts.h	/^    IRQ_basic_pending   = IRQ_Base+0,       \/\/ 0x200$/;"	e	enum:__anoncda0cdc50103
IRQ_pending_1	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    IRQ_pending_1       = IRQ_Base+4,       \/\/ 0x204$/;"	e	enum:__anon57aaac7b0103
IRQ_pending_1	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    IRQ_pending_1       = IRQ_Base+4,       \/\/ 0x204$/;"	e	enum:__anon11c1ea670103
IRQ_pending_1	libpi/include/rpi-interrupts.h	/^    IRQ_pending_1       = IRQ_Base+4,       \/\/ 0x204$/;"	e	enum:__anoncda0cdc50103
IRQ_pending_2	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^    IRQ_pending_2       = IRQ_Base+8,       \/\/ 0x208$/;"	e	enum:__anon57aaac7b0103
IRQ_pending_2	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^    IRQ_pending_2       = IRQ_Base+8,       \/\/ 0x208$/;"	e	enum:__anon11c1ea670103
IRQ_pending_2	libpi/include/rpi-interrupts.h	/^    IRQ_pending_2       = IRQ_Base+8,       \/\/ 0x208$/;"	e	enum:__anoncda0cdc50103
IRSTBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "IRSTBOT": {$/;"	o	object:modules.SB_MAC16.netnames
IRSTBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "IRSTBOT": {$/;"	o	object:modules.SB_MAC16.ports
IRSTTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "IRSTTOP": {$/;"	o	object:modules.SB_MAC16.netnames
IRSTTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "IRSTTOP": {$/;"	o	object:modules.SB_MAC16.ports
I_icache_enable	labs/7-mem-protection/code/armv6-cp15.h	/^        I_icache_enable:1,  \/\/ 12:1  if seperate i\/d, disables(0) or enables(1)$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
I_icache_enable	libpi/include/armv6-cp15.h	/^        I_icache_enable:1,  \/\/ 12:1  if seperate i\/d, disables(0) or enables(1)$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Icestorm	labs/12-verilog-blink/PRELAB.md	/^#### Icestorm$/;"	t	subsection:Prelab""Toolchain installation""Building from source
Ideally: many other chips	labs/README.md	/^### Ideally: many other chips$/;"	S	section:Labs.
Implement k&r malloc/free.	labs/5-malloc+gc/1-malloc/README.md	/^#### Implement k&r malloc\/free.$/;"	t
Implementation notes	labs/5-malloc+gc/README.md	/^#### Implementation notes$/;"	t	subsection:Lab: Leak detection, garbage collection""Part 2: leak detection (90 minutes?)
Implementation: `cpyjmp.c`	labs/14-reloc-bootloader/README.md	/^### Implementation: `cpyjmp.c`$/;"	S	section:Building a relocatable bootloader.
Incomplete cheat sheet of page numbers.	labs/10-i2c-accel/README.md	/^### Incomplete cheat sheet of page numbers.$/;"	S	section:Using an accelerometer
Initializing I2S	labs/17-i2s/README.md	/^### Initializing I2S$/;"	S	section:I2S Lab by Parthiv""Step 1: Implementing I2S access
Install Knit	labs/20-d/README.md	/^### Install Knit$/;"	S	section:D lab""Prelab
Install Qemu (optional)	labs/20-d/README.md	/^### Install Qemu (optional)$/;"	S	section:D lab""Prelab
Install a D compiler	labs/20-d/README.md	/^### Install a D compiler$/;"	S	section:D lab""Prelab
IntelHexLoader	labs/20-d/code/tools/piprog/loader.go	/^type IntelHexLoader struct {$/;"	s	package:main
Interrupt Implementation Ideas	labs/15-stepper-motor/alex-README.md	/^### Interrupt Implementation Ideas$/;"	S	section:Stepper Motors""Part 2 - Driving the stepper motor with interrupts
Kernel code	labs/20-d/README.md	/^### Kernel code$/;"	S	section:D lab""Understanding the code organization
Kr	labs/20-d/code/libd/ulib/alloc.d	/^struct Kr(size_t alignment = 16) {$/;"	s	file:
L1	libpi/libm/e_pow.c	/^L1  =  5.99999999999994648725e-01, \/* 0x3FE33333, 0x33333303 *\/$/;"	v	typeref:typename:const double	file:
L1	libpi/libm/e_powf.c	/^L1  =  6.0000002384e-01, \/* 0x3f19999a *\/$/;"	v	typeref:typename:const float	file:
L2	libpi/libm/e_pow.c	/^L2  =  4.28571428578550184252e-01, \/* 0x3FDB6DB6, 0xDB6FABFF *\/$/;"	v	typeref:typename:const double	file:
L2	libpi/libm/e_powf.c	/^L2  =  4.2857143283e-01, \/* 0x3edb6db7 *\/$/;"	v	typeref:typename:const float	file:
L2_enabled	labs/7-mem-protection/code/armv6-cp15.h	/^        L2_enabled:1,       \/\/ 26,$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
L2_enabled	libpi/include/armv6-cp15.h	/^        L2_enabled:1,       \/\/ 26,$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
L3	libpi/libm/e_pow.c	/^L3  =  3.33333329818377432918e-01, \/* 0x3FD55555, 0x518F264D *\/$/;"	v	typeref:typename:const double	file:
L3	libpi/libm/e_powf.c	/^L3  =  3.3333334327e-01, \/* 0x3eaaaaab *\/$/;"	v	typeref:typename:const float	file:
L4	labs/7-mem-protection/code/armv6-cp15.h	/^        L4:1,               \/\/ 15:1 inhibits arm internworking.$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
L4	libpi/include/armv6-cp15.h	/^        L4:1,               \/\/ 15:1 inhibits arm internworking.$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
L4	libpi/libm/e_pow.c	/^L4  =  2.72728123808534006489e-01, \/* 0x3FD17460, 0xA91D4101 *\/$/;"	v	typeref:typename:const double	file:
L4	libpi/libm/e_powf.c	/^L4  =  2.7272811532e-01, \/* 0x3e8ba305 *\/$/;"	v	typeref:typename:const float	file:
L5	libpi/libm/e_pow.c	/^L5  =  2.30660745775561754067e-01, \/* 0x3FCD864A, 0x93C9DB65 *\/$/;"	v	typeref:typename:const double	file:
L5	libpi/libm/e_powf.c	/^L5  =  2.3066075146e-01, \/* 0x3e6c3255 *\/$/;"	v	typeref:typename:const float	file:
L6	libpi/libm/e_pow.c	/^L6  =  2.06975017800338417784e-01, \/* 0x3FCA7E28, 0x4A454EEF *\/$/;"	v	typeref:typename:const double	file:
L6	libpi/libm/e_powf.c	/^L6  =  2.0697501302e-01, \/* 0x3e53f142 *\/$/;"	v	typeref:typename:const float	file:
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_IO_OD.netnames
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_IO_OD.ports
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_CORE.ports
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
LATCHINPUTVALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCHINPUTVALUE": {$/;"	o	object:modules.SB_PLL40_PAD.ports
LATCH_INPUT_VALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCH_INPUT_VALUE": {$/;"	o	object:modules.SB_GB_IO.netnames
LATCH_INPUT_VALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCH_INPUT_VALUE": {$/;"	o	object:modules.SB_GB_IO.ports
LATCH_INPUT_VALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCH_INPUT_VALUE": {$/;"	o	object:modules.SB_IO.netnames
LATCH_INPUT_VALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCH_INPUT_VALUE": {$/;"	o	object:modules.SB_IO.ports
LATCH_INPUT_VALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCH_INPUT_VALUE": {$/;"	o	object:modules.SB_IO_I3C.netnames
LATCH_INPUT_VALUE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LATCH_INPUT_VALUE": {$/;"	o	object:modules.SB_IO_I3C.ports
LD	libpi/defs.mk	/^LD  = $(ARM)-ld$/;"	m
LDBL_IMPLICIT_NBIT	libpi/libm/aarch64_fpmath.h	/^#define	LDBL_IMPLICIT_NBIT$/;"	d
LDBL_IMPLICIT_NBIT	libpi/libm/mips_fpmath.h	/^#define	LDBL_IMPLICIT_NBIT$/;"	d
LDBL_IMPLICIT_NBIT	libpi/libm/powerpc_fpmath.h	/^#define	LDBL_IMPLICIT_NBIT$/;"	d
LDBL_INFNAN_EXP	libpi/libm/s_nexttowardf.c	/^#define	LDBL_INFNAN_EXP	/;"	d	file:
LDBL_MANH_SIZE	libpi/libm/aarch64_fpmath.h	/^#define	LDBL_MANH_SIZE	/;"	d
LDBL_MANH_SIZE	libpi/libm/amd64_fpmath.h	/^#define	LDBL_MANH_SIZE	/;"	d
LDBL_MANH_SIZE	libpi/libm/i386_fpmath.h	/^#define	LDBL_MANH_SIZE	/;"	d
LDBL_MANH_SIZE	libpi/libm/mips_fpmath.h	/^#define	LDBL_MANH_SIZE	/;"	d
LDBL_MANH_SIZE	libpi/libm/powerpc_fpmath.h	/^#define	LDBL_MANH_SIZE	/;"	d
LDBL_MANL_SIZE	libpi/libm/aarch64_fpmath.h	/^#define	LDBL_MANL_SIZE	/;"	d
LDBL_MANL_SIZE	libpi/libm/amd64_fpmath.h	/^#define	LDBL_MANL_SIZE	/;"	d
LDBL_MANL_SIZE	libpi/libm/i386_fpmath.h	/^#define	LDBL_MANL_SIZE	/;"	d
LDBL_MANL_SIZE	libpi/libm/mips_fpmath.h	/^#define	LDBL_MANL_SIZE	/;"	d
LDBL_MANL_SIZE	libpi/libm/powerpc_fpmath.h	/^#define	LDBL_MANL_SIZE	/;"	d
LDBL_NBIT	libpi/libm/aarch64_fpmath.h	/^#define	LDBL_NBIT	/;"	d
LDBL_NBIT	libpi/libm/amd64_fpmath.h	/^#define	LDBL_NBIT	/;"	d
LDBL_NBIT	libpi/libm/i386_fpmath.h	/^#define	LDBL_NBIT	/;"	d
LDBL_NBIT	libpi/libm/mips_fpmath.h	/^#define	LDBL_NBIT	/;"	d
LDBL_NBIT	libpi/libm/powerpc_fpmath.h	/^#define	LDBL_NBIT	/;"	d
LDBL_TO_ARRAY32	libpi/libm/aarch64_fpmath.h	/^#define	LDBL_TO_ARRAY32(/;"	d
LDBL_TO_ARRAY32	libpi/libm/amd64_fpmath.h	/^#define	LDBL_TO_ARRAY32(/;"	d
LDBL_TO_ARRAY32	libpi/libm/i386_fpmath.h	/^#define	LDBL_TO_ARRAY32(/;"	d
LDBL_TO_ARRAY32	libpi/libm/mips_fpmath.h	/^#define	LDBL_TO_ARRAY32(/;"	d
LDBL_TO_ARRAY32	libpi/libm/powerpc_fpmath.h	/^#define	LDBL_TO_ARRAY32(/;"	d
LDC	labs/20-d/code/kernel/arch/arm/cpu.d	/^version (LDC) {$/;"	V	file:
LDC	labs/20-d/code/kernel/arch/arm/timer.d	/^version (LDC) {$/;"	V	file:
LDC	labs/20-d/code/libd/core/bitop.d	/^version (LDC) {$/;"	V	file:
LDC	labs/20-d/code/libd/object.d	/^version (LDC) {$/;"	V	file:
LDC	labs/20-d/code/libd/ulib/bits.d	/^version (LDC) {$/;"	V	file:
LEDDADDR0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDADDR0": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDADDR0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDADDR0": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDADDR1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDADDR1": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDADDR1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDADDR1": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDADDR2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDADDR2": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDADDR2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDADDR2": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDADDR3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDADDR3": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDADDR3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDADDR3": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDCLK": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDCLK": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDCS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDCS": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDCS	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDCS": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDDAT0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT0": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDDAT0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT0": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDDAT1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT1": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDDAT1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT1": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDDAT2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT2": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDDAT2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT2": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDDAT3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT3": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDDAT3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT3": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDDAT4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT4": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDDAT4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT4": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDDAT5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT5": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDDAT5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT5": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDDAT6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT6": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDDAT6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT6": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDDAT7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT7": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDDAT7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDAT7": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDDEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDEN": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDDEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDDEN": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDEXE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDEXE": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDEXE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDEXE": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDON	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDON": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDON	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDON": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDDRST	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDRST": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
LEDDRST	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDDRST": {$/;"	o	object:modules.SB_LEDDA_IP.ports
LEDPU	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDPU": {$/;"	o	object:modules.SB_LED_DRV_CUR.netnames
LEDPU	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LEDPU": {$/;"	o	object:modules.SB_LED_DRV_CUR.ports
LEV0	labs/3-digital-analyzer/code/scope/scope.c	/^static volatile unsigned *LEV0 = (unsigned *)0x20200034;$/;"	v	typeref:typename:volatile unsigned *	file:
LIB	libpi/manifest.mk	/^    LIB := libpi-fp.a$/;"	m
LIB	libpi/manifest.mk	/^    LIB := libpi.a$/;"	m
LIBM	libpi/defs.mk	/^    LIBM = $(LPP)\/libm\/libm-pi.a$/;"	m
LIBS	labs/4-ws2812b/cycles-per-sec/Makefile	/^LIBS = $(CS240LX_2022_PATH)\/lib\/libgcc.a$/;"	m
LIBUNIX	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^LIBUNIX := $(LIBUNIX_PATH)\/libunix.a$/;"	m
LIBUNIX	labs/18-ptag/ptag-linker/Makefile	/^LIBUNIX := $(LIBUNIX_PATH)\/libunix.a$/;"	m
LIBUNIX_PATH	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^LIBUNIX_PATH := $(CS240LX_2022_PATH)\/libunix$/;"	m
LIBUNIX_PATH	labs/18-ptag/ptag-linker/Makefile	/^LIBUNIX_PATH := $(CS240LX_2022_PATH)\/libunix$/;"	m
LIB_OBJS	libpi/libm/Makefile	/^LIB_OBJS = s_cos.o k_cos.o k_sin.o e_rem_pio2.o k_rem_pio2.o s_scalbn.o s_floor.o s_copysign.o s/;"	m
LIB_VERSION	libpi/libm/rpi-math.h	/^#define LIB_VERSION /;"	d
LO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LO": {$/;"	o	object:modules.ICESTORM_LC.netnames
LO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LO": {$/;"	o	object:modules.ICESTORM_LC.ports
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_CORE.ports
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
LOCK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LOCK": {$/;"	o	object:modules.SB_PLL40_PAD.ports
LOG2_FFT_LEN	labs/17-i2s/code/tests/6-fft-freqout.c	/^#define LOG2_FFT_LEN /;"	d	file:
LOG2_FFT_LEN	labs/17-i2s/code/tests/7-fft-freqviz.c	/^#define LOG2_FFT_LEN /;"	d	file:
LOG2_FFT_LEN	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define LOG2_FFT_LEN /;"	d	file:
LOG2_FFT_SINE_LUT_SIZE	labs/17-i2s/code/fft_sine_lut.h	/^#define LOG2_FFT_SINE_LUT_SIZE /;"	d
LOG2_FFT_SINE_LUT_SIZE	labs/17-i2s/py/generate_lut.py	/^LOG2_FFT_SINE_LUT_SIZE = int(math.log2(FFT_SINE_LUT_SIZE))$/;"	v
LOG2_N	labs/17-i2s/code/tests/4-fft-test.c	/^#define LOG2_N /;"	d	file:
LOG2_N	labs/17-i2s/code/tests/5-fft-time.c	/^#define LOG2_N /;"	d	file:
LONG_DOUBLE	libpi/libm/include/openlibm_math.h	/^#define LONG_DOUBLE$/;"	d
LPI	libpi/defs.mk	/^    LPI := $(LPP)\/libpi-fp.a$/;"	m
LPI	libpi/defs.mk	/^LPI = $(LPP)\/libpi.a$/;"	m
LPI_STAFF_OBJS	labs/11-memcheck-trap/code/Makefile	/^LPI_STAFF_OBJS = $(CS240LX_2022_PATH)\/libpi\/staff-objs\/$/;"	m
LPP	libpi/defs.mk	/^LPP = $(CS240LX_2022_LIBPI_PATH)$/;"	m
LU	libunix/staff-rules.mk	/^LU := $(CS240LX_2022_PATH)\/libunix$/;"	m
LUT_INIT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LUT_INIT": "0000000000000000"$/;"	s	object:modules.SB_LUT4.parameter_default_values
LUT_INIT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "LUT_INIT": "0000000000000000",$/;"	s	object:modules.ICESTORM_LC.parameter_default_values
Lab: Leak detection, garbage collection	labs/5-malloc+gc/README.md	/^## Lab: Leak detection, garbage collection$/;"	s
Lab: building your own logic analyzer	labs/3-digital-analyzer/README.md	/^## Lab: building your own logic analyzer$/;"	s
Lab: dynamic code generation	labs/1-dynamic-code-gen/README.md	/^## Lab: dynamic code generation$/;"	s
Labs.	labs/README.md	/^## Labs.$/;"	s
Lg1	libpi/libm/e_log.c	/^Lg1 = 6.666666666666735130e-01,  \/* 3FE55555 55555593 *\/$/;"	v	typeref:typename:const double	file:
Lg1	libpi/libm/e_logf.c	/^Lg1 =      0xaaaaaa.0p-24,	\/* 0.66666662693 *\/$/;"	v	typeref:typename:const float	file:
Lg1	libpi/libm/k_log.h	/^Lg1 = 6.666666666666735130e-01,  \/* 3FE55555 55555593 *\/$/;"	v	typeref:typename:const double
Lg1	libpi/libm/k_logf.h	/^Lg1 =      0xaaaaaa.0p-24,	\/* 0.66666662693 *\/$/;"	v	typeref:typename:const float
Lg2	libpi/libm/e_log.c	/^Lg2 = 3.999999999940941908e-01,  \/* 3FD99999 9997FA04 *\/$/;"	v	typeref:typename:const double	file:
Lg2	libpi/libm/e_logf.c	/^Lg2 =      0xccce13.0p-25,	\/* 0.40000972152 *\/$/;"	v	typeref:typename:const float	file:
Lg2	libpi/libm/k_log.h	/^Lg2 = 3.999999999940941908e-01,  \/* 3FD99999 9997FA04 *\/$/;"	v	typeref:typename:const double
Lg2	libpi/libm/k_logf.h	/^Lg2 =      0xccce13.0p-25,	\/* 0.40000972152 *\/$/;"	v	typeref:typename:const float
Lg3	libpi/libm/e_log.c	/^Lg3 = 2.857142874366239149e-01,  \/* 3FD24924 94229359 *\/$/;"	v	typeref:typename:const double	file:
Lg3	libpi/libm/e_logf.c	/^Lg3 =      0x91e9ee.0p-25,	\/* 0.28498786688 *\/$/;"	v	typeref:typename:const float	file:
Lg3	libpi/libm/k_log.h	/^Lg3 = 2.857142874366239149e-01,  \/* 3FD24924 94229359 *\/$/;"	v	typeref:typename:const double
Lg3	libpi/libm/k_logf.h	/^Lg3 =      0x91e9ee.0p-25,	\/* 0.28498786688 *\/$/;"	v	typeref:typename:const float
Lg4	libpi/libm/e_log.c	/^Lg4 = 2.222219843214978396e-01,  \/* 3FCC71C5 1D8E78AF *\/$/;"	v	typeref:typename:const double	file:
Lg4	libpi/libm/e_logf.c	/^Lg4 =      0xf89e26.0p-26;	\/* 0.24279078841 *\/$/;"	v	typeref:typename:const float	file:
Lg4	libpi/libm/k_log.h	/^Lg4 = 2.222219843214978396e-01,  \/* 3FCC71C5 1D8E78AF *\/$/;"	v	typeref:typename:const double
Lg4	libpi/libm/k_logf.h	/^Lg4 =      0xf89e26.0p-26;	\/* 0.24279078841 *\/$/;"	v	typeref:typename:const float
Lg5	libpi/libm/e_log.c	/^Lg5 = 1.818357216161805012e-01,  \/* 3FC74664 96CB03DE *\/$/;"	v	typeref:typename:const double	file:
Lg5	libpi/libm/k_log.h	/^Lg5 = 1.818357216161805012e-01,  \/* 3FC74664 96CB03DE *\/$/;"	v	typeref:typename:const double
Lg6	libpi/libm/e_log.c	/^Lg6 = 1.531383769920937332e-01,  \/* 3FC39A09 D078C69F *\/$/;"	v	typeref:typename:const double	file:
Lg6	libpi/libm/k_log.h	/^Lg6 = 1.531383769920937332e-01,  \/* 3FC39A09 D078C69F *\/$/;"	v	typeref:typename:const double
Lg7	libpi/libm/e_log.c	/^Lg7 = 1.479819860511658591e-01;  \/* 3FC2F112 DF3E5244 *\/$/;"	v	typeref:typename:const double	file:
Lg7	libpi/libm/k_log.h	/^Lg7 = 1.479819860511658591e-01;  \/* 3FC2F112 DF3E5244 *\/$/;"	v	typeref:typename:const double
Load	labs/20-d/code/tools/piprog/loader.go	/^	Load(data []byte) (segs []Segment, entrypc uint32, err error)$/;"	n	interface:main.Loader	typeref:typename:(segs []Segment, entrypc uint32, err error)
Load	labs/20-d/code/tools/piprog/loader.go	/^func (b *BinaryLoader) Load(data []byte) ([]Segment, uint32, error) {$/;"	f	struct:main.BinaryLoader	typeref:typename:([]Segment, uint32, error)
Load	labs/20-d/code/tools/piprog/loader.go	/^func (l *IntelHexLoader) Load(data []byte) ([]Segment, uint32, error) {$/;"	f	struct:main.IntelHexLoader	typeref:typename:([]Segment, uint32, error)
Loader	labs/20-d/code/tools/piprog/loader.go	/^type Loader interface {$/;"	i	package:main
Lp1	libpi/libm/s_log1p.c	/^Lp1 = 6.666666666666735130e-01,  \/* 3FE55555 55555593 *\/$/;"	v	typeref:typename:const double	file:
Lp1	libpi/libm/s_log1pf.c	/^Lp1 = 6.6666668653e-01,	\/* 3F2AAAAB *\/$/;"	v	typeref:typename:const float	file:
Lp2	libpi/libm/s_log1p.c	/^Lp2 = 3.999999999940941908e-01,  \/* 3FD99999 9997FA04 *\/$/;"	v	typeref:typename:const double	file:
Lp2	libpi/libm/s_log1pf.c	/^Lp2 = 4.0000000596e-01,	\/* 3ECCCCCD *\/$/;"	v	typeref:typename:const float	file:
Lp3	libpi/libm/s_log1p.c	/^Lp3 = 2.857142874366239149e-01,  \/* 3FD24924 94229359 *\/$/;"	v	typeref:typename:const double	file:
Lp3	libpi/libm/s_log1pf.c	/^Lp3 = 2.8571429849e-01, \/* 3E924925 *\/$/;"	v	typeref:typename:const float	file:
Lp4	libpi/libm/s_log1p.c	/^Lp4 = 2.222219843214978396e-01,  \/* 3FCC71C5 1D8E78AF *\/$/;"	v	typeref:typename:const double	file:
Lp4	libpi/libm/s_log1pf.c	/^Lp4 = 2.2222198546e-01, \/* 3E638E29 *\/$/;"	v	typeref:typename:const float	file:
Lp5	libpi/libm/s_log1p.c	/^Lp5 = 1.818357216161805012e-01,  \/* 3FC74664 96CB03DE *\/$/;"	v	typeref:typename:const double	file:
Lp5	libpi/libm/s_log1pf.c	/^Lp5 = 1.8183572590e-01, \/* 3E3A3325 *\/$/;"	v	typeref:typename:const float	file:
Lp6	libpi/libm/s_log1p.c	/^Lp6 = 1.531383769920937332e-01,  \/* 3FC39A09 D078C69F *\/$/;"	v	typeref:typename:const double	file:
Lp6	libpi/libm/s_log1pf.c	/^Lp6 = 1.5313838422e-01, \/* 3E1CD04F *\/$/;"	v	typeref:typename:const float	file:
Lp7	libpi/libm/s_log1p.c	/^Lp7 = 1.479819860511658591e-01;  \/* 3FC2F112 DF3E5244 *\/$/;"	v	typeref:typename:const double	file:
Lp7	libpi/libm/s_log1pf.c	/^Lp7 = 1.4798198640e-01; \/* 3E178897 *\/$/;"	v	typeref:typename:const float	file:
M	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^    localparam M = `CLK_MHZ * 1_000_000;$/;"	c	module:blink_top
M	labs/12-verilog-blink/code/3-blink/counter.sv	/^        parameter M = 10$/;"	c	module:counter
M	labs/13-verilog-uart/1-rx/counter.sv	/^        parameter M = 10$/;"	c	module:counter
M	labs/13-verilog-uart/2-tx/counter.sv	/^        parameter M = 10$/;"	c	module:counter
MACHEP	libpi/libm/s_ctan.c	/^#define MACHEP /;"	d	file:
MACHEPF	libpi/libm/s_ctanf.c	/^#define MACHEPF /;"	d	file:
MACHEPL	libpi/libm/s_casinl.c	/^static const long double MACHEPL = 9.629649721936179265279889712924636592690508e-35L;$/;"	v	typeref:typename:const long double	file:
MACHEPL	libpi/libm/s_casinl.c	/^static const long double MACHEPL= 5.42101086242752217003726400434970855712890625E-20L;$/;"	v	typeref:typename:const long double	file:
MACHEPL	libpi/libm/s_ctanl.c	/^static const long double MACHEPL = 9.629649721936179265279889712924636592690508e-35L;$/;"	v	typeref:typename:const long double	file:
MACHEPL	libpi/libm/s_ctanl.c	/^static const long double MACHEPL= 5.42101086242752217003726400434970855712890625E-20L;$/;"	v	typeref:typename:const long double	file:
MANH_SIZE	libpi/libm/s_ceill.c	/^#define	MANH_SIZE	/;"	d	file:
MANH_SIZE	libpi/libm/s_floorl.c	/^#define	MANH_SIZE	/;"	d	file:
MANH_SIZE	libpi/libm/s_truncl.c	/^#define	MANH_SIZE	/;"	d	file:
MANL_SHIFT	libpi/libm/e_fmodl.c	/^#define	MANL_SHIFT	/;"	d	file:
MANL_SHIFT	libpi/libm/s_remquol.c	/^#define	MANL_SHIFT	/;"	d	file:
MANT_DIG	libpi/libm/e_hypotl.c	/^#define	MANT_DIG	/;"	d	file:
MASK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK": {$/;"	o	object:modules.SB_RAM40_4K.netnames
MASK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK": {$/;"	o	object:modules.SB_RAM40_4K.ports
MASK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
MASK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
MASK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
MASK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
MASK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
MASK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
MASK	libpi/libm/s_modfl.c	/^#define	MASK	/;"	d	file:
MASKWREN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASKWREN": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
MASKWREN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASKWREN": {$/;"	o	object:modules.SB_SPRAM256KA.ports
MASK_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_0": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_0": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_1": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_1": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_10": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_10": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_11	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_11": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_11	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_11": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_12	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_12": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_12	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_12": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_13	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_13": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_13	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_13": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_14	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_14": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_14	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_14": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_15	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_15": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_15	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_15": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_2": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_2": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_3": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_3": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_4": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_4": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_5": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_5": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_6": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_6": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_7": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_7": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_8": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_8": {$/;"	o	object:modules.ICESTORM_RAM.ports
MASK_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_9": {$/;"	o	object:modules.ICESTORM_RAM.netnames
MASK_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MASK_9": {$/;"	o	object:modules.ICESTORM_RAM.ports
MATH_ERREXCEPT	libpi/libm/include/openlibm_math.h	/^#define	MATH_ERREXCEPT	/;"	d
MATH_ERRNO	libpi/libm/include/openlibm_math.h	/^#define	MATH_ERRNO	/;"	d
MAXFLOAT	libpi/libm/include/openlibm_math.h	/^#define	MAXFLOAT	/;"	d
MAXNUM	libpi/libm/s_catan.c	/^#define MAXNUM /;"	d	file:
MAXNUM	libpi/libm/s_ctan.c	/^#define MAXNUM /;"	d	file:
MAXNUMF	libpi/libm/s_catanf.c	/^#define MAXNUMF /;"	d	file:
MAXNUMF	libpi/libm/s_ctanf.c	/^#define MAXNUMF /;"	d	file:
MAXSAMPLES	labs/3-digital-analyzer/code/scope/scope.c	/^#   define MAXSAMPLES /;"	d	file:
MAXTHREADS	labs/11-memcheck-trap/code/checker-eraser.c	/^#define MAXTHREADS /;"	d	file:
MAX_ENT	labs/7-mem-protection/code/procmap.h	/^#   define MAX_ENT /;"	d
MAX_ENT	libpi/include/procmap.h	/^#   define MAX_ENT /;"	d
MAX_EXP	libpi/libm/e_hypotl.c	/^#define	MAX_EXP	/;"	d	file:
MAX_SEC_PTE	labs/7-mem-protection/code/mmu.c	/^enum { MAX_SEC_PTE = 4096};$/;"	e	enum:__anon0240c8260203	file:
MAX_STEPPERS	labs/15-stepper-motor/alex-code/stepper-int.c	/^#define MAX_STEPPERS /;"	d	file:
MAX_THRESH_FACTOR	labs/17-i2s/code/tests/6-fft-freqout.c	/^#define MAX_THRESH_FACTOR /;"	d	file:
MAX_THRESH_FACTOR	labs/17-i2s/code/tests/7-fft-freqviz.c	/^#define MAX_THRESH_FACTOR /;"	d	file:
MAX_TYPES	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	MAX_TYPES	/;"	d	file:
MB	labs/14-reloc-bootloader/code/cpyjmp.h	/^#   define MB(/;"	d
MB	labs/18-ptag/code/cpyjmp.h	/^#   define MB(/;"	d
MB	labs/7-mem-protection/code/pinned-vm.h	/^enum { MB = 1024 * 1024 };$/;"	e	enum:__anon867efaea0103
MB	labs/7-mem-protection/code/procmap.h	/^    enum { MB = 1024 * 1024 };$/;"	e	enum:procmap_default_mk::__anonf182ebee0403
MB	libpi/include/pinned-vm.h	/^enum { MB = 1024 * 1024 };$/;"	e	enum:__anon7d92c1db0103
MB	libpi/include/procmap.h	/^    enum { MB = 1024 * 1024 };$/;"	e	enum:procmap_default_mk::__anon2266429f0403
MCHK_CPSR_OFF	labs/11-memcheck-trap/code/memtrace-internal.h	/^    MCHK_CPSR_OFF = 16$/;"	e	enum:__anon72b8884d0103
MCHK_LR_OFF	labs/11-memcheck-trap/code/memtrace-internal.h	/^    MCHK_LR_OFF = 14,$/;"	e	enum:__anon72b8884d0103
MCHK_PC_OFF	labs/11-memcheck-trap/code/memtrace-internal.h	/^    MCHK_PC_OFF = 15,$/;"	e	enum:__anon72b8884d0103
MCHK_SP_OFF	labs/11-memcheck-trap/code/memtrace-internal.h	/^    MCHK_SP_OFF = 13,$/;"	e	enum:__anon72b8884d0103
MCSNO0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNO0": {$/;"	o	object:modules.SB_SPI.netnames
MCSNO0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNO0": {$/;"	o	object:modules.SB_SPI.ports
MCSNO1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNO1": {$/;"	o	object:modules.SB_SPI.netnames
MCSNO1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNO1": {$/;"	o	object:modules.SB_SPI.ports
MCSNO2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNO2": {$/;"	o	object:modules.SB_SPI.netnames
MCSNO2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNO2": {$/;"	o	object:modules.SB_SPI.ports
MCSNO3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNO3": {$/;"	o	object:modules.SB_SPI.netnames
MCSNO3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNO3": {$/;"	o	object:modules.SB_SPI.ports
MCSNOE0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNOE0": {$/;"	o	object:modules.SB_SPI.netnames
MCSNOE0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNOE0": {$/;"	o	object:modules.SB_SPI.ports
MCSNOE1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNOE1": {$/;"	o	object:modules.SB_SPI.netnames
MCSNOE1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNOE1": {$/;"	o	object:modules.SB_SPI.ports
MCSNOE2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNOE2": {$/;"	o	object:modules.SB_SPI.netnames
MCSNOE2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNOE2": {$/;"	o	object:modules.SB_SPI.ports
MCSNOE3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNOE3": {$/;"	o	object:modules.SB_SPI.netnames
MCSNOE3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MCSNOE3": {$/;"	o	object:modules.SB_SPI.ports
MEMMAP	labs/7-mem-protection/code/Makefile	/^MEMMAP = .\/memmap$/;"	m
MEMMAP	libpi/defs.mk	/^MEMMAP ?= $(LPP)\/memmap$/;"	m
MEM_DEVICE	labs/7-mem-protection/code/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	e	enum:__anonf182ebee0108::__anonf182ebee0203
MEM_DEVICE	libpi/include/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	e	enum:__anon2266429f0108::__anon2266429f0203
MEM_RO	labs/7-mem-protection/code/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	e	enum:__anonf182ebee0108::__anonf182ebee0203
MEM_RO	libpi/include/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	e	enum:__anon2266429f0108::__anon2266429f0203
MEM_RW	labs/7-mem-protection/code/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	e	enum:__anonf182ebee0108::__anonf182ebee0203
MEM_RW	libpi/include/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	e	enum:__anon2266429f0108::__anon2266429f0203
MEM_device	labs/7-mem-protection/code/pinned-vm.h	/^    MEM_device     =  TEX_C_B(    0b000,  0, 0),  $/;"	e	enum:__anon867efaea0503
MEM_device	libpi/include/pinned-vm.h	/^    MEM_device     =  TEX_C_B(    0b000,  0, 0),  $/;"	e	enum:__anon7d92c1db0503
MEM_uncached	labs/7-mem-protection/code/pinned-vm.h	/^    MEM_uncached   =  TEX_C_B(    0b001,  0, 0),  $/;"	e	enum:__anon867efaea0503
MEM_uncached	libpi/include/pinned-vm.h	/^    MEM_uncached   =  TEX_C_B(    0b001,  0, 0),  $/;"	e	enum:__anon7d92c1db0503
MEM_wb_noalloc	labs/7-mem-protection/code/pinned-vm.h	/^    MEM_wb_noalloc =  TEX_C_B(    0b000,  1, 1),  $/;"	e	enum:__anon867efaea0503
MEM_wb_noalloc	libpi/include/pinned-vm.h	/^    MEM_wb_noalloc =  TEX_C_B(    0b000,  1, 1),  $/;"	e	enum:__anon7d92c1db0503
MEM_wt_noalloc	labs/7-mem-protection/code/pinned-vm.h	/^    MEM_wt_noalloc =  TEX_C_B(    0b000,  1, 0),  $/;"	e	enum:__anon867efaea0503
MEM_wt_noalloc	libpi/include/pinned-vm.h	/^    MEM_wt_noalloc =  TEX_C_B(    0b000,  1, 0),  $/;"	e	enum:__anon7d92c1db0503
MHz	labs/4-ws2812b/code/WS2812B.h	/^#define MHz /;"	d
MI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MI": {$/;"	o	object:modules.SB_SPI.netnames
MI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MI": {$/;"	o	object:modules.SB_SPI.ports
MK_CP15_FUNC	libpi/include/rpi-asm.h	/^#define MK_CP15_FUNC(/;"	d
MK_FN	libpi/include/rpi-asm.h	/^#define MK_FN(/;"	d
MK_FN	libpi/include/rpi-constants.h	/^#define MK_FN(/;"	d
MK_STR	libpi/include/asm-helpers.h	/^#define MK_STR(/;"	d
MMU_enabled	labs/7-mem-protection/code/armv6-cp15.h	/^        MMU_enabled:1,      \/\/ 0:1,   0 = MMU disabled, 1 = enabled,$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
MMU_enabled	libpi/include/armv6-cp15.h	/^        MMU_enabled:1,      \/\/ 0:1,   0 = MMU disabled, 1 = enabled,$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
MO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MO": {$/;"	o	object:modules.SB_SPI.netnames
MO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MO": {$/;"	o	object:modules.SB_SPI.ports
MODE	labs/8-i2c-adc/code/ads1115.c	/^#   define MODE(/;"	d	file:
MODE_8x8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MODE_8x8": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
MODE_V	labs/8-i2c-adc/code/ads1115.c	/^#   define MODE_V(/;"	d	file:
MOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MOE": {$/;"	o	object:modules.SB_SPI.netnames
MOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "MOE": {$/;"	o	object:modules.SB_SPI.ports
MS1	labs/15-stepper-motor/alex-code/stepper-test.c	/^#define MS1 /;"	d	file:
MS1	labs/15-stepper-motor/alex-code/stepper.h	/^    unsigned MS1;$/;"	m	struct:__anonb5b47c130208	typeref:typename:unsigned
MS2	labs/15-stepper-motor/alex-code/stepper-test.c	/^#define MS2 /;"	d	file:
MS2	labs/15-stepper-motor/alex-code/stepper.h	/^    unsigned MS2;$/;"	m	struct:__anonb5b47c130208	typeref:typename:unsigned
MS3	labs/15-stepper-motor/alex-code/stepper-test.c	/^#define MS3 /;"	d	file:
MS3	labs/15-stepper-motor/alex-code/stepper.h	/^    unsigned MS3;$/;"	m	struct:__anonb5b47c130208	typeref:typename:unsigned
MUX	labs/8-i2c-adc/code/ads1115.c	/^#   define MUX(/;"	d	file:
MUX_V	labs/8-i2c-adc/code/ads1115.c	/^#   define MUX_V(/;"	d	file:
M_1_PI	libpi/libm/include/openlibm_math.h	/^#define	M_1_PI	/;"	d
M_2_PI	libpi/libm/include/openlibm_math.h	/^#define	M_2_PI	/;"	d
M_2_SQRTPI	libpi/libm/include/openlibm_math.h	/^#define	M_2_SQRTPI	/;"	d
M_E	libpi/libm/include/openlibm_math.h	/^#define	M_E	/;"	d
M_LN10	libpi/libm/include/openlibm_math.h	/^#define	M_LN10	/;"	d
M_LN2	libpi/libm/include/openlibm_math.h	/^#define	M_LN2	/;"	d
M_LOG10E	libpi/libm/include/openlibm_math.h	/^#define	M_LOG10E	/;"	d
M_LOG2E	libpi/libm/include/openlibm_math.h	/^#define	M_LOG2E	/;"	d
M_PI	libpi/libm/include/openlibm_math.h	/^#define	M_PI	/;"	d
M_PI	libpi/libm/rpi-math.h	/^#define M_PI /;"	d
M_PI_2	libpi/libm/include/openlibm_math.h	/^#define	M_PI_2	/;"	d
M_PI_4	libpi/libm/include/openlibm_math.h	/^#define	M_PI_4	/;"	d
M_SQRT1_2	libpi/libm/include/openlibm_math.h	/^#define	M_SQRT1_2	/;"	d
M_SQRT2	libpi/libm/include/openlibm_math.h	/^#define	M_SQRT2	/;"	d
Make scanning faster.	labs/6-debug-alloc/README.md	/^### Make scanning faster.$/;"	S	section:Building a redzone allocator.
Make sure `timer-int` works and change to use vector base	labs/9-memcheck-stat/README.md	/^#### Make sure `timer-int` works and change to use vector base$/;"	t	section:Part 0: setup your code
Make sure ckalloc works and migrate	labs/9-memcheck-stat/README.md	/^#### Make sure ckalloc works and migrate$/;"	t	section:Part 0: setup your code
Make your current `ckalloc` faster	labs/6-debug-alloc/README.md	/^### Make your current `ckalloc` faster$/;"	S	section:Building a redzone allocator.
Making `TRACE` statements comparable	labs/6-debug-alloc/README.md	/^##### Making `TRACE` statements comparable$/;"	T	subsection:Building a redzone allocator.""Part 0: House-keeping.
Making testing more robust	labs/6-debug-alloc/README.md	/^##### Making testing more robust$/;"	T	subsection:Building a redzone allocator.""Part 0: House-keeping.
Mini D library	labs/20-d/README.md	/^### Mini D library$/;"	S	section:D lab""Understanding the code organization
Motor	labs/15-stepper-motor/PRELAB.md	/^### Motor$/;"	S	section:Prelab""Part 0 - Background
N	labs/1-dynamic-code-gen/prelab-code-pi/0-ident-dcg.c	/^    enum { N = 255 };$/;"	e	enum:notmain::__anonfc3492070103	file:
N	labs/1-dynamic-code-gen/prelab-code-pi/1-self-modifying.c	/^    enum { N = 255 };$/;"	e	enum:notmain::__anondc49e5160103	file:
N	labs/11-memcheck-trap/code/tests/4-purify-bug.c	/^    enum { N = 6 };$/;"	e	enum:notmain::__anon6c7b2a3d0103	file:
N	labs/14-reloc-bootloader/code/0-test-reloc.c	/^enum { N = 10 };$/;"	e	enum:__anon5294487e0103	file:
N	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    enum { N = 400 };$/;"	e	enum:th_notmain::__anon82501d840303	file:
N	labs/15-stepper-motor/code/circle-test.c	/^    enum { N = 4 };$/;"	e	enum:notmain::__anon54cd7b530303	file:
N	labs/17-i2s/code/tests/2-i2s-dump.c	/^#define N /;"	d	file:
N	labs/17-i2s/code/tests/4-fft-test.c	/^#define N /;"	d	file:
N	labs/17-i2s/code/tests/5-fft-time.c	/^#define N /;"	d	file:
N	labs/18-ptag/code/0-test-reloc.c	/^enum { N = 10 };$/;"	e	enum:__anon4c4241a10103	file:
N	labs/2-ir/code/tsop.c	/^#       define N /;"	d	file:
N	labs/5-malloc+gc/code/tests-2.0/part1-test6.c	/^    enum { N = 6 };$/;"	e	enum:notmain::__anonc94a8fd90103	file:
N	labs/5-malloc+gc/code/tests-2.0/part2-test4-no-leak.c	/^#define N /;"	d	file:
N	labs/5-malloc+gc/code/tests-2.0/part2-test5-gc.c	/^#define N /;"	d	file:
N	labs/5-malloc+gc/code/tests-3.0/part1-test6-bugs.c	/^    enum { N = 6 };$/;"	e	enum:notmain::__anondf47e2380103	file:
N	labs/5-malloc+gc/code/tests-3.0/part2-test4-no-leak.c	/^#define N /;"	d	file:
N	labs/5-malloc+gc/code/tests-3.0/part2-test5-gc.c	/^#define N /;"	d	file:
N	labs/5-malloc+gc/code/tests/part2-test3.c	/^#define N /;"	d	file:
N	labs/5-malloc+gc/code/tests/part2-test4.c	/^#define N /;"	d	file:
N	labs/5-malloc+gc/code/tests/part2-test5.c	/^#define N /;"	d	file:
N	labs/6-debug-alloc/code/tests-2.0/part1-test6-bugs.c	/^    enum { N = 6 };$/;"	e	enum:notmain::__anon4301584a0103	file:
N	labs/6-debug-alloc/code/tests-2.0/part2-test4-no-leak.c	/^#define N /;"	d	file:
N	labs/6-debug-alloc/code/tests-2.0/part2-test5-gc.c	/^#define N /;"	d	file:
N	labs/9-memcheck-stat/starter-code/tests-2.0/part1-test6-bugs.c	/^    enum { N = 6 };$/;"	e	enum:notmain::__anon9f567de60103	file:
N	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test4-no-leak.c	/^#define N /;"	d	file:
N	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test5-gc.c	/^#define N /;"	d	file:
N	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-no-bug.c	/^#define N /;"	d	file:
N	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-use-after-free.c	/^#define N /;"	d	file:
N	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-no-bug.c	/^#define N /;"	d	file:
N	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-redzone-corruption.c	/^#define N /;"	d	file:
N	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-use-after-free.c	/^#define N /;"	d	file:
N	labs/9-memcheck-stat/starter-code/tests-stat/part3-test3.c	/^#define N /;"	d	file:
N	labs/9-memcheck-stat/timer-int/main.c	/^#   define N /;"	d	file:
N	labs/9-memcheck-stat/timer-int/timer.c	/^#   define N /;"	d	file:
NALLOC	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^#define NALLOC /;"	d	file:
NALLOC	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^#define NALLOC /;"	d	file:
NALLOC	labs/5-malloc+gc/code/kr-malloc.c	/^#define NALLOC /;"	d	file:
NALLOC	labs/6-debug-alloc/code/kr-malloc.c	/^#define NALLOC /;"	d	file:
NALLOC	labs/9-memcheck-stat/starter-code/kr-malloc.c	/^#define NALLOC /;"	d	file:
NAME	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^NAME := header$/;"	m
NAME	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^NAME = check-encodings$/;"	m
NAME	labs/15-stepper-motor/alex-code/Makefile	/^NAME = stepper-test$/;"	m
NAN	libpi/libm/include/openlibm_math.h	/^#define	NAN	/;"	d
NEC_FIRST_HEADER	labs/2-ir/code/tsop.h	/^#define NEC_FIRST_HEADER /;"	d
NEC_NUM_READINGS	labs/2-ir/code/tsop.h	/^#define NEC_NUM_READINGS /;"	d
NEC_ONE_EXP	labs/2-ir/code/tsop.h	/^#define NEC_ONE_EXP /;"	d
NEC_O_BTN	labs/2-ir/code/tsop.h	/^#define NEC_O_BTN /;"	d
NEC_PWR_BTN	labs/2-ir/code/tsop.h	/^#define NEC_PWR_BTN /;"	d
NEC_REMOTE	labs/2-ir/code/tsop.h	/^#define NEC_REMOTE /;"	d
NEC_SECOND_HEADER	labs/2-ir/code/tsop.h	/^#define NEC_SECOND_HEADER /;"	d
NEC_VOL_DOWN_BTN	labs/2-ir/code/tsop.h	/^#define NEC_VOL_DOWN_BTN /;"	d
NEC_VOL_UP_BTN	labs/2-ir/code/tsop.h	/^#define NEC_VOL_UP_BTN /;"	d
NEC_X_BTN	labs/2-ir/code/tsop.h	/^#define NEC_X_BTN /;"	d
NEC_ZERO_EXP	labs/2-ir/code/tsop.h	/^#define NEC_ZERO_EXP /;"	d
NEG_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "NEG_CLK": "0",$/;"	s	object:modules.ICESTORM_LC.parameter_default_values
NEG_CLK_R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "NEG_CLK_R": "0",$/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
NEG_CLK_W	labs/12-verilog-blink/code/0-light/led_top.json	/^        "NEG_CLK_W": "0",$/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
NEG_TRIGGER	labs/12-verilog-blink/code/0-light/led_top.json	/^        "NEG_TRIGGER": "0",$/;"	s	object:modules.SB_GB_IO.parameter_default_values
NEG_TRIGGER	labs/12-verilog-blink/code/0-light/led_top.json	/^        "NEG_TRIGGER": "0",$/;"	s	object:modules.SB_IO.parameter_default_values
NEG_TRIGGER	labs/12-verilog-blink/code/0-light/led_top.json	/^        "NEG_TRIGGER": "0",$/;"	s	object:modules.SB_IO_I3C.parameter_default_values
NEG_TRIGGER	labs/12-verilog-blink/code/0-light/led_top.json	/^        "NEG_TRIGGER": "0",$/;"	s	object:modules.SB_IO_OD.parameter_default_values
NEG_TRIGGER	labs/12-verilog-blink/code/0-light/led_top.json	/^        "NEG_TRIGGER": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
NELEM	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^#define NELEM(/;"	d	file:
NEOPIX_DIV	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define NEOPIX_DIV /;"	d	file:
NEOPIX_LEN	labs/17-i2s/code/tests/7-fft-freqviz.c	/^#define NEOPIX_LEN /;"	d	file:
NEOPIX_LEN	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define NEOPIX_LEN /;"	d	file:
NEOPIX_MAX_FREQ	labs/17-i2s/code/tests/7-fft-freqviz.c	/^#define NEOPIX_MAX_FREQ /;"	d	file:
NEOPIX_MAX_FREQ	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define NEOPIX_MAX_FREQ /;"	d	file:
NEOPIX_MIN_FREQ	labs/17-i2s/code/tests/7-fft-freqviz.c	/^#define NEOPIX_MIN_FREQ /;"	d	file:
NEOPIX_MIN_FREQ	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define NEOPIX_MIN_FREQ /;"	d	file:
NEOPIX_PIN	labs/17-i2s/code/tests/7-fft-freqviz.c	/^#define NEOPIX_PIN /;"	d	file:
NEOPIX_PIN	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define NEOPIX_PIN /;"	d	file:
NOISE	labs/2-ir/code/tsop.c	/^enum { NOISE = 0 } ;$/;"	e	enum:__anon848f11200203	file:
NOT_IN_JOB	labs/15-stepper-motor/alex-code/stepper-int.h	/^    NOT_IN_JOB$/;"	e	enum:__anon32e582eb0103
NOT_STARTED	labs/15-stepper-motor/alex-code/stepper-int.h	/^    NOT_STARTED,$/;"	e	enum:__anon32e582eb0203
NS_PER_SEC	labs/4-ws2812b/cycles-per-sec/cycles-per-sec.c	/^#   define NS_PER_SEC /;"	d	file:
NTRIALS	labs/4-ws2812b/cycles-per-sec/cycles-per-sec.c	/^enum { NTRIALS = 5 };$/;"	e	enum:__anon58661a5d0103	file:
NUM_TRIALS	labs/17-i2s/code/tests/5-fft-time.c	/^#define NUM_TRIALS /;"	d	file:
NextPNR (ice40)	labs/12-verilog-blink/PRELAB.md	/^#### NextPNR (ice40)$/;"	t	subsection:Prelab""Toolchain installation""Building from source
O	labs/12-verilog-blink/code/0-light/led_top.json	/^        "O": {$/;"	o	object:modules.ICESTORM_LC.netnames
O	labs/12-verilog-blink/code/0-light/led_top.json	/^        "O": {$/;"	o	object:modules.ICESTORM_LC.ports
O	labs/12-verilog-blink/code/0-light/led_top.json	/^        "O": {$/;"	o	object:modules.SB_LUT4.netnames
O	labs/12-verilog-blink/code/0-light/led_top.json	/^        "O": {$/;"	o	object:modules.SB_LUT4.ports
O	labs/12-verilog-blink/code/0-light/led_top.json	/^        "O": {$/;"	o	object:modules.SB_MAC16.netnames
O	labs/12-verilog-blink/code/0-light/led_top.json	/^        "O": {$/;"	o	object:modules.SB_MAC16.ports
OBJS	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^OBJS := $(NAME).o$/;"	m
OBJS	labs/15-stepper-motor/alex-code/Makefile	/^OBJS := $(patsubst %.c, %.o, $(SOURCES))$/;"	m
OBJS	libunix/staff-rules.mk	/^OBJS := $(foreach o, $(OBJS), $(BUILD_DIR)\/$(notdir $o))$/;"	m
OBJS	libunix/staff-rules.mk	/^OBJS := $(patsubst %.c, %.o, $(SOURCES))$/;"	m
OCP	libpi/defs.mk	/^OCP = $(ARM)-objcopy$/;"	m
OD	libpi/defs.mk	/^OD  = $(ARM)-objdump$/;"	m
OHOLDBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OHOLDBOT": {$/;"	o	object:modules.SB_MAC16.netnames
OHOLDBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OHOLDBOT": {$/;"	o	object:modules.SB_MAC16.ports
OHOLDTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OHOLDTOP": {$/;"	o	object:modules.SB_MAC16.netnames
OHOLDTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OHOLDTOP": {$/;"	o	object:modules.SB_MAC16.ports
OLM_DLLEXPORT	libpi/libm/include/openlibm_math.h	/^#  define OLM_DLLEXPORT /;"	d
OLM_DLLEXPORT	libpi/libm/include/openlibm_math.h	/^#define OLM_DLLEXPORT /;"	d
OLM_DLLEXPORT	libpi/libm/math_private.h	/^#  define OLM_DLLEXPORT /;"	d
OLM_DLLEXPORT	libpi/libm/math_private.h	/^#define OLM_DLLEXPORT /;"	d
OLOADBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OLOADBOT": {$/;"	o	object:modules.SB_MAC16.netnames
OLOADBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OLOADBOT": {$/;"	o	object:modules.SB_MAC16.ports
OLOADTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OLOADTOP": {$/;"	o	object:modules.SB_MAC16.netnames
OLOADTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OLOADTOP": {$/;"	o	object:modules.SB_MAC16.ports
OPENLIBM_COMPLEX_H	libpi/libm/include/openlibm_complex.h	/^#define	OPENLIBM_COMPLEX_H$/;"	d
OPENLIBM_H	libpi/libm/include/openlibm.h	/^#define OPENLIBM_H$/;"	d
OPENLIBM_MATH_H	libpi/libm/include/openlibm_math.h	/^#define	OPENLIBM_MATH_H$/;"	d
OPT_LEVEL	labs/17-i2s/code/Makefile	/^OPT_LEVEL = -O3$/;"	m
OPT_LEVEL	labs/4-ws2812b/cycles-per-sec/Makefile	/^OPT_LEVEL = -O3$/;"	m
OPT_LEVEL	labs/4-ws2812b/weird-timing/Makefile	/^OPT_LEVEL = -O3$/;"	m
OPT_LEVEL	libpi/defs.mk	/^OPT_LEVEL ?= -Og$/;"	m
ORSTBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ORSTBOT": {$/;"	o	object:modules.SB_MAC16.netnames
ORSTBOT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ORSTBOT": {$/;"	o	object:modules.SB_MAC16.ports
ORSTTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ORSTTOP": {$/;"	o	object:modules.SB_MAC16.netnames
ORSTTOP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "ORSTTOP": {$/;"	o	object:modules.SB_MAC16.ports
OUTPUTCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUTCLK": {$/;"	o	object:modules.SB_IO_OD.netnames
OUTPUTCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUTCLK": {$/;"	o	object:modules.SB_IO_OD.ports
OUTPUTENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUTENABLE": {$/;"	o	object:modules.SB_IO_OD.netnames
OUTPUTENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUTENABLE": {$/;"	o	object:modules.SB_IO_OD.ports
OUTPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_CLK": {$/;"	o	object:modules.SB_GB_IO.netnames
OUTPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_CLK": {$/;"	o	object:modules.SB_GB_IO.ports
OUTPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_CLK": {$/;"	o	object:modules.SB_IO.netnames
OUTPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_CLK": {$/;"	o	object:modules.SB_IO.ports
OUTPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_CLK": {$/;"	o	object:modules.SB_IO_I3C.netnames
OUTPUT_CLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_CLK": {$/;"	o	object:modules.SB_IO_I3C.ports
OUTPUT_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_ENABLE": {$/;"	o	object:modules.SB_GB_IO.netnames
OUTPUT_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_ENABLE": {$/;"	o	object:modules.SB_GB_IO.ports
OUTPUT_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_ENABLE": {$/;"	o	object:modules.SB_IO.netnames
OUTPUT_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_ENABLE": {$/;"	o	object:modules.SB_IO.ports
OUTPUT_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_ENABLE": {$/;"	o	object:modules.SB_IO_I3C.netnames
OUTPUT_ENABLE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "OUTPUT_ENABLE": {$/;"	o	object:modules.SB_IO_I3C.ports
OneMB	labs/5-malloc+gc/1-malloc/2-test-malloc.c	/^    enum { OneMB = 1024 * 1024 };$/;"	e	enum:notmain::__anon3b62072e0103	file:
OneMB	labs/5-malloc+gc/2-ckalloc/2-test-malloc.c	/^    enum { OneMB = 1024 * 1024 };$/;"	e	enum:notmain::__anon405f7bd00103	file:
OneMB	labs/5-malloc+gc/2-ckalloc/5-test-ckalloc.c	/^    enum { OneMB = 1024 * 1024 };$/;"	e	enum:notmain::__anoncfb4d7f40103	file:
OneMB	labs/7-mem-protection/code/mmu.c	/^enum { OneMB = 1024 * 1024 };$/;"	e	enum:__anon0240c8260103	file:
One_B	labs/4-ws2812b/cycles-per-sec/cycles-per-sec.c	/^#   define One_B /;"	d	file:
One_M	labs/4-ws2812b/cycles-per-sec/cycles-per-sec.c	/^#   define One_M /;"	d	file:
Option	labs/20-d/code/libd/ulib/option.d	/^struct Option(T) {$/;"	s	file:
Option 1: raw time based	labs/15-stepper-motor/alex-README.md	/^#### Option 1: raw time based$/;"	t	subsection:Stepper Motors""Part 2 - Driving the stepper motor with interrupts""Interrupt Implementation Ideas
Option 2: time quanta based	labs/15-stepper-motor/alex-README.md	/^#### Option 2: time quanta based$/;"	t	subsection:Stepper Motors""Part 2 - Driving the stepper motor with interrupts""Interrupt Implementation Ideas
Option 3: raw time based, but better	labs/15-stepper-motor/alex-README.md	/^#### Option 3: raw time based, but better$/;"	t	subsection:Stepper Motors""Part 2 - Driving the stepper motor with interrupts""Interrupt Implementation Ideas
Option: acceleration.	labs/15-stepper-motor/README.md	/^### Option: acceleration.$/;"	S
Option: add simple shadow to `check-purify.c`	labs/11-memcheck-trap/README.md	/^#### Option: add simple shadow to `check-purify.c`$/;"	t	section:Simple memory tracing and memory checking.
Option: learn notes.	labs/15-stepper-motor/README.md	/^### Option: learn notes.$/;"	S
Option: replace a bunch of our `.o` files.	labs/11-memcheck-trap/README.md	/^#### Option: replace a bunch of our `.o` files.$/;"	t	section:Simple memory tracing and memory checking.
Option: use interrupts to do part 1.	labs/15-stepper-motor/README.md	/^### Option: use interrupts to do part 1.$/;"	S
Option: write new checkers.	labs/11-memcheck-trap/README.md	/^#### Option: write new checkers.$/;"	t	section:Simple memory tracing and memory checking.
Option: write the `switch_to` routines	labs/11-memcheck-trap/README.md	/^#### Option: write the `switch_to` routines$/;"	t	section:Simple memory tracing and memory checking.
Organization	labs/3-digital-analyzer/README.md	/^### Organization$/;"	S	section:Checkoff
Other Extensions:  Tons.	labs/16-eraser/README.md	/^#### Other Extensions:  Tons.$/;"	t	section:Eraser
Other interrupt notes	labs/15-stepper-motor/alex-README.md	/^### Other interrupt notes$/;"	S	section:Stepper Motors""Part 2 - Driving the stepper motor with interrupts
Overview: reverse engineering a infrared remote control.	labs/2-ir/README.md	/^### Overview: reverse engineering a infrared remote control.$/;"	S
P0	libpi/libm/s_cbrt.c	/^P0 =  1.87595182427177009643,		\/* 0x3ffe03e6, 0x0f61e692 *\/$/;"	v	typeref:typename:const double	file:
P1	libpi/libm/e_exp.c	/^P1   =  1.66666666666666019037e-01, \/* 0x3FC55555, 0x5555553E *\/$/;"	v	typeref:typename:const double	file:
P1	libpi/libm/e_expf.c	/^P1 =  1.6666625440e-1,		\/*  0xaaaa8f.0p-26 *\/$/;"	v	typeref:typename:const float	file:
P1	libpi/libm/e_pow.c	/^P1   =  1.66666666666666019037e-01, \/* 0x3FC55555, 0x5555553E *\/$/;"	v	typeref:typename:const double	file:
P1	libpi/libm/e_powf.c	/^P1   =  1.6666667163e-01, \/* 0x3e2aaaab *\/$/;"	v	typeref:typename:const float	file:
P1	libpi/libm/s_cbrt.c	/^P1 = -1.88497979543377169875,		\/* 0xbffe28e0, 0x92f02420 *\/$/;"	v	typeref:typename:const double	file:
P1	libpi/libm/s_exp2.c	/^    P1	     = 0x1.62e42fefa39efp-1,$/;"	v	typeref:typename:const double	file:
P1	libpi/libm/s_exp2f.c	/^    P1	    = 0x1.62e430p-1f,$/;"	v	typeref:typename:const float	file:
P2	libpi/libm/e_exp.c	/^P2   = -2.77777777770155933842e-03, \/* 0xBF66C16C, 0x16BEBD93 *\/$/;"	v	typeref:typename:const double	file:
P2	libpi/libm/e_expf.c	/^P2 = -2.7667332906e-3;		\/* -0xb55215.0p-32 *\/$/;"	v	typeref:typename:const float	file:
P2	libpi/libm/e_pow.c	/^P2   = -2.77777777770155933842e-03, \/* 0xBF66C16C, 0x16BEBD93 *\/$/;"	v	typeref:typename:const double	file:
P2	libpi/libm/e_powf.c	/^P2   = -2.7777778450e-03, \/* 0xbb360b61 *\/$/;"	v	typeref:typename:const float	file:
P2	libpi/libm/s_cbrt.c	/^P2 =  1.621429720105354466140,		\/* 0x3ff9f160, 0x4a49d6c2 *\/$/;"	v	typeref:typename:const double	file:
P2	libpi/libm/s_exp2.c	/^    P2	     = 0x1.ebfbdff82c575p-3,$/;"	v	typeref:typename:const double	file:
P2	libpi/libm/s_exp2f.c	/^    P2	    = 0x1.ebfbe0p-3f,$/;"	v	typeref:typename:const float	file:
P3	libpi/libm/e_exp.c	/^P3   =  6.61375632143793436117e-05, \/* 0x3F11566A, 0xAF25DE2C *\/$/;"	v	typeref:typename:const double	file:
P3	libpi/libm/e_pow.c	/^P3   =  6.61375632143793436117e-05, \/* 0x3F11566A, 0xAF25DE2C *\/$/;"	v	typeref:typename:const double	file:
P3	libpi/libm/e_powf.c	/^P3   =  6.6137559770e-05, \/* 0x388ab355 *\/$/;"	v	typeref:typename:const float	file:
P3	libpi/libm/s_cbrt.c	/^P3 = -0.758397934778766047437,		\/* 0xbfe844cb, 0xbee751d9 *\/$/;"	v	typeref:typename:const double	file:
P3	libpi/libm/s_exp2.c	/^    P3	     = 0x1.c6b08d704a0a6p-5,$/;"	v	typeref:typename:const double	file:
P3	libpi/libm/s_exp2f.c	/^    P3	    = 0x1.c6b348p-5f,$/;"	v	typeref:typename:const float	file:
P4	libpi/libm/e_exp.c	/^P4   = -1.65339022054652515390e-06, \/* 0xBEBBBD41, 0xC5D26BF1 *\/$/;"	v	typeref:typename:const double	file:
P4	libpi/libm/e_pow.c	/^P4   = -1.65339022054652515390e-06, \/* 0xBEBBBD41, 0xC5D26BF1 *\/$/;"	v	typeref:typename:const double	file:
P4	libpi/libm/e_powf.c	/^P4   = -1.6533901999e-06, \/* 0xb5ddea0e *\/$/;"	v	typeref:typename:const float	file:
P4	libpi/libm/s_cbrt.c	/^P4 =  0.145996192886612446982;		\/* 0x3fc2b000, 0xd4e4edd7 *\/$/;"	v	typeref:typename:const double	file:
P4	libpi/libm/s_exp2.c	/^    P4	     = 0x1.3b2ab88f70400p-7,$/;"	v	typeref:typename:const double	file:
P4	libpi/libm/s_exp2f.c	/^    P4	    = 0x1.3b2c9cp-7f;$/;"	v	typeref:typename:const float	file:
P5	libpi/libm/e_exp.c	/^P5   =  4.13813679705723846039e-08; \/* 0x3E663769, 0x72BEA4D0 *\/$/;"	v	typeref:typename:const double	file:
P5	libpi/libm/e_pow.c	/^P5   =  4.13813679705723846039e-08, \/* 0x3E663769, 0x72BEA4D0 *\/$/;"	v	typeref:typename:const double	file:
P5	libpi/libm/e_powf.c	/^P5   =  4.1381369442e-08, \/* 0x3331bb4c *\/$/;"	v	typeref:typename:const float	file:
P5	libpi/libm/s_exp2.c	/^    P5	     = 0x1.5d88003875c74p-10;$/;"	v	typeref:typename:const double	file:
PACKAGEPIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGEPIN": {$/;"	o	object:modules.SB_IO_OD.netnames
PACKAGEPIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGEPIN": {$/;"	o	object:modules.SB_IO_OD.ports
PACKAGEPIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGEPIN": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
PACKAGEPIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGEPIN": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
PACKAGEPIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGEPIN": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
PACKAGEPIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGEPIN": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
PACKAGEPIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGEPIN": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
PACKAGEPIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGEPIN": {$/;"	o	object:modules.SB_PLL40_PAD.ports
PACKAGE_PIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGE_PIN": {$/;"	o	object:modules.SB_GB_IO.netnames
PACKAGE_PIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGE_PIN": {$/;"	o	object:modules.SB_GB_IO.ports
PACKAGE_PIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGE_PIN": {$/;"	o	object:modules.SB_IO.netnames
PACKAGE_PIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGE_PIN": {$/;"	o	object:modules.SB_IO.ports
PACKAGE_PIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGE_PIN": {$/;"	o	object:modules.SB_IO_I3C.netnames
PACKAGE_PIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PACKAGE_PIN": {$/;"	o	object:modules.SB_IO_I3C.ports
PCB (KiCAD) Lab by Parthiv	labs/19-pcb/README.md	/^# PCB (KiCAD) Lab by Parthiv$/;"	c
PGA	labs/8-i2c-adc/code/ads1115.c	/^#   define PGA(/;"	d	file:
PGA_V	labs/8-i2c-adc/code/ads1115.c	/^#   define PGA_V(/;"	d	file:
PIL	libpi/libm/s_catanl.c	/^static const long double PIL = 3.141592653589793238462643383279502884197169L;$/;"	v	typeref:typename:const long double	file:
PIL	libpi/libm/s_ctanl.c	/^static const long double PIL = 3.141592653589793238462643383279502884197169L;$/;"	v	typeref:typename:const long double	file:
PIN_TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PIN_TYPE": "000000"$/;"	s	object:modules.SB_IO_OD.parameter_default_values
PIN_TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PIN_TYPE": "000000",$/;"	s	object:modules.SB_GB_IO.parameter_default_values
PIN_TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PIN_TYPE": "000000",$/;"	s	object:modules.SB_IO.parameter_default_values
PIN_TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PIN_TYPE": "000000",$/;"	s	object:modules.SB_IO_I3C.parameter_default_values
PIO2L	libpi/libm/s_cacosl.c	/^static const long double PIO2L = 1.570796326794896619231321691639751442098585L;$/;"	v	typeref:typename:const long double	file:
PIO2L	libpi/libm/s_casinl.c	/^static const long double PIO2L = 1.570796326794896619231321691639751442098585L;$/;"	v	typeref:typename:const long double	file:
PIPELINE_16x16_MULT_REG1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PIPELINE_16x16_MULT_REG1": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
PIPELINE_16x16_MULT_REG2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PIPELINE_16x16_MULT_REG2": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
PITAG_LINKER_PATH	labs/18-ptag/ptag-linker/reloc-install.c	/^#   define PITAG_LINKER_PATH /;"	d	file:
PIX_PIN	labs/17-i2s/code/tests/3-i2s-audiovis.c	/^#define PIX_PIN /;"	d	file:
PI_DIR	labs/4-ws2812b/fake-pi/Makefile	/^PI_DIR = ..\/my-install$/;"	m
PI_MHz	libpi/include/rpi-constants.h	/^#define PI_MHz /;"	d
PIo2	libpi/libm/k_rem_pio2.c	/^static const double PIo2[] = {$/;"	v	typeref:typename:const double[]	file:
PLINK	labs/18-ptag/reloc-install-pi/Makefile	/^PLINK = ..\/ptag-linker\/ptag-linker$/;"	m
PLLOUTCORE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCORE": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
PLLOUTCORE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCORE": {$/;"	o	object:modules.SB_PLL40_CORE.ports
PLLOUTCORE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCORE": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
PLLOUTCORE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCORE": {$/;"	o	object:modules.SB_PLL40_PAD.ports
PLLOUTCOREA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREA": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
PLLOUTCOREA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREA": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
PLLOUTCOREA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREA": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
PLLOUTCOREA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREA": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
PLLOUTCOREA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREA": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
PLLOUTCOREA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREA": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
PLLOUTCOREB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREB": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
PLLOUTCOREB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREB": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
PLLOUTCOREB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREB": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
PLLOUTCOREB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREB": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
PLLOUTCOREB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREB": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
PLLOUTCOREB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTCOREB": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
PLLOUTGLOBAL	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBAL": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
PLLOUTGLOBAL	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBAL": {$/;"	o	object:modules.SB_PLL40_CORE.ports
PLLOUTGLOBAL	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBAL": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
PLLOUTGLOBAL	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBAL": {$/;"	o	object:modules.SB_PLL40_PAD.ports
PLLOUTGLOBALA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALA": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
PLLOUTGLOBALA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALA": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
PLLOUTGLOBALA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALA": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
PLLOUTGLOBALA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALA": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
PLLOUTGLOBALA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALA": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
PLLOUTGLOBALA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALA": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
PLLOUTGLOBALB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALB": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
PLLOUTGLOBALB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALB": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
PLLOUTGLOBALB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALB": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
PLLOUTGLOBALB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALB": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
PLLOUTGLOBALB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALB": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
PLLOUTGLOBALB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUTGLOBALB": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
PLLOUT_SELECT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUT_SELECT": "GENCLK",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
PLLOUT_SELECT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUT_SELECT": "GENCLK",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
PLLOUT_SELECT_PORTA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUT_SELECT_PORTA": "GENCLK",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
PLLOUT_SELECT_PORTA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUT_SELECT_PORTA": "GENCLK",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
PLLOUT_SELECT_PORTB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUT_SELECT_PORTB": "GENCLK",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
PLLOUT_SELECT_PORTB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUT_SELECT_PORTB": "GENCLK",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
PLLOUT_SELECT_PORTB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PLLOUT_SELECT_PORTB": "GENCLK",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
PM_PASSWORD	libpi/staff-src/watchdog.c	/^    PM_PASSWORD = 0x5a000000,$/;"	e	enum:__anond324ec3e0103	file:
PM_RSTC	libpi/staff-src/watchdog.c	/^    PM_RSTC = 0x2010001c,$/;"	e	enum:__anond324ec3e0103	file:
PM_RSTC_RESET	libpi/staff-src/watchdog.c	/^    PM_RSTC_RESET = 0x00000102,$/;"	e	enum:__anond324ec3e0103	file:
PM_RSTC_WRCFG_FULL_RESET	libpi/staff-src/watchdog.c	/^    PM_RSTC_WRCFG_FULL_RESET = 0x00000020,$/;"	e	enum:__anond324ec3e0103	file:
PM_RSTS	libpi/staff-src/watchdog.c	/^    PM_RSTS = 0x20100020,$/;"	e	enum:__anond324ec3e0103	file:
PM_RSTS_RASPBERRYPI_HALT	libpi/staff-src/watchdog.c	/^    PM_RSTS_RASPBERRYPI_HALT = 0x555 $/;"	e	enum:__anond324ec3e0103	file:
PM_WDOG	libpi/staff-src/watchdog.c	/^    PM_WDOG = 0x20100024,$/;"	e	enum:__anond324ec3e0103	file:
POSSIBLE: A grab bag of things	labs/README.md	/^### POSSIBLE: A grab bag of things$/;"	S	section:Labs.
POSSIBLE: A tiny but complete OS	labs/README.md	/^### POSSIBLE: A tiny but complete OS$/;"	S	section:Labs.
POSSIBLE: Protection domains	labs/README.md	/^### POSSIBLE: Protection domains$/;"	S	section:Labs.
POSSIBLE: RiscV	labs/README.md	/^### POSSIBLE: RiscV$/;"	S	section:Labs.
POWEROFF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "POWEROFF": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
POWEROFF	labs/12-verilog-blink/code/0-light/led_top.json	/^        "POWEROFF": {$/;"	o	object:modules.SB_SPRAM256KA.ports
PREFETCH_FLUSH	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define PREFETCH_FLUSH(/;"	d
PRELAB	labs/3-digital-analyzer/PRELAB.md	/^### PRELAB$/;"	S
PROGS	labs/18-ptag/ptag-linker/Makefile	/^PROGS = ptag-linker reloc-install$/;"	m
PROG_SRC	labs/4-ws2812b/fake-pi/Makefile	/^PROG_SRC = check-timings.c$/;"	m
PTAG_BIN_FILE_TAG	labs/18-ptag/ptag-linker/ptag-structs.h	/^#define PTAG_BIN_FILE_TAG /;"	d
PULLUP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PULLUP": "0"$/;"	s	object:modules.SB_GB_IO.parameter_default_values
PULLUP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PULLUP": "0"$/;"	s	object:modules.SB_IO.parameter_default_values
PULLUP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PULLUP": "0",$/;"	s	object:modules.SB_IO_I3C.parameter_default_values
PUT16	libpi/staff-src/put-get.S	/^PUT16:$/;"	l
PUT32	labs/4-ws2812b/fake-pi/fake-pi.c	/^void PUT32(uint32_t addr, uint32_t v) {$/;"	f	typeref:typename:void
PUT32	libpi/staff-start.S	/^PUT32:$/;"	l
PUT32_T	libpi/libc/helper-macros.h	/^#define PUT32_T(/;"	d
PUT8	libpi/staff-src/put-get.S	/^PUT8:$/;"	l
PU_ENB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PU_ENB": {$/;"	o	object:modules.SB_IO_I3C.netnames
PU_ENB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PU_ENB": {$/;"	o	object:modules.SB_IO_I3C.ports
PWMOUT0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PWMOUT0": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
PWMOUT0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PWMOUT0": {$/;"	o	object:modules.SB_LEDDA_IP.ports
PWMOUT1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PWMOUT1": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
PWMOUT1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PWMOUT1": {$/;"	o	object:modules.SB_LEDDA_IP.ports
PWMOUT2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PWMOUT2": {$/;"	o	object:modules.SB_LEDDA_IP.netnames
PWMOUT2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "PWMOUT2": {$/;"	o	object:modules.SB_LEDDA_IP.ports
PWR_MGMT_1	labs/10-i2c-accel/code/accel.c	/^    PWR_MGMT_1 = 107,$/;"	e	enum:__anonc6c336a90303	file:
PWR_MGMT_2	labs/10-i2c-accel/code/accel.c	/^    PWR_MGMT_2 = 108$/;"	e	enum:__anonc6c336a90303	file:
Part 0	labs/12-verilog-blink/README.md	/^## Part 0$/;"	s	chapter:Getting started with Verilog
Part 0 - Background	labs/15-stepper-motor/PRELAB.md	/^## Part 0 - Background$/;"	s	chapter:Prelab
Part 0.5 - Parts	labs/15-stepper-motor/PRELAB.md	/^## Part 0.5 - Parts$/;"	s	chapter:Prelab
Part 0: House-keeping.	labs/6-debug-alloc/README.md	/^### Part 0: House-keeping.$/;"	S	section:Building a redzone allocator.
Part 0: adapt K&R malloc/free from `docs/kr-malloc.pdf`.	labs/5-malloc+gc/README.md	/^### Part 0: adapt K&R malloc\/free from `docs\/kr-malloc.pdf`.$/;"	S	section:Lab: Leak detection, garbage collection
Part 0: implement the timing routines  (30 minutes)	labs/4-ws2812b/README.md	/^### Part 0: implement the timing routines  (30 minutes)$/;"	S	section:Controlling a  WS2812B light string.
Part 0: setup your code	labs/9-memcheck-stat/README.md	/^## Part 0: setup your code$/;"	s
Part 0: trivial eraser	labs/16-eraser/README.md	/^#### Part 0: trivial eraser$/;"	t	section:Eraser
Part 0: wire up the stepper	labs/15-stepper-motor/README.md	/^### Part 0: wire up the stepper$/;"	S
Part 1	labs/12-verilog-blink/README.md	/^## Part 1$/;"	s	chapter:Getting started with Verilog
Part 1 - Driving the stepper motor	labs/15-stepper-motor/alex-README.md	/^## Part 1 - Driving the stepper motor$/;"	s	chapter:Stepper Motors
Part 1 - Wiring Everything Up	labs/15-stepper-motor/PRELAB.md	/^## Part 1 - Wiring Everything Up$/;"	s	chapter:Prelab
Part 1. Catch reads and writes of illegal memory.	labs/7-mem-protection/README.md	/^#### Part 1. Catch reads and writes of illegal memory.$/;"	t	subsection:Simple memory protection.
Part 1: Quick and dirty method of seeing encodings.	labs/1-dynamic-code-gen/PRELAB.md	/^### Part 1: Quick and dirty method of seeing encodings.$/;"	S	section:Prelab for dynamic code generation
Part 1: Redzone allocation.	labs/6-debug-alloc/README.md	/^### Part 1: Redzone allocation.$/;"	S	section:Building a redzone allocator.
Part 1: UART receiver	labs/13-verilog-uart/README.md	/^# Part 1: UART receiver$/;"	c
Part 1: interrupt based checking.	labs/9-memcheck-stat/README.md	/^## Part 1: interrupt based checking.$/;"	s
Part 1: make it simple: `scope.c`	labs/3-digital-analyzer/README.md	/^### Part 1: make it simple: `scope.c`$/;"	S	section:Checkoff
Part 1: make the stepper do one revolution at a constant speed	labs/15-stepper-motor/README.md	/^### Part 1: make the stepper do one revolution at a constant speed$/;"	S
Part 1: re-implement blink in D	labs/20-d/README.md	/^## Part 1: re-implement blink in D$/;"	s	chapter:D lab
Part 1: reverse engineer instructions (main work today)	labs/1-dynamic-code-gen/README.md	/^### Part 1: reverse engineer instructions (main work today)$/;"	S	section:Lab: dynamic code generation
Part 1: reverse engineering key presses.	labs/2-ir/README.md	/^#  Part 1: reverse engineering key presses.$/;"	c
Part 1: turn on one pixel (5 minutes)	labs/4-ws2812b/README.md	/^### Part 1: turn on one pixel (5 minutes)$/;"	S	section:Controlling a  WS2812B light string.
Part 1: write a `ckalloc` wrapper on `kr_malloc`	labs/5-malloc+gc/README.md	/^### Part 1: write a `ckalloc` wrapper on `kr_malloc`$/;"	S	section:Lab: Leak detection, garbage collection
Part 1: write the ADC driver (using the `staff-i2c.o` i2c)	labs/8-i2c-adc/README.md	/^### Part 1: write the ADC driver (using the `staff-i2c.o` i2c)$/;"	S	section:Using the I2C protocol to use an analog-to-digital converter (ADC)
Part 2	labs/12-verilog-blink/README.md	/^## Part 2$/;"	s	chapter:Getting started with Verilog
Part 2 - Driving the stepper motor with interrupts	labs/15-stepper-motor/alex-README.md	/^## Part 2 - Driving the stepper motor with interrupts$/;"	s	chapter:Stepper Motors
Part 2 - Verify	labs/15-stepper-motor/PRELAB.md	/^## Part 2 - Verify$/;"	s	chapter:Prelab
Part 2. Prevent null pointers.	labs/7-mem-protection/README.md	/^#### Part 2. Prevent null pointers.$/;"	t	subsection:Simple memory protection.
Part 2: ARM machine code encodings	labs/1-dynamic-code-gen/PRELAB.md	/^### Part 2: ARM machine code encodings$/;"	S	section:Prelab for dynamic code generation
Part 2: Garbage collection (30 minutes)	labs/5-malloc+gc/README.md	/^### Part 2: Garbage collection (30 minutes)$/;"	S	section:Lab: Leak detection, garbage collection
Part 2: UART transmitter	labs/13-verilog-uart/README.md	/^# Part 2: UART transmitter$/;"	c
Part 2: add executable headers in a backwards compatible way.	labs/1-dynamic-code-gen/README.md	/^### Part 2: add executable headers in a backwards compatible way.$/;"	S	section:Lab: dynamic code generation
Part 2: binary rewriting	labs/9-memcheck-stat/README.md	/^## Part 2: binary rewriting$/;"	s
Part 2: build a stepper UART	labs/15-stepper-motor/README.md	/^### Part 2: build a stepper UART$/;"	S
Part 2: implement a basic print function	labs/20-d/README.md	/^## Part 2: implement a basic print function$/;"	s	chapter:D lab
Part 2: interrupts.	labs/2-ir/README.md	/^#  Part 2: interrupts.$/;"	c
Part 2: leak detection (90 minutes?)	labs/5-malloc+gc/README.md	/^### Part 2: leak detection (90 minutes?)$/;"	S	section:Lab: Leak detection, garbage collection
Part 2: make `scope` and `test-gen` accurate.	labs/3-digital-analyzer/README.md	/^### Part 2: make `scope` and `test-gen` accurate.$/;"	S	section:Checkoff
Part 2: use your adc to decode readings from the mic	labs/8-i2c-adc/README.md	/^### Part 2: use your adc to decode readings from the mic$/;"	S	section:Using the I2C protocol to use an analog-to-digital converter (ADC)
Part 2: write a `hello world`	labs/1-dynamic-code-gen/README.md	/^### Part 2: write a `hello world`$/;"	S	section:Lab: dynamic code generation
Part 3	labs/12-verilog-blink/README.md	/^## Part 3$/;"	s	chapter:Getting started with Verilog
Part 3 - Extensions	labs/15-stepper-motor/alex-README.md	/^## Part 3 - Extensions$/;"	s	chapter:Stepper Motors
Part 3: Shared-exclusive Eraser	labs/16-eraser/README.md	/^#### Part 3: Shared-exclusive Eraser$/;"	t	section:Eraser
Part 3: build the neopixel interface (20 minutes)	labs/4-ws2812b/README.md	/^### Part 3: build the neopixel interface (20 minutes)$/;"	S	section:Controlling a  WS2812B light string.
Part 3: make an interrupt dispatch compiler.	labs/1-dynamic-code-gen/README.md	/^### Part 3: make an interrupt dispatch compiler.$/;"	S	section:Lab: dynamic code generation
Part 3: simple networking	labs/2-ir/README.md	/^###  Part 3: simple networking$/;"	S	chapter:Part 2: interrupts.
Part 3: typed allocator	labs/20-d/README.md	/^## Part 3: typed allocator$/;"	s	chapter:D lab
Part 3: using `gcc`  to check every load and store: "address sanitizer"	labs/9-memcheck-stat/README.md	/^## Part 3: using `gcc`  to check every load and store: "address sanitizer"$/;"	s
Part 4: Hacks for reverse engineering instruction encodings.	labs/1-dynamic-code-gen/PRELAB.md	/^### Part 4: Hacks for reverse engineering instruction encodings.$/;"	S	section:Prelab for dynamic code generation
Part 4: Shared Eraser	labs/16-eraser/README.md	/^#### Part 4: Shared Eraser$/;"	t	section:Eraser
Part 4: do something cute with the interface.	labs/4-ws2812b/README.md	/^### Part 4: do something cute with the interface.$/;"	S	section:Controlling a  WS2812B light string.
Part 4: exploration (optional)	labs/20-d/README.md	/^## Part 4: exploration (optional)$/;"	s	chapter:D lab
Part0: hook up your potentiometer and ADC.	labs/8-i2c-adc/README.md	/^### Part0: hook up your potentiometer and ADC.$/;"	S	section:Using the I2C protocol to use an analog-to-digital converter (ADC)
Part1: fill in the accelerometer code in the code directory.	labs/10-i2c-accel/README.md	/^### Part1: fill in the accelerometer code in the code directory.$/;"	S	section:Using an accelerometer
Part2: fill in the gyroscope code in the code directory.	labs/10-i2c-accel/README.md	/^### Part2: fill in the gyroscope code in the code directory.$/;"	S	section:Using an accelerometer
Passing information to pi programs using `PTAGs`	labs/18-ptag/README.md	/^### Passing information to pi programs using `PTAGs`$/;"	S
PinType	labs/20-d/code/kernel/board/raspi/gpio.d	/^enum PinType {$/;"	g	file:
Postscript	labs/7-mem-protection/README.md	/^#### Postscript$/;"	t	subsection:Simple memory protection.
Pre-built tools	labs/12-verilog-blink/PRELAB.md	/^### Pre-built tools$/;"	S	section:Prelab""Toolchain installation
Prelab	labs/12-verilog-blink/PRELAB.md	/^# Prelab$/;"	c
Prelab	labs/15-stepper-motor/PRELAB.md	/^# Prelab$/;"	c
Prelab	labs/17-i2s/README.md	/^## Prelab$/;"	s	chapter:I2S Lab by Parthiv
Prelab	labs/20-d/README.md	/^## Prelab$/;"	s	chapter:D lab
Prelab for dynamic code generation	labs/1-dynamic-code-gen/PRELAB.md	/^## Prelab for dynamic code generation$/;"	s
Prelab for trap based memchecking.	labs/11-memcheck-trap/PRELAB.md	/^### Prelab for trap based memchecking.$/;"	S
Protocol	labs/13-verilog-uart/README.md	/^# Protocol$/;"	c
PutCode	labs/20-d/code/tools/piprog/piprog.go	/^	PutCode = 0x77778888$/;"	c	package:main
PutProgInfo	labs/20-d/code/tools/piprog/piprog.go	/^	PutProgInfo = 0x33334444$/;"	c	package:main
PutUint	labs/20-d/code/tools/piprog/piprog.go	/^func PutUint(port io.Writer, val uint32) {$/;"	f	package:main
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFF.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFF.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFE.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFE.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFER.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFER.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFES.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFES.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFESR.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFESR.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFESS.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFESS.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFN.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFN.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNE.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNE.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNER.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNER.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNES.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNES.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNESR.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNESR.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNESS.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNESS.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNR.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNR.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNS.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNS.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNSR.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNSR.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNSS.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFNSS.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFR.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFR.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFS.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFS.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFSR.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFSR.ports
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFSS.netnames
Q	labs/12-verilog-blink/code/0-light/led_top.json	/^        "Q": {$/;"	o	object:modules.SB_DFFSS.ports
Q	labs/15-stepper-motor/alex-code/Q.h	/^typedef struct Q {$/;"	s
Q	libpi/libc/Q.h	/^typedef struct Q {$/;"	s
Q1	libpi/libm/s_expm1.c	/^Q1  =  -3.33333333333331316428e-02, \/* BFA11111 111110F4 *\/$/;"	v	typeref:typename:const double	file:
Q1	libpi/libm/s_expm1f.c	/^Q1 = -3.3333212137e-2,		\/* -0x888868.0p-28 *\/$/;"	v	typeref:typename:const float	file:
Q2	libpi/libm/s_expm1.c	/^Q2  =   1.58730158725481460165e-03, \/* 3F5A01A0 19FE5585 *\/$/;"	v	typeref:typename:const double	file:
Q2	libpi/libm/s_expm1f.c	/^Q2 =  1.5807170421e-3;		\/*  0xcf3010.0p-33 *\/$/;"	v	typeref:typename:const float	file:
Q3	libpi/libm/s_expm1.c	/^Q3  =  -7.93650757867487942473e-05, \/* BF14CE19 9EAADBB7 *\/$/;"	v	typeref:typename:const double	file:
Q4	libpi/libm/s_expm1.c	/^Q4  =   4.00821782732936239552e-06, \/* 3ED0CFCA 86E65239 *\/$/;"	v	typeref:typename:const double	file:
Q5	libpi/libm/s_expm1.c	/^Q5  =  -2.01099218183624371326e-07; \/* BE8AFDB7 6E09C32D *\/$/;"	v	typeref:typename:const double	file:
QUARTER_STEP	labs/15-stepper-motor/alex-code/stepper.h	/^    QUARTER_STEP,$/;"	e	enum:__anonb5b47c130103
Q_append	labs/15-stepper-motor/alex-code/Q.h	/^static void Q_append(Q_t *q, E *e) {$/;"	f	typeref:typename:void
Q_append	libpi/libc/Q.h	/^static void Q_append(Q_t *q, E *e) {$/;"	f	typeref:typename:void
Q_empty	labs/15-stepper-motor/alex-code/Q.h	/^static int Q_empty(Q_t *q)  { $/;"	f	typeref:typename:int
Q_empty	libpi/libc/Q.h	/^static int Q_empty(Q_t *q)  { $/;"	f	typeref:typename:int
Q_init	libpi/libc/Q.h	/^static void Q_init(Q_t *q) {$/;"	f	typeref:typename:void
Q_insert_after	labs/15-stepper-motor/alex-code/Q.h	/^static void Q_insert_after(Q_t *q, E *e, E *e_new) {$/;"	f	typeref:typename:void
Q_insert_after	libpi/libc/Q.h	/^static void Q_insert_after(Q_t *q, E *e, E *e_new) {$/;"	f	typeref:typename:void
Q_nelem	labs/15-stepper-motor/alex-code/Q.h	/^static unsigned Q_nelem(Q_t *q) { return q->cnt; }$/;"	f	typeref:typename:unsigned
Q_nelem	libpi/libc/Q.h	/^static unsigned Q_nelem(Q_t *q) { return q->cnt; }$/;"	f	typeref:typename:unsigned
Q_next	labs/15-stepper-motor/alex-code/Q.h	/^static E *Q_next(E *e)      { return e->next; }$/;"	f	typeref:typename:E *
Q_next	libpi/libc/Q.h	/^static E *Q_next(E *e)      { return e->next; }$/;"	f	typeref:typename:E *
Q_pop	labs/15-stepper-motor/alex-code/Q.h	/^static E *Q_pop(Q_t *q) {$/;"	f	typeref:typename:E *
Q_pop	libpi/libc/Q.h	/^static E *Q_pop(Q_t *q) {$/;"	f	typeref:typename:E *
Q_push	labs/15-stepper-motor/alex-code/Q.h	/^static void Q_push(Q_t *q, E *e) {$/;"	f	typeref:typename:void
Q_push	libpi/libc/Q.h	/^static void Q_push(Q_t *q, E *e) {$/;"	f	typeref:typename:void
Q_start	labs/15-stepper-motor/alex-code/Q.h	/^static E *Q_start(Q_t *q)   { return q->head; }$/;"	f	typeref:typename:E *
Q_start	libpi/libc/Q.h	/^static E *Q_start(Q_t *q)   { return q->head; }$/;"	f	typeref:typename:E *
Q_t	labs/15-stepper-motor/alex-code/Q.h	/^} Q_t;$/;"	t	typeref:struct:Q
Q_t	libpi/libc/Q.h	/^} Q_t;$/;"	t	typeref:struct:Q
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFER.netnames
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFER.ports
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFESR.netnames
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFESR.ports
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFNER.netnames
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFNER.ports
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFNESR.netnames
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFNESR.ports
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFNR.netnames
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFNR.ports
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFNSR.netnames
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFNSR.ports
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFR.netnames
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFR.ports
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFSR.netnames
R	labs/12-verilog-blink/code/0-light/led_top.json	/^        "R": {$/;"	o	object:modules.SB_DFFSR.ports
R02	libpi/libm/e_j0.c	/^R02  =  1.56249999999999947958e-02, \/* 0x3F8FFFFF, 0xFFFFFFFD *\/$/;"	v	typeref:typename:const double	file:
R02	libpi/libm/e_j0f.c	/^R02  =  1.5625000000e-02, \/* 0x3c800000 *\/$/;"	v	typeref:typename:const float	file:
R03	libpi/libm/e_j0.c	/^R03  = -1.89979294238854721751e-04, \/* 0xBF28E6A5, 0xB61AC6E9 *\/$/;"	v	typeref:typename:const double	file:
R03	libpi/libm/e_j0f.c	/^R03  = -1.8997929874e-04, \/* 0xb947352e *\/$/;"	v	typeref:typename:const float	file:
R04	libpi/libm/e_j0.c	/^R04  =  1.82954049532700665670e-06, \/* 0x3EBEB1D1, 0x0C503919 *\/$/;"	v	typeref:typename:const double	file:
R04	libpi/libm/e_j0f.c	/^R04  =  1.8295404516e-06, \/* 0x35f58e88 *\/$/;"	v	typeref:typename:const float	file:
R05	libpi/libm/e_j0.c	/^R05  = -4.61832688532103189199e-09, \/* 0xBE33D5E7, 0x73D63FCE *\/$/;"	v	typeref:typename:const double	file:
R05	libpi/libm/e_j0f.c	/^R05  = -4.6183270541e-09, \/* 0xb19eaf3c *\/$/;"	v	typeref:typename:const float	file:
RADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR": {$/;"	o	object:modules.SB_RAM40_4K.netnames
RADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR": {$/;"	o	object:modules.SB_RAM40_4K.ports
RADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
RADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
RADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
RADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
RADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
RADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
RADDR_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_0": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_0": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_1": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_1": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_10": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_10": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_2": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_2": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_3": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_3": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_4": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_4": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_5": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_5": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_6": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_6": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_7": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_7": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_8": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_8": {$/;"	o	object:modules.ICESTORM_RAM.ports
RADDR_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_9": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RADDR_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RADDR_9": {$/;"	o	object:modules.ICESTORM_RAM.ports
RCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLK": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLK": {$/;"	o	object:modules.ICESTORM_RAM.ports
RCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLK": {$/;"	o	object:modules.SB_RAM40_4K.netnames
RCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLK": {$/;"	o	object:modules.SB_RAM40_4K.ports
RCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLK": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
RCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLK": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.ICESTORM_RAM.ports
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.SB_RAM40_4K.netnames
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.SB_RAM40_4K.ports
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
RCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKE": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
RCLKN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKN": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
RCLKN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKN": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
RCLKN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKN": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
RCLKN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RCLKN": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
RDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA": {$/;"	o	object:modules.SB_RAM40_4K.netnames
RDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA": {$/;"	o	object:modules.SB_RAM40_4K.ports
RDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
RDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
RDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
RDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
RDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
RDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
RDATA_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_0": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_0": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_1": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_1": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_10": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_10": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_11	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_11": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_11	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_11": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_12	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_12": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_12	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_12": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_13	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_13": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_13	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_13": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_14	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_14": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_14	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_14": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_15	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_15": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_15	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_15": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_2": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_2": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_3": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_3": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_4": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_4": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_5": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_5": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_6": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_6": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_7": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_7": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_8": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_8": {$/;"	o	object:modules.ICESTORM_RAM.ports
RDATA_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_9": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RDATA_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RDATA_9": {$/;"	o	object:modules.ICESTORM_RAM.ports
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.ICESTORM_RAM.netnames
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.ICESTORM_RAM.ports
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.SB_RAM40_4K.netnames
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.SB_RAM40_4K.ports
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
RE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RE": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
READ_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "READ_MODE": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
READ_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "READ_MODE": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
READ_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "READ_MODE": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
READ_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "READ_MODE": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
READ_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "READ_MODE": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
REDZONE_NBYTES	labs/5-malloc+gc/code/ckalloc copy.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anonc3e2d6a80203
REDZONE_NBYTES	labs/6-debug-alloc/code/ckalloc copy.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anonc6d50a1b0203
REDZONE_NBYTES	labs/6-debug-alloc/code/ckalloc.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon5e7fd8600203
REDZONE_NBYTES	labs/9-memcheck-stat/starter-code/ckalloc.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon5746cb7c0203
REDZONE_NBYTES	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon3e640cdc0203
REDZONE_NBYTES	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon971033210203
REDZONE_NBYTES	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon6dc619310203
REDZONE_NBYTES	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon2974db920203
REDZONE_NBYTES	libpi/include/ckalloc.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anona18c2c060203
REDZONE_VAL	labs/5-malloc+gc/code/ckalloc copy.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anonc3e2d6a80203
REDZONE_VAL	labs/6-debug-alloc/code/ckalloc copy.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anonc6d50a1b0203
REDZONE_VAL	labs/6-debug-alloc/code/ckalloc.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon5e7fd8600203
REDZONE_VAL	labs/9-memcheck-stat/starter-code/ckalloc.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon5746cb7c0203
REDZONE_VAL	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon3e640cdc0203
REDZONE_VAL	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon971033210203
REDZONE_VAL	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon6dc619310203
REDZONE_VAL	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anon2974db920203
REDZONE_VAL	libpi/include/ckalloc.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	e	enum:__anona18c2c060203
REFERENCECLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "REFERENCECLK": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
REFERENCECLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "REFERENCECLK": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
REFERENCECLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "REFERENCECLK": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
REFERENCECLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "REFERENCECLK": {$/;"	o	object:modules.SB_PLL40_CORE.ports
REG_LR_OFF	libpi/include/rpi-thread.h	/^#define REG_LR_OFF /;"	d
REG_SP_OFF	libpi/include/rpi-thread.h	/^#define REG_SP_OFF /;"	d
RELOC	labs/18-ptag/reloc-install-pi/Makefile	/^RELOC = reloc-bootloader.bin $/;"	m
REPORT	fpga/upduino/rules.mk	/^REPORT=report.json$/;"	m
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_CORE.ports
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
RESETB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RESETB": {$/;"	o	object:modules.SB_PLL40_PAD.ports
RGB0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB0": "output",$/;"	s	object:modules.top.cells.rgb.port_directions
RGB0	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB0": [ 3 ],$/;"	a	object:modules.top.cells.rgb.connections
RGB0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0": {$/;"	o	object:modules.SB_RGBA_DRV.netnames
RGB0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0": {$/;"	o	object:modules.SB_RGBA_DRV.ports
RGB0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0": {$/;"	o	object:modules.SB_RGB_DRV.netnames
RGB0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0": {$/;"	o	object:modules.SB_RGB_DRV.ports
RGB0PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB0PWM": "input",$/;"	s	object:modules.top.cells.rgb.port_directions
RGB0PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB0PWM": [ "x" ],$/;"	a	object:modules.top.cells.rgb.connections
RGB0PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0PWM": {$/;"	o	object:modules.SB_RGBA_DRV.netnames
RGB0PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0PWM": {$/;"	o	object:modules.SB_RGBA_DRV.ports
RGB0PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0PWM": {$/;"	o	object:modules.SB_RGB_DRV.netnames
RGB0PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0PWM": {$/;"	o	object:modules.SB_RGB_DRV.ports
RGB0_CURRENT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB0_CURRENT": "0b000001",$/;"	s	object:modules.top.cells.rgb.parameters
RGB0_CURRENT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0_CURRENT": "0b000000",$/;"	s	object:modules.SB_RGBA_DRV.parameter_default_values
RGB0_CURRENT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB0_CURRENT": "0b000000",$/;"	s	object:modules.SB_RGB_DRV.parameter_default_values
RGB1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB1": "output",$/;"	s	object:modules.top.cells.rgb.port_directions
RGB1	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB1": [ 4 ],$/;"	a	object:modules.top.cells.rgb.connections
RGB1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1": {$/;"	o	object:modules.SB_RGBA_DRV.netnames
RGB1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1": {$/;"	o	object:modules.SB_RGBA_DRV.ports
RGB1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1": {$/;"	o	object:modules.SB_RGB_DRV.netnames
RGB1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1": {$/;"	o	object:modules.SB_RGB_DRV.ports
RGB1PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB1PWM": "input",$/;"	s	object:modules.top.cells.rgb.port_directions
RGB1PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB1PWM": [ "x" ],$/;"	a	object:modules.top.cells.rgb.connections
RGB1PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1PWM": {$/;"	o	object:modules.SB_RGBA_DRV.netnames
RGB1PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1PWM": {$/;"	o	object:modules.SB_RGBA_DRV.ports
RGB1PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1PWM": {$/;"	o	object:modules.SB_RGB_DRV.netnames
RGB1PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1PWM": {$/;"	o	object:modules.SB_RGB_DRV.ports
RGB1_CURRENT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB1_CURRENT": "0b000001",$/;"	s	object:modules.top.cells.rgb.parameters
RGB1_CURRENT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1_CURRENT": "0b000000",$/;"	s	object:modules.SB_RGBA_DRV.parameter_default_values
RGB1_CURRENT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB1_CURRENT": "0b000000",$/;"	s	object:modules.SB_RGB_DRV.parameter_default_values
RGB2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB2": "output",$/;"	s	object:modules.top.cells.rgb.port_directions
RGB2	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB2": [ 2 ],$/;"	a	object:modules.top.cells.rgb.connections
RGB2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2": {$/;"	o	object:modules.SB_RGBA_DRV.netnames
RGB2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2": {$/;"	o	object:modules.SB_RGBA_DRV.ports
RGB2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2": {$/;"	o	object:modules.SB_RGB_DRV.netnames
RGB2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2": {$/;"	o	object:modules.SB_RGB_DRV.ports
RGB2PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB2PWM": "input",$/;"	s	object:modules.top.cells.rgb.port_directions
RGB2PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB2PWM": [ "1" ],$/;"	a	object:modules.top.cells.rgb.connections
RGB2PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2PWM": {$/;"	o	object:modules.SB_RGBA_DRV.netnames
RGB2PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2PWM": {$/;"	o	object:modules.SB_RGBA_DRV.ports
RGB2PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2PWM": {$/;"	o	object:modules.SB_RGB_DRV.netnames
RGB2PWM	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2PWM": {$/;"	o	object:modules.SB_RGB_DRV.ports
RGB2_CURRENT	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGB2_CURRENT": "0b000001"$/;"	s	object:modules.top.cells.rgb.parameters
RGB2_CURRENT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2_CURRENT": "0b000000"$/;"	s	object:modules.SB_RGBA_DRV.parameter_default_values
RGB2_CURRENT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGB2_CURRENT": "0b000000"$/;"	s	object:modules.SB_RGB_DRV.parameter_default_values
RGBLEDEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGBLEDEN": "input"$/;"	s	object:modules.top.cells.rgb.port_directions
RGBLEDEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "RGBLEDEN": [ "1" ]$/;"	a	object:modules.top.cells.rgb.connections
RGBLEDEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGBLEDEN": {$/;"	o	object:modules.SB_RGBA_DRV.netnames
RGBLEDEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGBLEDEN": {$/;"	o	object:modules.SB_RGBA_DRV.ports
RGBLEDEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGBLEDEN": {$/;"	o	object:modules.SB_RGB_DRV.netnames
RGBLEDEN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGBLEDEN": {$/;"	o	object:modules.SB_RGB_DRV.ports
RGBPU	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGBPU": {$/;"	o	object:modules.SB_RGB_DRV.netnames
RGBPU	labs/12-verilog-blink/code/0-light/led_top.json	/^        "RGBPU": {$/;"	o	object:modules.SB_RGB_DRV.ports
ROOT	labs/12-verilog-blink/code/0-light/Makefile	/^ROOT=$(CS240LX_2022_PATH)\/fpga$/;"	m
ROOT	labs/12-verilog-blink/code/1-mux/Makefile	/^ROOT=$(CS240LX_2022_PATH)\/fpga$/;"	m
ROOT	labs/12-verilog-blink/code/2-adder/Makefile	/^ROOT=$(CS240LX_2022_PATH)\/fpga$/;"	m
ROOT	labs/12-verilog-blink/code/3-blink/Makefile	/^ROOT=$(CS240LX_2022_PATH)\/fpga$/;"	m
ROOT	labs/12-verilog-blink/code/empty/Makefile	/^ROOT=$(CS240LX_2022_PATH)\/fpga$/;"	m
ROOT	labs/13-verilog-uart/1-rx/Makefile	/^ROOT=$(CS240LX_2022_PATH)\/fpga$/;"	m
ROOT	labs/13-verilog-uart/2-tx/Makefile	/^ROOT=$(CS240LX_2022_PATH)\/fpga$/;"	m
RPI_ARMTIMER_CTRL_32BIT	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_32BIT /;"	d
RPI_ARMTIMER_CTRL_32BIT	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_32BIT /;"	d
RPI_ARMTIMER_CTRL_32BIT	libpi/include/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_32BIT /;"	d
RPI_ARMTIMER_CTRL_DISABLE	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_DISABLE /;"	d
RPI_ARMTIMER_CTRL_DISABLE	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_DISABLE /;"	d
RPI_ARMTIMER_CTRL_DISABLE	libpi/include/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_DISABLE /;"	d
RPI_ARMTIMER_CTRL_ENABLE	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_ENABLE /;"	d
RPI_ARMTIMER_CTRL_ENABLE	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_ENABLE /;"	d
RPI_ARMTIMER_CTRL_ENABLE	libpi/include/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_ENABLE /;"	d
RPI_ARMTIMER_CTRL_INT_DISABLE	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_INT_DISABLE /;"	d
RPI_ARMTIMER_CTRL_INT_DISABLE	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_INT_DISABLE /;"	d
RPI_ARMTIMER_CTRL_INT_DISABLE	libpi/include/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_INT_DISABLE /;"	d
RPI_ARMTIMER_CTRL_INT_ENABLE	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_INT_ENABLE /;"	d
RPI_ARMTIMER_CTRL_INT_ENABLE	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_INT_ENABLE /;"	d
RPI_ARMTIMER_CTRL_INT_ENABLE	libpi/include/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_INT_ENABLE /;"	d
RPI_ARMTIMER_CTRL_PRESCALE_1	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_PRESCALE_1 /;"	d
RPI_ARMTIMER_CTRL_PRESCALE_1	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_PRESCALE_1 /;"	d
RPI_ARMTIMER_CTRL_PRESCALE_1	libpi/include/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_PRESCALE_1 /;"	d
RPI_ARMTIMER_CTRL_PRESCALE_16	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_PRESCALE_16 /;"	d
RPI_ARMTIMER_CTRL_PRESCALE_16	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_PRESCALE_16 /;"	d
RPI_ARMTIMER_CTRL_PRESCALE_16	libpi/include/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_PRESCALE_16 /;"	d
RPI_ARMTIMER_CTRL_PRESCALE_256	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_PRESCALE_256 /;"	d
RPI_ARMTIMER_CTRL_PRESCALE_256	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_PRESCALE_256 /;"	d
RPI_ARMTIMER_CTRL_PRESCALE_256	libpi/include/rpi-armtimer.h	/^#define RPI_ARMTIMER_CTRL_PRESCALE_256 /;"	d
RPI_BASIC_ACCESS_ERROR_0_IRQ	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^#define RPI_BASIC_ACCESS_ERROR_0_IRQ /;"	d
RPI_BASIC_ACCESS_ERROR_0_IRQ	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^#define RPI_BASIC_ACCESS_ERROR_0_IRQ /;"	d
RPI_BASIC_ACCESS_ERROR_0_IRQ	libpi/include/rpi-interrupts.h	/^#define RPI_BASIC_ACCESS_ERROR_0_IRQ /;"	d
RPI_BASIC_ACCESS_ERROR_1_IRQ	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^#define RPI_BASIC_ACCESS_ERROR_1_IRQ /;"	d
RPI_BASIC_ACCESS_ERROR_1_IRQ	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^#define RPI_BASIC_ACCESS_ERROR_1_IRQ /;"	d
RPI_BASIC_ACCESS_ERROR_1_IRQ	libpi/include/rpi-interrupts.h	/^#define RPI_BASIC_ACCESS_ERROR_1_IRQ /;"	d
RPI_BASIC_ARM_DOORBELL_0_IRQ	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^#define RPI_BASIC_ARM_DOORBELL_0_IRQ /;"	d
RPI_BASIC_ARM_DOORBELL_0_IRQ	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^#define RPI_BASIC_ARM_DOORBELL_0_IRQ /;"	d
RPI_BASIC_ARM_DOORBELL_0_IRQ	libpi/include/rpi-interrupts.h	/^#define RPI_BASIC_ARM_DOORBELL_0_IRQ /;"	d
RPI_BASIC_ARM_DOORBELL_1_IRQ	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^#define RPI_BASIC_ARM_DOORBELL_1_IRQ /;"	d
RPI_BASIC_ARM_DOORBELL_1_IRQ	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^#define RPI_BASIC_ARM_DOORBELL_1_IRQ /;"	d
RPI_BASIC_ARM_DOORBELL_1_IRQ	libpi/include/rpi-interrupts.h	/^#define RPI_BASIC_ARM_DOORBELL_1_IRQ /;"	d
RPI_BASIC_ARM_MAILBOX_IRQ	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^#define RPI_BASIC_ARM_MAILBOX_IRQ /;"	d
RPI_BASIC_ARM_MAILBOX_IRQ	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^#define RPI_BASIC_ARM_MAILBOX_IRQ /;"	d
RPI_BASIC_ARM_MAILBOX_IRQ	libpi/include/rpi-interrupts.h	/^#define RPI_BASIC_ARM_MAILBOX_IRQ /;"	d
RPI_BASIC_ARM_TIMER_IRQ	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^#define RPI_BASIC_ARM_TIMER_IRQ /;"	d
RPI_BASIC_ARM_TIMER_IRQ	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^#define RPI_BASIC_ARM_TIMER_IRQ /;"	d
RPI_BASIC_ARM_TIMER_IRQ	libpi/include/rpi-interrupts.h	/^#define RPI_BASIC_ARM_TIMER_IRQ /;"	d
RPI_BASIC_GPU_0_HALTED_IRQ	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^#define RPI_BASIC_GPU_0_HALTED_IRQ /;"	d
RPI_BASIC_GPU_0_HALTED_IRQ	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^#define RPI_BASIC_GPU_0_HALTED_IRQ /;"	d
RPI_BASIC_GPU_0_HALTED_IRQ	libpi/include/rpi-interrupts.h	/^#define RPI_BASIC_GPU_0_HALTED_IRQ /;"	d
RPI_BASIC_GPU_1_HALTED_IRQ	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^#define RPI_BASIC_GPU_1_HALTED_IRQ /;"	d
RPI_BASIC_GPU_1_HALTED_IRQ	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^#define RPI_BASIC_GPU_1_HALTED_IRQ /;"	d
RPI_BASIC_GPU_1_HALTED_IRQ	libpi/include/rpi-interrupts.h	/^#define RPI_BASIC_GPU_1_HALTED_IRQ /;"	d
RPI_COMPILED	libpi/include/rpi.h	/^#define RPI_COMPILED$/;"	d
RPI_REBOOT_FLUSH_TX	libpi/include/rpi-config.h	/^#define RPI_REBOOT_FLUSH_TX$/;"	d
RPI_UART_BAUD	libpi/include/rpi-config.h	/^#define RPI_UART_BAUD /;"	d
RPI_VECTOR_START	libpi/staff-src/interrupts-c.c	/^#   define RPI_VECTOR_START /;"	d	file:
RPI_i2c	labs/8-i2c-adc/code/i2c.c	/^typedef struct RPI_i2c {$/;"	s	file:
RPI_i2c	labs/8-i2c-adc/code/i2c.c	/^} RPI_i2c;$/;"	t	typeref:struct:RPI_i2c	file:
RR_cache_rep	labs/7-mem-protection/code/armv6-cp15.h	/^        RR_cache_rep:1,     \/\/ 14:1 cache replacement 0 = normal, 1 = different.$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
RR_cache_rep	libpi/include/armv6-cp15.h	/^        RR_cache_rep:1,     \/\/ 14:1 cache replacement 0 = normal, 1 = different.$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
RUN	labs/1-dynamic-code-gen/code/1-hello/Makefile	/^RUN=1$/;"	m
RUN	labs/1-dynamic-code-gen/code/2-int-compiler/Makefile	/^RUN=1$/;"	m
RUN	labs/1-dynamic-code-gen/code/pi-side/Makefile	/^RUN=1$/;"	m
RUN	labs/1-dynamic-code-gen/prelab-code-pi/Makefile	/^RUN=1$/;"	m
RUN	labs/10-i2c-accel/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/11-memcheck-trap/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/14-reloc-bootloader/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/15-stepper-motor/code-sw-uart/Makefile	/^RUN = 1$/;"	m
RUN	labs/15-stepper-motor/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/15-stepper-motor/use-float/Makefile	/^RUN = 1$/;"	m
RUN	labs/17-i2s/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/18-ptag/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/2-ir/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/3-digital-analyzer/code/scope/Makefile	/^RUN = 1$/;"	m
RUN	labs/3-digital-analyzer/code/test-gen/Makefile	/^RUN = 1$/;"	m
RUN	labs/3-digital-analyzer/prelab/Makefile	/^RUN = 1$/;"	m
RUN	labs/4-ws2812b/cycles-per-sec/Makefile	/^RUN = 1$/;"	m
RUN	labs/4-ws2812b/fake-pi/Makefile	/^RUN = 1$/;"	m
RUN	labs/4-ws2812b/fake-pi/check-timings.c	/^#define RUN(/;"	d	file:
RUN	labs/4-ws2812b/weird-timing/Makefile	/^RUN = 1$/;"	m
RUN	labs/5-malloc+gc/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/6-debug-alloc/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/7-mem-protection/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/8-i2c-adc/code/Makefile	/^RUN = 1$/;"	m
RUN	labs/8-i2c-adc/float-test/Makefile	/^RUN = 1$/;"	m
RUN	labs/9-memcheck-stat/timer-int/Makefile	/^RUN = 1$/;"	m
RUN	libpi/manifest.mk	/^RUN = 1$/;"	m
RUN	libpi/tests/Makefile	/^RUN = 1$/;"	m
RUN_ONE_TIME	libpi/libc/assert.h	/^#define RUN_ONE_TIME(/;"	d
RX_ENABLE	libpi/include/uart.h	/^#       define RX_ENABLE /;"	d
R_CPSR_OFF	labs/11-memcheck-trap/code/full-except.h	/^    R_CPSR_OFF = 16$/;"	e	enum:__anon12b7d09e0103
R_LR_OFF	labs/11-memcheck-trap/code/full-except.h	/^    R_LR_OFF = 14,$/;"	e	enum:__anon12b7d09e0103
R_PC_OFF	labs/11-memcheck-trap/code/full-except.h	/^    R_PC_OFF = 15,$/;"	e	enum:__anon12b7d09e0103
R_SP_OFF	labs/11-memcheck-trap/code/full-except.h	/^    R_SP_OFF = 13,$/;"	e	enum:__anon12b7d09e0103
R_rom_prot	labs/7-mem-protection/code/armv6-cp15.h	/^        R_rom_prot:1,       \/\/ 9:1   - deprecated b4-8$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
R_rom_prot	libpi/include/armv6-cp15.h	/^        R_rom_prot:1,       \/\/ 9:1   - deprecated b4-8$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Reading a sample	labs/17-i2s/README.md	/^### Reading a sample$/;"	S	section:I2S Lab by Parthiv""Step 1: Implementing I2S access
Reg	labs/20-d/code/kernel/arch/riscv/csr.d	/^enum Reg {$/;"	g	file:
Reiterate: trapping each load and store.	labs/11-memcheck-trap/README.md	/^#### Reiterate: trapping each load and store.$/;"	t	section:Simple memory tracing and memory checking.
Rewrite the linker script to only need 1MB segments	labs/7-mem-protection/README.md	/^#### Rewrite the linker script to only need 1MB segments$/;"	t	subsection:Simple memory protection.
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFES.netnames
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFES.ports
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFESS.netnames
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFESS.ports
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFNES.netnames
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFNES.ports
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFNESS.netnames
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFNESS.ports
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFNS.netnames
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFNS.ports
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFNSS.netnames
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFNSS.ports
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFS.netnames
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFS.ports
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFSS.netnames
S	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S": {$/;"	o	object:modules.SB_DFFSS.ports
S0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S0": {$/;"	o	object:modules.SB_WARMBOOT.netnames
S0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S0": {$/;"	o	object:modules.SB_WARMBOOT.ports
S01	libpi/libm/e_j0.c	/^S01  =  1.56191029464890010492e-02, \/* 0x3F8FFCE8, 0x82C8C2A4 *\/$/;"	v	typeref:typename:const double	file:
S01	libpi/libm/e_j0f.c	/^S01  =  1.5619102865e-02, \/* 0x3c7fe744 *\/$/;"	v	typeref:typename:const float	file:
S02	libpi/libm/e_j0.c	/^S02  =  1.16926784663337450260e-04, \/* 0x3F1EA6D2, 0xDD57DBF4 *\/$/;"	v	typeref:typename:const double	file:
S02	libpi/libm/e_j0f.c	/^S02  =  1.1692678527e-04, \/* 0x38f53697 *\/$/;"	v	typeref:typename:const float	file:
S03	libpi/libm/e_j0.c	/^S03  =  5.13546550207318111446e-07, \/* 0x3EA13B54, 0xCE84D5A9 *\/$/;"	v	typeref:typename:const double	file:
S03	libpi/libm/e_j0f.c	/^S03  =  5.1354652442e-07, \/* 0x3509daa6 *\/$/;"	v	typeref:typename:const float	file:
S04	libpi/libm/e_j0.c	/^S04  =  1.16614003333790000205e-09; \/* 0x3E1408BC, 0xF4745D8F *\/$/;"	v	typeref:typename:const double	file:
S04	libpi/libm/e_j0f.c	/^S04  =  1.1661400734e-09; \/* 0x30a045e8 *\/$/;"	v	typeref:typename:const float	file:
S1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S1": {$/;"	o	object:modules.SB_WARMBOOT.netnames
S1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "S1": {$/;"	o	object:modules.SB_WARMBOOT.ports
S1	libpi/libm/k_sin.c	/^S1  = -1.66666666666666324348e-01, \/* 0xBFC55555, 0x55555549 *\/$/;"	v	typeref:typename:const double	file:
S1	libpi/libm/k_sinf.c	/^S1 = -0x15555554cbac77.0p-55,	\/* -0.166666666416265235595 *\/$/;"	v	typeref:typename:const double	file:
S1	libpi/libm/s_sincos.c	/^S1  = -1.66666666666666324348e-01, \/* 0xBFC55555, 0x55555549 *\/$/;"	v	typeref:typename:const double	file:
S1	libpi/libm/s_sincosf.c	/^S1 = -0x15555554cbac77.0p-55,	\/* -0.166666666416265235595 *\/$/;"	v	typeref:typename:const double	file:
S2	libpi/libm/k_sin.c	/^S2  =  8.33333333332248946124e-03, \/* 0x3F811111, 0x1110F8A6 *\/$/;"	v	typeref:typename:const double	file:
S2	libpi/libm/k_sinf.c	/^S2 =  0x111110896efbb2.0p-59,	\/*  0.0083333293858894631756 *\/$/;"	v	typeref:typename:const double	file:
S2	libpi/libm/s_sincos.c	/^S2  =  8.33333333332248946124e-03, \/* 0x3F811111, 0x1110F8A6 *\/$/;"	v	typeref:typename:const double	file:
S2	libpi/libm/s_sincosf.c	/^S2 =  0x111110896efbb2.0p-59,	\/*  0.0083333293858894631756 *\/$/;"	v	typeref:typename:const double	file:
S3	libpi/libm/k_sin.c	/^S3  = -1.98412698298579493134e-04, \/* 0xBF2A01A0, 0x19C161D5 *\/$/;"	v	typeref:typename:const double	file:
S3	libpi/libm/k_sinf.c	/^S3 = -0x1a00f9e2cae774.0p-65,	\/* -0.000198393348360966317347 *\/$/;"	v	typeref:typename:const double	file:
S3	libpi/libm/s_sincos.c	/^S3  = -1.98412698298579493134e-04, \/* 0xBF2A01A0, 0x19C161D5 *\/$/;"	v	typeref:typename:const double	file:
S3	libpi/libm/s_sincosf.c	/^S3 = -0x1a00f9e2cae774.0p-65,	\/* -0.000198393348360966317347 *\/$/;"	v	typeref:typename:const double	file:
S4	libpi/libm/k_sin.c	/^S4  =  2.75573137070700676789e-06, \/* 0x3EC71DE3, 0x57B1FE7D *\/$/;"	v	typeref:typename:const double	file:
S4	libpi/libm/k_sinf.c	/^S4 =  0x16cd878c3b46a7.0p-71;	\/*  0.0000027183114939898219064 *\/$/;"	v	typeref:typename:const double	file:
S4	libpi/libm/s_sincos.c	/^S4  =  2.75573137070700676789e-06, \/* 0x3EC71DE3, 0x57B1FE7D *\/$/;"	v	typeref:typename:const double	file:
S4	libpi/libm/s_sincosf.c	/^S4 =  0x16cd878c3b46a7.0p-71,	\/*  0.0000027183114939898219064 *\/$/;"	v	typeref:typename:const double	file:
S5	libpi/libm/k_sin.c	/^S5  = -2.50507602534068634195e-08, \/* 0xBE5AE5E6, 0x8A2B9CEB *\/$/;"	v	typeref:typename:const double	file:
S5	libpi/libm/s_sincos.c	/^S5  = -2.50507602534068634195e-08, \/* 0xBE5AE5E6, 0x8A2B9CEB *\/$/;"	v	typeref:typename:const double	file:
S6	libpi/libm/k_sin.c	/^S6  =  1.58969099521155010221e-10; \/* 0x3DE5D93A, 0x5ACFD57C *\/$/;"	v	typeref:typename:const double	file:
S6	libpi/libm/s_sincos.c	/^S6  =  1.58969099521155010221e-10, \/* 0x3DE5D93A, 0x5ACFD57C *\/$/;"	v	typeref:typename:const double	file:
SAMPLE_RATE	labs/17-i2s/code/tests/2-i2s-dump.c	/^#define SAMPLE_RATE /;"	d	file:
SBACKO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBACKO": {$/;"	o	object:modules.SB_I2C.netnames
SBACKO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBACKO": {$/;"	o	object:modules.SB_I2C.ports
SBACKO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBACKO": {$/;"	o	object:modules.SB_SPI.netnames
SBACKO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBACKO": {$/;"	o	object:modules.SB_SPI.ports
SBADRI0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI0": {$/;"	o	object:modules.SB_I2C.netnames
SBADRI0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI0": {$/;"	o	object:modules.SB_I2C.ports
SBADRI0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI0": {$/;"	o	object:modules.SB_SPI.netnames
SBADRI0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI0": {$/;"	o	object:modules.SB_SPI.ports
SBADRI1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI1": {$/;"	o	object:modules.SB_I2C.netnames
SBADRI1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI1": {$/;"	o	object:modules.SB_I2C.ports
SBADRI1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI1": {$/;"	o	object:modules.SB_SPI.netnames
SBADRI1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI1": {$/;"	o	object:modules.SB_SPI.ports
SBADRI2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI2": {$/;"	o	object:modules.SB_I2C.netnames
SBADRI2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI2": {$/;"	o	object:modules.SB_I2C.ports
SBADRI2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI2": {$/;"	o	object:modules.SB_SPI.netnames
SBADRI2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI2": {$/;"	o	object:modules.SB_SPI.ports
SBADRI3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI3": {$/;"	o	object:modules.SB_I2C.netnames
SBADRI3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI3": {$/;"	o	object:modules.SB_I2C.ports
SBADRI3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI3": {$/;"	o	object:modules.SB_SPI.netnames
SBADRI3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI3": {$/;"	o	object:modules.SB_SPI.ports
SBADRI4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI4": {$/;"	o	object:modules.SB_I2C.netnames
SBADRI4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI4": {$/;"	o	object:modules.SB_I2C.ports
SBADRI4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI4": {$/;"	o	object:modules.SB_SPI.netnames
SBADRI4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI4": {$/;"	o	object:modules.SB_SPI.ports
SBADRI5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI5": {$/;"	o	object:modules.SB_I2C.netnames
SBADRI5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI5": {$/;"	o	object:modules.SB_I2C.ports
SBADRI5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI5": {$/;"	o	object:modules.SB_SPI.netnames
SBADRI5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI5": {$/;"	o	object:modules.SB_SPI.ports
SBADRI6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI6": {$/;"	o	object:modules.SB_I2C.netnames
SBADRI6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI6": {$/;"	o	object:modules.SB_I2C.ports
SBADRI6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI6": {$/;"	o	object:modules.SB_SPI.netnames
SBADRI6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI6": {$/;"	o	object:modules.SB_SPI.ports
SBADRI7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI7": {$/;"	o	object:modules.SB_I2C.netnames
SBADRI7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI7": {$/;"	o	object:modules.SB_I2C.ports
SBADRI7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI7": {$/;"	o	object:modules.SB_SPI.netnames
SBADRI7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBADRI7": {$/;"	o	object:modules.SB_SPI.ports
SBCLKI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBCLKI": {$/;"	o	object:modules.SB_I2C.netnames
SBCLKI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBCLKI": {$/;"	o	object:modules.SB_I2C.ports
SBCLKI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBCLKI": {$/;"	o	object:modules.SB_SPI.netnames
SBCLKI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBCLKI": {$/;"	o	object:modules.SB_SPI.ports
SBDATI0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI0": {$/;"	o	object:modules.SB_I2C.netnames
SBDATI0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI0": {$/;"	o	object:modules.SB_I2C.ports
SBDATI0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI0": {$/;"	o	object:modules.SB_SPI.netnames
SBDATI0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI0": {$/;"	o	object:modules.SB_SPI.ports
SBDATI1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI1": {$/;"	o	object:modules.SB_I2C.netnames
SBDATI1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI1": {$/;"	o	object:modules.SB_I2C.ports
SBDATI1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI1": {$/;"	o	object:modules.SB_SPI.netnames
SBDATI1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI1": {$/;"	o	object:modules.SB_SPI.ports
SBDATI2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI2": {$/;"	o	object:modules.SB_I2C.netnames
SBDATI2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI2": {$/;"	o	object:modules.SB_I2C.ports
SBDATI2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI2": {$/;"	o	object:modules.SB_SPI.netnames
SBDATI2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI2": {$/;"	o	object:modules.SB_SPI.ports
SBDATI3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI3": {$/;"	o	object:modules.SB_I2C.netnames
SBDATI3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI3": {$/;"	o	object:modules.SB_I2C.ports
SBDATI3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI3": {$/;"	o	object:modules.SB_SPI.netnames
SBDATI3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI3": {$/;"	o	object:modules.SB_SPI.ports
SBDATI4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI4": {$/;"	o	object:modules.SB_I2C.netnames
SBDATI4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI4": {$/;"	o	object:modules.SB_I2C.ports
SBDATI4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI4": {$/;"	o	object:modules.SB_SPI.netnames
SBDATI4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI4": {$/;"	o	object:modules.SB_SPI.ports
SBDATI5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI5": {$/;"	o	object:modules.SB_I2C.netnames
SBDATI5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI5": {$/;"	o	object:modules.SB_I2C.ports
SBDATI5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI5": {$/;"	o	object:modules.SB_SPI.netnames
SBDATI5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI5": {$/;"	o	object:modules.SB_SPI.ports
SBDATI6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI6": {$/;"	o	object:modules.SB_I2C.netnames
SBDATI6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI6": {$/;"	o	object:modules.SB_I2C.ports
SBDATI6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI6": {$/;"	o	object:modules.SB_SPI.netnames
SBDATI6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI6": {$/;"	o	object:modules.SB_SPI.ports
SBDATI7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI7": {$/;"	o	object:modules.SB_I2C.netnames
SBDATI7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI7": {$/;"	o	object:modules.SB_I2C.ports
SBDATI7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI7": {$/;"	o	object:modules.SB_SPI.netnames
SBDATI7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATI7": {$/;"	o	object:modules.SB_SPI.ports
SBDATO0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO0": {$/;"	o	object:modules.SB_I2C.netnames
SBDATO0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO0": {$/;"	o	object:modules.SB_I2C.ports
SBDATO0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO0": {$/;"	o	object:modules.SB_SPI.netnames
SBDATO0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO0": {$/;"	o	object:modules.SB_SPI.ports
SBDATO1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO1": {$/;"	o	object:modules.SB_I2C.netnames
SBDATO1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO1": {$/;"	o	object:modules.SB_I2C.ports
SBDATO1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO1": {$/;"	o	object:modules.SB_SPI.netnames
SBDATO1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO1": {$/;"	o	object:modules.SB_SPI.ports
SBDATO2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO2": {$/;"	o	object:modules.SB_I2C.netnames
SBDATO2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO2": {$/;"	o	object:modules.SB_I2C.ports
SBDATO2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO2": {$/;"	o	object:modules.SB_SPI.netnames
SBDATO2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO2": {$/;"	o	object:modules.SB_SPI.ports
SBDATO3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO3": {$/;"	o	object:modules.SB_I2C.netnames
SBDATO3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO3": {$/;"	o	object:modules.SB_I2C.ports
SBDATO3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO3": {$/;"	o	object:modules.SB_SPI.netnames
SBDATO3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO3": {$/;"	o	object:modules.SB_SPI.ports
SBDATO4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO4": {$/;"	o	object:modules.SB_I2C.netnames
SBDATO4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO4": {$/;"	o	object:modules.SB_I2C.ports
SBDATO4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO4": {$/;"	o	object:modules.SB_SPI.netnames
SBDATO4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO4": {$/;"	o	object:modules.SB_SPI.ports
SBDATO5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO5": {$/;"	o	object:modules.SB_I2C.netnames
SBDATO5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO5": {$/;"	o	object:modules.SB_I2C.ports
SBDATO5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO5": {$/;"	o	object:modules.SB_SPI.netnames
SBDATO5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO5": {$/;"	o	object:modules.SB_SPI.ports
SBDATO6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO6": {$/;"	o	object:modules.SB_I2C.netnames
SBDATO6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO6": {$/;"	o	object:modules.SB_I2C.ports
SBDATO6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO6": {$/;"	o	object:modules.SB_SPI.netnames
SBDATO6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO6": {$/;"	o	object:modules.SB_SPI.ports
SBDATO7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO7": {$/;"	o	object:modules.SB_I2C.netnames
SBDATO7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO7": {$/;"	o	object:modules.SB_I2C.ports
SBDATO7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO7": {$/;"	o	object:modules.SB_SPI.netnames
SBDATO7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBDATO7": {$/;"	o	object:modules.SB_SPI.ports
SBRWI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBRWI": {$/;"	o	object:modules.SB_I2C.netnames
SBRWI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBRWI": {$/;"	o	object:modules.SB_I2C.ports
SBRWI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBRWI": {$/;"	o	object:modules.SB_SPI.netnames
SBRWI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBRWI": {$/;"	o	object:modules.SB_SPI.ports
SBSTBI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBSTBI": {$/;"	o	object:modules.SB_I2C.netnames
SBSTBI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBSTBI": {$/;"	o	object:modules.SB_I2C.ports
SBSTBI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBSTBI": {$/;"	o	object:modules.SB_SPI.netnames
SBSTBI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SBSTBI": {$/;"	o	object:modules.SB_SPI.ports
SB_CARRY	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_CARRY": {$/;"	o	object:modules
SB_DFF	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFF": {$/;"	o	object:modules
SB_DFFE	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFE": {$/;"	o	object:modules
SB_DFFER	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFER": {$/;"	o	object:modules
SB_DFFES	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFES": {$/;"	o	object:modules
SB_DFFESR	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFESR": {$/;"	o	object:modules
SB_DFFESS	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFESS": {$/;"	o	object:modules
SB_DFFN	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFN": {$/;"	o	object:modules
SB_DFFNE	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFNE": {$/;"	o	object:modules
SB_DFFNER	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFNER": {$/;"	o	object:modules
SB_DFFNES	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFNES": {$/;"	o	object:modules
SB_DFFNESR	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFNESR": {$/;"	o	object:modules
SB_DFFNESS	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFNESS": {$/;"	o	object:modules
SB_DFFNR	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFNR": {$/;"	o	object:modules
SB_DFFNS	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFNS": {$/;"	o	object:modules
SB_DFFNSR	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFNSR": {$/;"	o	object:modules
SB_DFFNSS	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFNSS": {$/;"	o	object:modules
SB_DFFR	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFR": {$/;"	o	object:modules
SB_DFFS	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFS": {$/;"	o	object:modules
SB_DFFSR	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFSR": {$/;"	o	object:modules
SB_DFFSS	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_DFFSS": {$/;"	o	object:modules
SB_FILTER_50NS	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_FILTER_50NS": {$/;"	o	object:modules
SB_GB	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_GB": {$/;"	o	object:modules
SB_GB	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
SB_GB_IO	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_GB_IO": {$/;"	o	object:modules
SB_HFOSC	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_HFOSC": {$/;"	o	object:modules
SB_I2C	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_I2C": {$/;"	o	object:modules
SB_I2C	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
SB_IO	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_IO": {$/;"	o	object:modules
SB_IO	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
SB_IO_I3C	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_IO_I3C": {$/;"	o	object:modules
SB_IO_OD	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_IO_OD": {$/;"	o	object:modules
SB_LEDDA_IP	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_LEDDA_IP": {$/;"	o	object:modules
SB_LEDDA_IP	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
SB_LED_DRV_CUR	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_LED_DRV_CUR": {$/;"	o	object:modules
SB_LFOSC	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_LFOSC": {$/;"	o	object:modules
SB_LUT4	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_LUT4": {$/;"	o	object:modules
SB_MAC16	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_MAC16": {$/;"	o	object:modules
SB_PLL40_2F_CORE	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_PLL40_2F_CORE": {$/;"	o	object:modules
SB_PLL40_2F_PAD	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_PLL40_2F_PAD": {$/;"	o	object:modules
SB_PLL40_2_PAD	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_PLL40_2_PAD": {$/;"	o	object:modules
SB_PLL40_CORE	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_PLL40_CORE": {$/;"	o	object:modules
SB_PLL40_PAD	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_PLL40_PAD": {$/;"	o	object:modules
SB_RAM40_4K	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_RAM40_4K": {$/;"	o	object:modules
SB_RAM40_4KNR	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_RAM40_4KNR": {$/;"	o	object:modules
SB_RAM40_4KNRNW	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_RAM40_4KNRNW": {$/;"	o	object:modules
SB_RAM40_4KNW	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_RAM40_4KNW": {$/;"	o	object:modules
SB_RGBA_DRV	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_RGBA_DRV": {$/;"	o	object:modules
SB_RGBA_DRV	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
SB_RGB_DRV	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_RGB_DRV": {$/;"	o	object:modules
SB_SPI	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_SPI": {$/;"	o	object:modules
SB_SPI	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
SB_SPRAM256KA	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_SPRAM256KA": {$/;"	o	object:modules
SB_WARMBOOT	labs/12-verilog-blink/code/0-light/led_top.json	/^    "SB_WARMBOOT": {$/;"	o	object:modules
SB_WARMBOOT	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o	object:utilization
SCKI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCKI": {$/;"	o	object:modules.SB_SPI.netnames
SCKI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCKI": {$/;"	o	object:modules.SB_SPI.ports
SCKO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCKO": {$/;"	o	object:modules.SB_SPI.netnames
SCKO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCKO": {$/;"	o	object:modules.SB_SPI.ports
SCKOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCKOE": {$/;"	o	object:modules.SB_SPI.netnames
SCKOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCKOE": {$/;"	o	object:modules.SB_SPI.ports
SCLI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLI": {$/;"	o	object:modules.SB_I2C.netnames
SCLI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLI": {$/;"	o	object:modules.SB_I2C.ports
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_CORE.ports
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
SCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLK": {$/;"	o	object:modules.SB_PLL40_PAD.ports
SCLO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLO": {$/;"	o	object:modules.SB_I2C.netnames
SCLO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLO": {$/;"	o	object:modules.SB_I2C.ports
SCLOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLOE": {$/;"	o	object:modules.SB_I2C.netnames
SCLOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCLOE": {$/;"	o	object:modules.SB_I2C.ports
SCSNI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCSNI": {$/;"	o	object:modules.SB_SPI.netnames
SCSNI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SCSNI": {$/;"	o	object:modules.SB_SPI.ports
SDAI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDAI": {$/;"	o	object:modules.SB_I2C.netnames
SDAI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDAI": {$/;"	o	object:modules.SB_I2C.ports
SDAO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDAO": {$/;"	o	object:modules.SB_I2C.netnames
SDAO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDAO": {$/;"	o	object:modules.SB_I2C.ports
SDAOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDAOE": {$/;"	o	object:modules.SB_I2C.netnames
SDAOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDAOE": {$/;"	o	object:modules.SB_I2C.ports
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_CORE.ports
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
SDI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDI": {$/;"	o	object:modules.SB_PLL40_PAD.ports
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_2F_CORE.ports
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_2F_PAD.ports
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_2_PAD.ports
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_CORE.netnames
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_CORE.ports
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_PAD.netnames
SDO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SDO": {$/;"	o	object:modules.SB_PLL40_PAD.ports
SECS	labs/17-i2s/code/tests/2-i2s-dump.c	/^#define SECS /;"	d	file:
SECTION_PERM_FAULT	labs/11-memcheck-trap/code/memtrace-internal.h	/^    SECTION_PERM_FAULT = 0b1101,$/;"	e	enum:__anon72b8884d0203
SECTION_XLATE_FAULT	labs/11-memcheck-trap/code/memtrace-internal.h	/^    SECTION_XLATE_FAULT = 0b00101,$/;"	e	enum:__anon72b8884d0203
SEP_0	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	SEP_0	/;"	d	file:
SEP_1	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	SEP_1	/;"	d	file:
SEP_2	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	SEP_2	/;"	d	file:
SEP_3	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	SEP_3	/;"	d	file:
SEP_4	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	SEP_4	/;"	d	file:
SET0	labs/3-digital-analyzer/code/test-gen/test-gen.c	/^static volatile unsigned *SET0 = (unsigned *)0x2020001c;$/;"	v	typeref:typename:volatile unsigned *	file:
SET_FLOAT_WORD	libpi/libm/math_private.h	/^#define SET_FLOAT_WORD(/;"	d
SET_HIGH_WORD	libpi/libm/e_hypotl.c	/^#define	SET_HIGH_WORD(/;"	d	file:
SET_HIGH_WORD	libpi/libm/math_private.h	/^#define SET_HIGH_WORD(/;"	d
SET_LDBL_EXPSIGN	libpi/libm/math_private.h	/^#define	SET_LDBL_EXPSIGN(/;"	d
SET_LDOUBLE_EXP	libpi/libm/math_private_openbsd.h	/^#define SET_LDOUBLE_EXP(/;"	d
SET_LDOUBLE_MSW	libpi/libm/math_private_openbsd.h	/^#define SET_LDOUBLE_MSW(/;"	d
SET_LDOUBLE_MSW64	libpi/libm/math_private_openbsd.h	/^#define SET_LDOUBLE_MSW64(/;"	d
SET_LDOUBLE_WORDS	libpi/libm/math_private_openbsd.h	/^#define SET_LDOUBLE_WORDS(/;"	d
SET_LDOUBLE_WORDS64	libpi/libm/math_private_openbsd.h	/^#define SET_LDOUBLE_WORDS64(/;"	d
SET_LOW_WORD	libpi/libm/math_private.h	/^#define SET_LOW_WORD(/;"	d
SET_NBIT	libpi/libm/e_fmodl.c	/^#define	SET_NBIT(/;"	d	file:
SET_NBIT	libpi/libm/s_remquol.c	/^#define	SET_NBIT(/;"	d	file:
SET_NORESET	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SET_NORESET": "0"$/;"	s	object:modules.ICESTORM_LC.parameter_default_values
SHIFTREG_DIV_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SHIFTREG_DIV_MODE": "0",$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
SHIFTREG_DIV_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SHIFTREG_DIV_MODE": "0",$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
SHIFTREG_DIV_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SHIFTREG_DIV_MODE": "0",$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
SHIFTREG_DIV_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SHIFTREG_DIV_MODE": "0",$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
SHIFTREG_DIV_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SHIFTREG_DIV_MODE": "00",$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
SH_EXCLUSIVE	labs/11-memcheck-trap/code/checker-eraser.c	/^    SH_EXCLUSIVE   = 1 << 4,$/;"	e	enum:__anon68583d740103	file:
SH_FREED	labs/11-memcheck-trap/code/checker-eraser.c	/^    SH_FREED       = 1 << 2,$/;"	e	enum:__anon68583d740103	file:
SH_INVALID	labs/11-memcheck-trap/code/checker-eraser.c	/^    SH_INVALID     = 1 << 0,$/;"	e	enum:__anon68583d740103	file:
SH_SHARED	labs/11-memcheck-trap/code/checker-eraser.c	/^    SH_SHARED = 1 << 3,$/;"	e	enum:__anon68583d740103	file:
SH_SHARED_MOD	labs/11-memcheck-trap/code/checker-eraser.c	/^    SH_SHARED_MOD      = 1 << 5,$/;"	e	enum:__anon68583d740103	file:
SH_VIRGIN	labs/11-memcheck-trap/code/checker-eraser.c	/^    SH_VIRGIN     = 1 << 1,      \/\/ writeable, allocated$/;"	e	enum:__anon68583d740103	file:
SI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SI": {$/;"	o	object:modules.SB_SPI.netnames
SI	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SI": {$/;"	o	object:modules.SB_SPI.ports
SIGNEXTIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SIGNEXTIN": {$/;"	o	object:modules.SB_MAC16.netnames
SIGNEXTIN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SIGNEXTIN": {$/;"	o	object:modules.SB_MAC16.ports
SIGNEXTOUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SIGNEXTOUT": {$/;"	o	object:modules.SB_MAC16.netnames
SIGNEXTOUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SIGNEXTOUT": {$/;"	o	object:modules.SB_MAC16.ports
SIM	labs/12-verilog-blink/code/0-light/Makefile	/^SIM=sim.cc$/;"	m
SIM	labs/12-verilog-blink/code/1-mux/Makefile	/^SIM=sim.cc$/;"	m
SIM	labs/12-verilog-blink/code/2-adder/Makefile	/^SIM=sim.cc$/;"	m
SIM	labs/12-verilog-blink/code/3-blink/Makefile	/^SIM=sim.cc$/;"	m
SIM	labs/12-verilog-blink/code/empty/Makefile	/^SIM=sim.cc$/;"	m
SIM	labs/13-verilog-uart/1-rx/Makefile	/^SIM=sim.cc$/;"	m
SIM	labs/13-verilog-uart/2-tx/Makefile	/^SIM=sim.cc$/;"	m
SIMCLEAN	fpga/verilator.mk	/^SIMCLEAN=rm -rf sim .verilator trace.vcd$/;"	m
SIM_SRC	labs/12-verilog-blink/code/0-light/Makefile	/^SIM_SRC=led_top.sv$/;"	m
SIM_SRC	labs/12-verilog-blink/code/1-mux/Makefile	/^SIM_SRC=mux.sv$/;"	m
SIM_SRC	labs/12-verilog-blink/code/2-adder/Makefile	/^SIM_SRC=adder.sv$/;"	m
SIM_SRC	labs/13-verilog-uart/1-rx/Makefile	/^SIM_SRC=uart_rx.sv$/;"	m
SIM_TOP	labs/12-verilog-blink/code/0-light/Makefile	/^SIM_TOP=led_top$/;"	m
SIM_TOP	labs/12-verilog-blink/code/1-mux/Makefile	/^SIM_TOP=mux$/;"	m
SIM_TOP	labs/12-verilog-blink/code/2-adder/Makefile	/^SIM_TOP=adder$/;"	m
SIM_TOP	labs/12-verilog-blink/code/3-blink/Makefile	/^SIM_TOP=blink_top$/;"	m
SIM_TOP	labs/12-verilog-blink/code/empty/Makefile	/^SIM_TOP=empty$/;"	m
SIM_TOP	labs/13-verilog-uart/1-rx/Makefile	/^SIM_TOP=uart_rx$/;"	m
SIM_TOP	labs/13-verilog-uart/2-tx/Makefile	/^SIM_TOP=uart_top$/;"	m
SIXTEENTH_STEP	labs/15-stepper-motor/alex-code/stepper.h	/^    SIXTEENTH_STEP$/;"	e	enum:__anonb5b47c130103
SKIP_EXP	labs/2-ir/code/tsop.h	/^#define SKIP_EXP /;"	d
SLEEP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SLEEP": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
SLEEP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SLEEP": {$/;"	o	object:modules.SB_SPRAM256KA.ports
SO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SO": {$/;"	o	object:modules.SB_SPI.netnames
SO	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SO": {$/;"	o	object:modules.SB_SPI.ports
SOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SOE": {$/;"	o	object:modules.SB_SPI.netnames
SOE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SOE": {$/;"	o	object:modules.SB_SPI.ports
SOURCES	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^SOURCES := $(wildcard .\/*.c)$/;"	m
SOURCES	labs/15-stepper-motor/alex-code/Makefile	/^SOURCES := $(NAME).c stepper.c stepper-int.c$/;"	m
SOURCES	labs/18-ptag/ptag-linker/Makefile	/^SOURCES := $(wildcard .\/*.c)$/;"	m
SOURCES	libunix/Makefile	/^SOURCES := $(wildcard .\/*.c)$/;"	m
SPIIRQ	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SPIIRQ": {$/;"	o	object:modules.SB_SPI.netnames
SPIIRQ	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SPIIRQ": {$/;"	o	object:modules.SB_SPI.ports
SPIWKUP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SPIWKUP": {$/;"	o	object:modules.SB_SPI.netnames
SPIWKUP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SPIWKUP": {$/;"	o	object:modules.SB_SPI.ports
SPI_CE0	libpi/include/spi.h	/^#define SPI_CE0 /;"	d
SPI_CE1	libpi/include/spi.h	/^#define SPI_CE1 /;"	d
SR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SR": {$/;"	o	object:modules.ICESTORM_LC.netnames
SR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "SR": {$/;"	o	object:modules.ICESTORM_LC.ports
SRC	labs/12-verilog-blink/code/0-light/Makefile	/^SRC=led_top.sv$/;"	m
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": "input",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.port_directions
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 18 ]$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$98.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 18 ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$107.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 18 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 18 ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$116.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 19 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$92.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 19 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$101.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 19 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 19 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$110.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 2 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$127.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 2 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$128.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 20 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$93.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 20 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$102.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 20 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 20 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$111.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$91.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$100.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$109.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 3 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$129.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 3 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$130.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 3 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$131.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 33 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$95.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$104.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$113.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 34 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$97.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$106.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$115.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$94.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$103.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$112.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 4 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$132.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 4 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$133.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 4 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$134.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$90.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$99.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$108.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 5 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$135.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 5 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$136.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 6 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$126.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$96.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$105.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$114.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$137.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$139.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$140.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$141.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$142.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$143.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$144.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$145.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$146.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$147.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$148.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$149.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$150.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$151.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$152.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$153.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$154.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$155.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$156.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$157.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$158.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$159.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.cells.$specify$160.connections
SRC	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC": [ 9 ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$138.connections
SRC	labs/12-verilog-blink/code/1-mux/Makefile	/^SRC=mux.sv$/;"	m
SRC	labs/12-verilog-blink/code/2-adder/Makefile	/^SRC=adder.sv$/;"	m
SRC	labs/12-verilog-blink/code/3-blink/Makefile	/^SRC=$(wildcard *.sv)$/;"	m
SRC	labs/12-verilog-blink/code/empty/Makefile	/^SRC=empty.sv$/;"	m
SRC	labs/13-verilog-uart/1-rx/Makefile	/^SRC=$(wildcard *.sv)$/;"	m
SRC	labs/13-verilog-uart/2-tx/Makefile	/^SRC=$(wildcard *.sv)$/;"	m
SRC	labs/17-i2s/code/Makefile	/^SRC = i2s.c fft.c$/;"	m
SRC	labs/18-ptag/reloc-install-pi/Makefile	/^SRC :=  ptag-cstart.c$/;"	m
SRC	labs/3-digital-analyzer/prelab/Makefile	/^SRC := stop-inline.c$/;"	m
SRC	labs/4-ws2812b/code/Makefile	/^SRC := neopixel.c$/;"	m
SRC	labs/4-ws2812b/fake-pi/Makefile	/^SRC = fake-pi.c  fake-random.c  pi-random.c$/;"	m
SRC	labs/8-i2c-adc/code/Makefile	/^SRC :=  ads1115.c i2c.c$/;"	m
SRC	labs/8-i2c-adc/float-test/Makefile	/^SRC :=$/;"	m
SRC	libpi/Makefile	/^SRC :=  $(SRC)                              \\$/;"	m
SRC	libpi/Makefile	/^SRC := $(wildcard .\/src\/*.[Sc])$/;"	m
SRC	libpi/libm/Makefile	/^SRC = $(LIB_OBJS:.o=.c)$/;"	m
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
SRC_DST_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
SRC_DST_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_DST_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.port_directions
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$139.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$140.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$141.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$142.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$143.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$144.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$145.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$146.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$147.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$148.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$149.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$150.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$151.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$152.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$153.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$154.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$155.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$156.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$157.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$158.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$159.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.ICESTORM_LC.cells.$specify$160.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$90.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$91.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$92.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$93.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$94.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$95.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$96.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4K.cells.$specify$97.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$100.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$101.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$102.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$103.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$104.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$105.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$106.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$specify$99.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$108.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$109.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$110.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$111.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$112.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$113.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$114.connections
SRC_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_EN": [ "1" ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$specify$115.connections
SRC_LOC_MK	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^#define SRC_LOC_MK(/;"	d
SRC_LOC_MK	labs/5-malloc+gc/code/src-loc.h	/^#define SRC_LOC_MK(/;"	d
SRC_LOC_MK	labs/6-debug-alloc/code/src-loc.h	/^#define SRC_LOC_MK(/;"	d
SRC_LOC_MK	labs/9-memcheck-stat/starter-code/src-loc.h	/^#define SRC_LOC_MK(/;"	d
SRC_LOC_MK	libpi/include/src-loc.h	/^#define SRC_LOC_MK(/;"	d
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
SRC_PEN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_PEN": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "0",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
SRC_POL	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_POL": "1",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000001011",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000001011",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000001011",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000001011",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000001011",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000001011",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000001011",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000001011",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
SRC_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "SRC_WIDTH": "00000000000000000000000000010000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
STACK_ADDR	libpi/include/rpi-constants.h	/^#define STACK_ADDR /;"	d
STACK_ADDR2	libpi/include/rpi-constants.h	/^#define STACK_ADDR2 /;"	d
STACK_NBYTES	libpi/include/rpi-constants.h	/^#define STACK_NBYTES /;"	d
STAFF_OBJS	labs/10-i2c-accel/code/Makefile	/^STAFF_OBJS := i2c.o$/;"	m
STAFF_OBJS	labs/14-reloc-bootloader/code/Makefile	/^STAFF_OBJS := staff-cpyjmp.o$/;"	m
STAFF_OBJS	labs/15-stepper-motor/code-sw-uart/Makefile	/^STAFF_OBJS := $(CS240LX_2022_PATH)\/libpi\/staff-objs\/rpi-thread.o$/;"	m
STAFF_OBJS	labs/15-stepper-motor/code/Makefile	/^STAFF_OBJS := staff-ads1115.o staff-i2c.o$/;"	m
STAFF_OBJS	labs/18-ptag/code/Makefile	/^STAFF_OBJS := staff-cpyjmp.o$/;"	m
STAFF_OBJS	labs/18-ptag/reloc-install-pi/Makefile	/^STAFF_OBJS := ..\/code\/staff-cpyjmp.o$/;"	m
STAFF_OBJS	labs/7-mem-protection/code/Makefile	/^STAFF_OBJS = staff-mmu-asm.o  staff-mmu.o staff-pinned-vm.o staff-mmu-except.o $/;"	m
STAFF_OBJS	labs/8-i2c-adc/code/Makefile	/^STAFF_OBJS := staff-ads1115.o staff-i2c.o$/;"	m
STAFF_OBJS	libpi/Makefile	/^STAFF_OBJS  :=  .\/staff-objs\/gpio.o     \\$/;"	m
STAFF_OBJS	libpi/manifest.mk	/^    STAFF_OBJS := $(foreach o, $(STAFF_OBJS), $(dir $o)\/fp\/$(notdir $o))$/;"	m
STAFF_OBJS_DIR	libpi/manifest.mk	/^STAFF_OBJS_DIR = staff-objs$/;"	m
STANDBY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "STANDBY": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
STANDBY	labs/12-verilog-blink/code/0-light/led_top.json	/^        "STANDBY": {$/;"	o	object:modules.SB_SPRAM256KA.ports
START	libpi/defs.mk	/^START ?= $(LPP)\/staff-start.o$/;"	m
START	libpi/manifest.mk	/^    START := $(LPP)\/staff-start-fp.o$/;"	m
START	libpi/manifest.mk	/^    START := $(LPP)\/staff-start.o$/;"	m
STARTED	labs/15-stepper-motor/alex-code/stepper-int.h	/^    STARTED,$/;"	e	enum:__anon32e582eb0203
START_IDX	labs/17-i2s/code/tests/8-fft-buckets.c	/^#define START_IDX /;"	d	file:
STATESIZE	labs/4-ws2812b/fake-pi/fake-random.c	/^#define STATESIZE /;"	d	file:
STATESIZE	labs/4-ws2812b/fake-pi/pi-random.c	/^#define STATESIZE /;"	d	file:
STEP	labs/15-stepper-motor/alex-code/stepper-test.c	/^#define STEP /;"	d	file:
STEPPER_INT_TIMER_INT_PERIOD	labs/15-stepper-motor/alex-code/stepper-int.c	/^#define STEPPER_INT_TIMER_INT_PERIOD /;"	d	file:
STRICT_ASSIGN	libpi/libm/math_private.h	/^#define	STRICT_ASSIGN(/;"	d
STRINGIFY	labs/4-ws2812b/fake-pi/check-timings.c	/^#define STRINGIFY(/;"	d	file:
SUBDIRS	Makefile	/^SUBDIRS= labs libpi # libunix libpi libpi-fake$/;"	m
SUBDIRS	labs/1-dynamic-code-gen/Makefile	/^SUBDIRS= $/;"	m
SUBDIRS	labs/1-dynamic-code-gen/code/Makefile	/^SUBDIRS=  1-hello unix-side pi-side 0-jump$/;"	m
SUBDIRS	labs/10-i2c-accel/Makefile	/^SUBDIRS=  $/;"	m
SUBDIRS	labs/11-memcheck-trap/Makefile	/^SUBDIRS=$/;"	m
SUBDIRS	labs/14-reloc-bootloader/Makefile	/^SUBDIRS=  code$/;"	m
SUBDIRS	labs/16-eraser/Makefile	/^SUBDIRS=$/;"	m
SUBDIRS	labs/17-i2s/Makefile	/^SUBDIRS=  code$/;"	m
SUBDIRS	labs/18-ptag/Makefile	/^SUBDIRS=  code ptag-linker reloc-install-pi$/;"	m
SUBDIRS	labs/2-ir/Makefile	/^SUBDIRS= # 00-hello code$/;"	m
SUBDIRS	labs/3-digital-analyzer/Makefile	/^SUBDIRS= $/;"	m
SUBDIRS	labs/3-digital-analyzer/code/Makefile	/^SUBDIRS=  test-gen scope$/;"	m
SUBDIRS	labs/4-ws2812b/Makefile	/^SUBDIRS=  weird-timing cycles-per-sec # code$/;"	m
SUBDIRS	labs/5-malloc+gc/1-malloc/Makefile	/^SUBDIRS= Makefile.pi$/;"	m
SUBDIRS	labs/5-malloc+gc/2-ckalloc/Makefile	/^SUBDIRS= Makefile.pi$/;"	m
SUBDIRS	labs/5-malloc+gc/2-ckalloc/Makefile	/^SUBDIRS= Makefile.unix$/;"	m
SUBDIRS	labs/5-malloc+gc/Makefile	/^SUBDIRS= #  weird-timing cycles-per-sec # code$/;"	m
SUBDIRS	labs/6-debug-alloc/Makefile	/^SUBDIRS= #  weird-timing cycles-per-sec # code$/;"	m
SUBDIRS	labs/7-mem-protection/Makefile	/^SUBDIRS= #  weird-timing cycles-per-sec # code$/;"	m
SUBDIRS	labs/8-i2c-adc/Makefile	/^SUBDIRS=  float-test$/;"	m
SUBDIRS	labs/9-memcheck-stat/Makefile	/^SUBDIRS= timer-int\/$/;"	m
SUBDIRS	labs/Makefile	/^SUBDIRS=  # 1-trusting-trust 2-dynamic-code-gen 3-logic-analyzer 4-uart-8n1 5-ws2812b 6-fake$/;"	m
SUPER_MODE	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^#define SUPER_MODE /;"	d	file:
SUPER_MODE	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^#define SUPER_MODE /;"	d	file:
SUPER_MODE	libpi/include/rpi-constants.h	/^#define SUPER_MODE /;"	d
SUPPORT_OBJS	labs/10-i2c-accel/code/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/11-memcheck-trap/code/Makefile	/^SUPPORT_OBJS = memtrace.o$/;"	m
SUPPORT_OBJS	labs/14-reloc-bootloader/code/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/15-stepper-motor/code-sw-uart/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/15-stepper-motor/code/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/15-stepper-motor/use-float/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/17-i2s/code/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/18-ptag/code/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/18-ptag/reloc-install-pi/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/2-ir/code/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/3-digital-analyzer/code/scope/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/3-digital-analyzer/code/test-gen/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/3-digital-analyzer/prelab/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/4-ws2812b/code/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/4-ws2812b/cycles-per-sec/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/4-ws2812b/weird-timing/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/5-malloc+gc/code/Makefile	/^SUPPORT_OBJS := ckalloc.o ck-gc.o gc-asm.o kr-malloc.o$/;"	m
SUPPORT_OBJS	labs/6-debug-alloc/code/Makefile	/^SUPPORT_OBJS := ckalloc.o ck-gc.o gc-asm.o kr-malloc.o$/;"	m
SUPPORT_OBJS	labs/7-mem-protection/code/Makefile	/^SUPPORT_OBJS = cstart.o  pinned-vm.o mmu.o mmu-asm.o$/;"	m
SUPPORT_OBJS	labs/8-i2c-adc/code/Makefile	/^SUPPORT_OBJS := ads1115.o i2c.o$/;"	m
SUPPORT_OBJS	labs/8-i2c-adc/float-test/Makefile	/^SUPPORT_OBJS := $(SRC:.c=.o)$/;"	m
SUPPORT_OBJS	labs/9-memcheck-stat/starter-code/Makefile	/^SUPPORT_OBJS := ckalloc.o ck-gc.o gc-asm.o kr-malloc.o ck-memcheck.o timer-interrupt.o interrupt/;"	m
SUPPORT_OBJS	labs/9-memcheck-stat/timer-int/Makefile	/^SUPPORT_OBJS = interrupts-asm.o interrupts-c.o timer-interrupt.o$/;"	m
SYS_MODE	labs/20-d/code/arch/arm/start.s	/^#define SYS_MODE /;"	d	file:
SYS_MODE	libpi/include/rpi-constants.h	/^#define SYS_MODE /;"	d
S_prot	labs/7-mem-protection/code/armv6-cp15.h	/^        S_prot:1,           \/\/ 8:1   - deprecated b4-8$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
S_prot	libpi/include/armv6-cp15.h	/^        S_prot:1,           \/\/ 8:1   - deprecated b4-8$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Schematic Editor Keyboard Shortcuts	labs/19-pcb/README.md	/^### Schematic Editor Keyboard Shortcuts$/;"	S	section:![PCB 3D](img/pcb_3d.png)""Step 2: Creating your Schematic
Schematic Editor Tools	labs/19-pcb/README.md	/^### Schematic Editor Tools$/;"	S	section:![PCB 3D](img/pcb_3d.png)""Step 2: Creating your Schematic
Segment	labs/20-d/code/tools/piprog/loader.go	/^type Segment struct {$/;"	s	package:main
Simple binary-analysis tools.	labs/README.md	/^### Simple binary-analysis tools.$/;"	S	section:Labs.
Simple memory protection.	labs/7-mem-protection/README.md	/^### Simple memory protection.$/;"	S
Simple memory tracing and memory checking.	labs/11-memcheck-trap/README.md	/^## Simple memory tracing and memory checking.$/;"	s
Simple transmit for LED	labs/2-ir/README.md	/^#### Simple transmit for LED$/;"	t	subsection:Part 2: interrupts.""Part 3: simple networking
Simple transmit for UART	labs/2-ir/README.md	/^#### Simple transmit for UART$/;"	t	subsection:Part 2: interrupts.""Part 3: simple networking
Some Legit Extensions	labs/10-i2c-accel/README.md	/^### Some Legit Extensions$/;"	S	section:Using an accelerometer
Sound and DSP General Background	labs/17-i2s/PRELAB.md	/^## Sound and DSP General Background$/;"	s	chapter:I2S Prelab
Speed	labs/README.md	/^##### Speed$/;"	T	subsection:Labs.""Simple binary-analysis tools.
Step 0: Hardware Setup	labs/17-i2s/README.md	/^## Step 0: Hardware Setup$/;"	s	chapter:I2S Lab by Parthiv
Step 0: Installation	labs/19-pcb/README.md	/^## Step 0: Installation$/;"	s	chapter:![PCB 3D](img/pcb_3d.png)
Step 1: Creating a Project	labs/19-pcb/README.md	/^## Step 1: Creating a Project$/;"	s	chapter:![PCB 3D](img/pcb_3d.png)
Step 1: Implementing I2S access	labs/17-i2s/README.md	/^## Step 1: Implementing I2S access$/;"	s	chapter:I2S Lab by Parthiv
Step 2: Create PCB	labs/19-pcb/README.md	/^## Step 2: Create PCB$/;"	s	chapter:![PCB 3D](img/pcb_3d.png)
Step 2: Creating your Schematic	labs/19-pcb/README.md	/^## Step 2: Creating your Schematic$/;"	s	chapter:![PCB 3D](img/pcb_3d.png)
Step 2: Integrating the FFT	labs/17-i2s/README.md	/^## Step 2: Integrating the FFT$/;"	s	chapter:I2S Lab by Parthiv
Stepper Motors	labs/15-stepper-motor/alex-README.md	/^# Stepper Motors$/;"	c
Sum	labs/20-d/code/libd/ulib/sum.d	/^struct Sum(T...) {$/;"	s	file:
Summary	docs/README.md	/^#### Summary$/;"	t
T	labs/20-d/code/libd/ulib/trait.d	/^enum isInt(T) = isInt8!T || isInt16!T || isInt32!T || isInt64!T;$/;"	v	typeref:enum:isInt
T	labs/20-d/code/libd/ulib/trait.d	/^enum isInt16(T) = is(Unqual!T == short) || is(Unqual!T == ushort);$/;"	v	typeref:enum:isInt16
T	labs/20-d/code/libd/ulib/trait.d	/^enum isInt32(T) = is(Unqual!T == int) || is(Unqual!T == uint);$/;"	v	typeref:enum:isInt32
T	labs/20-d/code/libd/ulib/trait.d	/^enum isInt64(T) = is(Unqual!T == long) || is(Unqual!T == ulong);$/;"	v	typeref:enum:isInt64
T	labs/20-d/code/libd/ulib/trait.d	/^enum isInt8(T) = is(Unqual!T == byte) || is(Unqual!T == ubyte);$/;"	v	typeref:enum:isInt8
T	libpi/libm/k_tan.c	/^#define	T	/;"	d	file:
T	libpi/libm/k_tanf.c	/^T[] =  {$/;"	v	typeref:typename:const double[]	file:
T0H	labs/4-ws2812b/code/WS2812B.h	/^        T0H = ns_to_cycles(250),        \/\/ Width of a 0 bit in ns$/;"	e	enum:__anon929731980103
T0L	labs/4-ws2812b/code/WS2812B.h	/^        T0L = ns_to_cycles(800),        \/\/ Width of a 0 bit in ns$/;"	e	enum:__anon929731980103
T1H	labs/4-ws2812b/code/WS2812B.h	/^        T1H = ns_to_cycles(800),        \/\/ Width of a 1 bit in ns$/;"	e	enum:__anon929731980103
T1L	labs/4-ws2812b/code/WS2812B.h	/^        T1L = ns_to_cycles(250),        \/\/ Width of a 1 bit in ns$/;"	e	enum:__anon929731980103
TARGET	Makefile	/^all: TARGET=all$/;"	m
TARGET	Makefile	/^check: TARGET=check$/;"	m
TARGET	Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/1-dynamic-code-gen/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/1-dynamic-code-gen/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/1-dynamic-code-gen/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/1-dynamic-code-gen/code/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/1-dynamic-code-gen/code/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/1-dynamic-code-gen/code/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/10-i2c-accel/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/10-i2c-accel/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/10-i2c-accel/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/11-memcheck-trap/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/11-memcheck-trap/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/11-memcheck-trap/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/14-reloc-bootloader/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/14-reloc-bootloader/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/14-reloc-bootloader/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/16-eraser/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/16-eraser/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/16-eraser/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/17-i2s/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/17-i2s/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/17-i2s/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/18-ptag/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/18-ptag/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/18-ptag/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/2-ir/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/2-ir/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/2-ir/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/3-digital-analyzer/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/3-digital-analyzer/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/3-digital-analyzer/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/3-digital-analyzer/code/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/3-digital-analyzer/code/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/3-digital-analyzer/code/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/4-ws2812b/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/4-ws2812b/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/4-ws2812b/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/5-malloc+gc/1-malloc/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/5-malloc+gc/1-malloc/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/5-malloc+gc/1-malloc/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/5-malloc+gc/2-ckalloc/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/5-malloc+gc/2-ckalloc/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/5-malloc+gc/2-ckalloc/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/5-malloc+gc/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/5-malloc+gc/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/5-malloc+gc/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/6-debug-alloc/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/6-debug-alloc/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/6-debug-alloc/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/7-mem-protection/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/7-mem-protection/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/7-mem-protection/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/8-i2c-adc/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/8-i2c-adc/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/8-i2c-adc/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/9-memcheck-stat/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/9-memcheck-stat/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/9-memcheck-stat/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	labs/Makefile	/^all: TARGET=all$/;"	m
TARGET	labs/Makefile	/^check: TARGET=check$/;"	m
TARGET	labs/Makefile	/^clean: TARGET=clean$/;"	m
TARGET	libpi/libm/Makefile	/^TARGET= libm-pi.a$/;"	m
TARGET	libunix/staff-rules.mk	/^TARGET := libunix.a$/;"	m
TBLBITS	libpi/libm/s_exp2.c	/^#define	TBLBITS	/;"	d	file:
TBLBITS	libpi/libm/s_exp2f.c	/^#define	TBLBITS	/;"	d	file:
TBLSIZE	libpi/libm/s_exp2.c	/^#define	TBLSIZE	/;"	d	file:
TBLSIZE	libpi/libm/s_exp2f.c	/^#define	TBLSIZE	/;"	d	file:
TEST_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TEST_MODE": "0"$/;"	s	object:modules.SB_PLL40_2F_CORE.parameter_default_values
TEST_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TEST_MODE": "0"$/;"	s	object:modules.SB_PLL40_2F_PAD.parameter_default_values
TEST_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TEST_MODE": "0"$/;"	s	object:modules.SB_PLL40_2_PAD.parameter_default_values
TEST_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TEST_MODE": "0"$/;"	s	object:modules.SB_PLL40_CORE.parameter_default_values
TEST_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TEST_MODE": "0"$/;"	s	object:modules.SB_PLL40_PAD.parameter_default_values
TEST_SRC	labs/1-dynamic-code-gen/code/1-hello/Makefile	/^TEST_SRC := hello.c$/;"	m
TEST_SRC	labs/1-dynamic-code-gen/code/2-int-compiler/Makefile	/^TEST_SRC := int-compile.c$/;"	m
TEST_SRC	labs/1-dynamic-code-gen/code/pi-side/Makefile	/^TEST_SRC := jit-code.c$/;"	m
TEST_SRC	labs/1-dynamic-code-gen/prelab-code-pi/Makefile	/^TEST_SRC := 0-ident-dcg.c$/;"	m
TEST_SRC	labs/1-dynamic-code-gen/prelab-code-pi/Makefile	/^TEST_SRC := 1-self-modifying.c$/;"	m
TEST_SRC	labs/1-dynamic-code-gen/prelab-code-pi/Makefile	/^TEST_SRC := 2-bug-self-modify.c$/;"	m
TEST_SRC	labs/1-dynamic-code-gen/prelab-code-pi/Makefile	/^TEST_SRC := 4-derive-pc-reg.c$/;"	m
TEST_SRC	labs/10-i2c-accel/code/Makefile	/^TEST_SRC = accel.c$/;"	m
TEST_SRC	labs/11-memcheck-trap/code/Makefile	/^TEST_SRC =$/;"	m
TEST_SRC	labs/14-reloc-bootloader/code/Makefile	/^TEST_SRC = 0-test-reloc.c$/;"	m
TEST_SRC	labs/15-stepper-motor/code-sw-uart/Makefile	/^TEST_SRC = interleave-example.c$/;"	m
TEST_SRC	labs/15-stepper-motor/code-sw-uart/Makefile	/^TEST_SRC = measure-motor.c $/;"	m
TEST_SRC	labs/15-stepper-motor/code/Makefile	/^TEST_SRC = circle-test.c$/;"	m
TEST_SRC	labs/15-stepper-motor/use-float/Makefile	/^TEST_SRC = fp-example.c$/;"	m
TEST_SRC	labs/17-i2s/code/Makefile	/^TEST_SRC = tests\/1-i2s-test.c$/;"	m
TEST_SRC	labs/18-ptag/code/Makefile	/^TEST_SRC = 0-test-reloc.c$/;"	m
TEST_SRC	labs/18-ptag/reloc-install-pi/Makefile	/^TEST_SRC = reloc-bootloader.c$/;"	m
TEST_SRC	labs/2-ir/code/Makefile	/^TEST_SRC = tsop.c$/;"	m
TEST_SRC	labs/3-digital-analyzer/code/scope/Makefile	/^TEST_SRC = scope.c cycle.S$/;"	m
TEST_SRC	labs/3-digital-analyzer/code/test-gen/Makefile	/^TEST_SRC = test-gen.c$/;"	m
TEST_SRC	labs/3-digital-analyzer/prelab/Makefile	/^TEST_SRC = 4-measure.c # 1-cache.c # 0-simple.c # 1-cache.c  4-measure.c  $/;"	m
TEST_SRC	labs/4-ws2812b/code/Makefile	/^TEST_SRC := 2-neopix.c 1-blink.c  0-timing-check.c #simple.c$/;"	m
TEST_SRC	labs/4-ws2812b/cycles-per-sec/Makefile	/^TEST_SRC = cycles-per-sec.c$/;"	m
TEST_SRC	labs/4-ws2812b/weird-timing/Makefile	/^TEST_SRC = weird-timing.c$/;"	m
TEST_SRC	labs/5-malloc+gc/code/Makefile	/^TEST_SRC = $(wildcard .\/tests-3.0\/*.[c])$/;"	m
TEST_SRC	labs/6-debug-alloc/code/Makefile	/^TEST_SRC = $(wildcard .\/tests-2.0\/*.[c])$/;"	m
TEST_SRC	labs/7-mem-protection/code/Makefile	/^TEST_SRC := $(wildcard .\/tests\/*.c)$/;"	m
TEST_SRC	labs/8-i2c-adc/code/Makefile	/^TEST_SRC = driver.c$/;"	m
TEST_SRC	labs/8-i2c-adc/float-test/Makefile	/^TEST_SRC = float.c$/;"	m
TEST_SRC	labs/9-memcheck-stat/starter-code/Makefile	/^TEST_SRC = $(wildcard .\/tests-stat\/*.[c])$/;"	m
TEST_SRC	labs/9-memcheck-stat/timer-int/Makefile	/^TEST_SRC = main.c$/;"	m
TEST_SRC	libpi/tests/Makefile	/^TEST_SRC := hello.c$/;"	m
TEX_C_B	labs/7-mem-protection/code/pinned-vm.h	/^#define TEX_C_B(/;"	d
TEX_C_B	libpi/include/pinned-vm.h	/^#define TEX_C_B(/;"	d
THREAD_MAXSTACK	libpi/include/rpi-thread.h	/^#define THREAD_MAXSTACK /;"	d
THRESH	libpi/libm/s_csqrt.c	/^#define	THRESH	/;"	d	file:
THRESH	libpi/libm/s_csqrtl.c	/^#define	THRESH	/;"	d	file:
TIME_CYC	libpi/include/cycle-count.h	/^#define TIME_CYC(/;"	d
TIME_CYC	libunix/time-macros.h	/^#define TIME_CYC(/;"	d
TIME_CYC_10	libpi/include/cycle-count.h	/^#define TIME_CYC_10(/;"	d
TIME_CYC_10	libunix/time-macros.h	/^#define TIME_CYC_10(/;"	d
TIME_CYC_PRINT	libpi/include/cycle-count.h	/^#define TIME_CYC_PRINT(/;"	d
TIME_CYC_PRINT	libunix/time-macros.h	/^#define TIME_CYC_PRINT(/;"	d
TIME_CYC_PRINT10	libpi/include/cycle-count.h	/^#define TIME_CYC_PRINT10(/;"	d
TIME_CYC_PRINT10	libunix/time-macros.h	/^#define TIME_CYC_PRINT10(/;"	d
TLB_CONFIG_RD	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define TLB_CONFIG_RD(/;"	d
TOP	labs/12-verilog-blink/code/0-light/Makefile	/^TOP=led_top$/;"	m
TOP	labs/12-verilog-blink/code/2-adder/Makefile	/^TOP=adder$/;"	m
TOP	labs/12-verilog-blink/code/3-blink/Makefile	/^TOP=blink_top$/;"	m
TOP	labs/12-verilog-blink/code/empty/Makefile	/^TOP=empty$/;"	m
TOP	labs/13-verilog-uart/1-rx/Makefile	/^TOP=uart_top$/;"	m
TOP	labs/13-verilog-uart/2-tx/Makefile	/^TOP=uart_top$/;"	m
TOPADDSUB_CARRYSELECT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TOPADDSUB_CARRYSELECT": "00",$/;"	s	object:modules.SB_MAC16.parameter_default_values
TOPADDSUB_LOWERINPUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TOPADDSUB_LOWERINPUT": "00",$/;"	s	object:modules.SB_MAC16.parameter_default_values
TOPADDSUB_UPPERINPUT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TOPADDSUB_UPPERINPUT": "0",$/;"	s	object:modules.SB_MAC16.parameter_default_values
TOPOUTPUT_SELECT	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TOPOUTPUT_SELECT": "00",$/;"	s	object:modules.SB_MAC16.parameter_default_values
TOP_8x8_MULT_REG	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TOP_8x8_MULT_REG": "0"$/;"	s	object:modules.SB_MAC16.parameter_default_values
TRACE_FD	libunix/staff-libunix.h	/^enum { TRACE_FD = 21 };$/;"	e	enum:__anonf9782ce10103
TRIM0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM0": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM0": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM1": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM1": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM2": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM2": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM3": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM3": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM4": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM4": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM5": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM5": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM6": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM6": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM7": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM7": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM8": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM8": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM9": {$/;"	o	object:modules.SB_HFOSC.netnames
TRIM9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM9": {$/;"	o	object:modules.SB_HFOSC.ports
TRIM_EN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "TRIM_EN": "0b0"$/;"	s	object:modules.SB_HFOSC.parameter_default_values
TR_tex_remap	labs/7-mem-protection/code/armv6-cp15.h	/^        TR_tex_remap:1,     \/\/ 28$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
TR_tex_remap	libpi/include/armv6-cp15.h	/^        TR_tex_remap:1,     \/\/ 28$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
TTBR0_GET	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define TTBR0_GET(/;"	d
TTBR0_SET	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define TTBR0_SET(/;"	d
TTBR1_GET	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define TTBR1_GET(/;"	d
TTBR1_SET	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define TTBR1_SET(/;"	d
TTBR_BASE_CTRL_RD	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define TTBR_BASE_CTRL_RD(/;"	d
TTBR_BASE_CTRL_WR	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define TTBR_BASE_CTRL_WR(/;"	d
TTYUSB	labs/1-dynamic-code-gen/code/1-hello/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/1-dynamic-code-gen/code/2-int-compiler/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/1-dynamic-code-gen/code/pi-side/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/1-dynamic-code-gen/prelab-code-pi/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/10-i2c-accel/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/11-memcheck-trap/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/14-reloc-bootloader/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/15-stepper-motor/code-sw-uart/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/15-stepper-motor/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/15-stepper-motor/use-float/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/17-i2s/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/18-ptag/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/18-ptag/reloc-install-pi/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/2-ir/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/3-digital-analyzer/prelab/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/4-ws2812b/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/5-malloc+gc/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/6-debug-alloc/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/7-mem-protection/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/8-i2c-adc/code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/8-i2c-adc/float-test/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/9-memcheck-stat/starter-code/Makefile	/^TTYUSB = $/;"	m
TTYUSB	labs/9-memcheck-stat/timer-int/Makefile	/^TTYUSB = $/;"	m
TTYUSB	libpi/manifest.mk	/^TTYUSB = $/;"	m
TTYUSB	libpi/tests/Makefile	/^TTYUSB = $/;"	m
TWO23	libpi/libm/s_rintf.c	/^TWO23[2]={$/;"	v	typeref:typename:const float[2]	file:
TWO52	libpi/libm/s_rint.c	/^TWO52[2]={$/;"	v	typeref:typename:const double[2]	file:
TX_ENABLE	libpi/include/uart.h	/^#       define TX_ENABLE /;"	d
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setup",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
TYPE	labs/12-verilog-blink/code/0-light/led_top.json	/^            "TYPE": "$setuphold",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
TYPE_0	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	TYPE_0	/;"	d	file:
TYPE_1	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	TYPE_1	/;"	d	file:
TYPE_2	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	TYPE_2	/;"	d	file:
TYPE_3	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	TYPE_3	/;"	d	file:
TYPE_4	labs/4-ws2812b/fake-pi/pi-random.c	/^#define	TYPE_4	/;"	d	file:
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000001101001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000010000101",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000011110101",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000100010010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000100100000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000100100000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000101011111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000101111011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000101111011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000110000010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000000110000010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000001000011100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000001001010111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
T_FALL_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MAX": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000001010101",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000001101011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000011000101",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000011011100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000011100111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000011100111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000100011010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000100110000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000100110000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000100110110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000100110110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000110110010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000000111100010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
T_FALL_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_MIN": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000001011110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000001110110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000011011010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000011110011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000100000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000100000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000100111000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000101010001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000101010001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000101010111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000101010111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000000111100000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000001000010101",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
T_FALL_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_FALL_TYP": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
T_LIMIT2_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
T_LIMIT2_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
T_LIMIT2_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT2_TYP": "00000000000000000000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000001100010",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000001100010",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000001100010",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000001100010",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010000101",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010000101",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010000101",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010000101",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010001100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010001100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010100001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010100001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010100001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000010100001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011001011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011001011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011001011",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011001011",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011001011",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011001011",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011011001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011011001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011100000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011100000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011100000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000011100000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100010010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100010010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100010010",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100010010",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100010010",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000100010010",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000101000011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000101000011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000101110100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000101110100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000101111011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000101111011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000110010000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000110010000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000110010000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000110010000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000111010110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
T_LIMIT_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MAX": "00000000000000000000000111010110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000000000000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000001100010",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000001100010",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000001100010",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000001100010",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000001110001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000001110001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010000101",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010000101",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010000101",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010000101",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010100001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010100001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010100001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010100001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010100011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010100011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010101111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000010101111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011001011",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011001011",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011001011",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011001011",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011011100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011011100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011100000",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011100000",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011100000",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000011100000",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100000011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100000011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100001011",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100010010",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100010010",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100010010",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100010010",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100101011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100101011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100110000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000100110000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000101000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000101000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000101000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000101000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000101111010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
T_LIMIT_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_MIN": "00000000000000000000000101111010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000000000000"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000000000000"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000001100010"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000001100010"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000001100010"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000001100010"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000001111101"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000001111101"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010000101"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010000101"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010000101"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010000101"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010100001"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010100001"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010100001"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010100001"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010110101"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010110101"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010110111"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000010110111"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011001011"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011001011"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011001011"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011001011"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011100000"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011100000"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011100000"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011100000"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011110011"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000011110011"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100001011"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100001011"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100001011"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100001011"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100001011"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100001011"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100001011"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100001011"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100010010"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100010010"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100010010"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100010010"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100011111"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000100011111"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000101001010"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000101001010"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000101010001"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000101010001"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000101100011"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000101100011"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000101100011"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000101100011"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000110100010"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.parameters
T_LIMIT_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_LIMIT_TYP": "00000000000000000000000110100010"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000001111110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000011100111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000100000011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000100001011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000100111100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000100111100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000101000011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000101101101",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000101111011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000110010000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000000111000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000001000011100",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000001001010111",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
T_RISE_MAX	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MAX": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000001100101",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000010111010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000011010001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000011010110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000011111110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000011111110",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000100000011",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000100100101",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000100110000",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000101000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000101101001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000110110010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000000111100010",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
T_RISE_MIN	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_MIN": "00000000000000000000100001100010",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000001110000"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000011001110"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000011100111"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000011101101"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000100011001"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000100011001"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000100011111"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000101000100"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000101010001"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000101100011"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000110001111"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000000111100000"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000001000010111"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000100001100010"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000100001100010"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000100001100010"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.parameters
T_RISE_TYP	labs/12-verilog-blink/code/0-light/led_top.json	/^            "T_RISE_TYP": "00000000000000000000100001100010"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.parameters
T_to_u32	libpi/libc/helper-macros.h	/^#define T_to_u32(/;"	d
T_to_u8	libpi/libc/helper-macros.h	/^#define T_to_u8(/;"	d
Task	labs/13-verilog-uart/README.md	/^# Task$/;"	c
Testing	labs/13-verilog-uart/README.md	/^# Testing$/;"	c
Testing	labs/17-i2s/README.md	/^### Testing$/;"	S	section:I2S Lab by Parthiv""Step 1: Implementing I2S access
Testing	labs/17-i2s/README.md	/^### Testing$/;"	S	section:I2S Lab by Parthiv""Step 2: Integrating the FFT
Tests	labs/9-memcheck-stat/README.md	/^# Tests$/;"	c
Timing weirdness.	labs/4-ws2812b/README.md	/^### Timing weirdness.$/;"	S	section:Controlling a  WS2812B light string.
Timing-accurate code	labs/README.md	/^##### Timing-accurate code $/;"	T	subsection:Labs.""Simple binary-analysis tools.
Toolchain installation	labs/12-verilog-blink/PRELAB.md	/^## Toolchain installation$/;"	s	chapter:Prelab
Try out D	labs/20-d/README.md	/^### Try out D$/;"	S	section:D lab""Prelab
U0	libpi/libm/e_j1.c	/^static const double U0[5] = {$/;"	v	typeref:typename:const double[5]	file:
U0	libpi/libm/e_j1f.c	/^static const float U0[5] = {$/;"	v	typeref:typename:const float[5]	file:
UNDEF_MODE	libpi/include/rpi-constants.h	/^#define UNDEF_MODE /;"	d
UNHANDLED	labs/9-memcheck-stat/starter-code/interrupts-c.c	/^#define UNHANDLED(/;"	d	file:
UNHANDLED	labs/9-memcheck-stat/timer-int/interrupts-c.c	/^#define UNHANDLED(/;"	d	file:
UNIMPL	labs/7-mem-protection/code/mmu-asm.S	/^#define UNIMPL /;"	d	file:
USEC_BETWEEN_STEPS	labs/15-stepper-motor/alex-code/stepper-test.c	/^    #define USEC_BETWEEN_STEPS /;"	d	file:
USER_MODE	libpi/include/rpi-constants.h	/^#define USER_MODE /;"	d
USER_SIGNAL_TO_GLOBAL_BUFFER	labs/12-verilog-blink/code/0-light/led_top.json	/^        "USER_SIGNAL_TO_GLOBAL_BUFFER": {$/;"	o	object:modules.SB_GB.netnames
USER_SIGNAL_TO_GLOBAL_BUFFER	labs/12-verilog-blink/code/0-light/led_top.json	/^        "USER_SIGNAL_TO_GLOBAL_BUFFER": {$/;"	o	object:modules.SB_GB.ports
USE_FP	labs/15-stepper-motor/use-float/Makefile	/^USE_FP=1$/;"	m
USE_FP	labs/8-i2c-adc/code/Makefile	/^USE_FP=1$/;"	m
USE_FP	labs/8-i2c-adc/float-test/Makefile	/^USE_FP=1$/;"	m
USE_FP	libpi/libm/Makefile	/^USE_FP=1$/;"	m
US_PER_SEC	labs/4-ws2812b/cycles-per-sec/cycles-per-sec.c	/^#   define US_PER_SEC /;"	d	file:
U_unaligned	labs/7-mem-protection/code/armv6-cp15.h	/^        U_unaligned:1,      \/\/ 22 : unaligned$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
U_unaligned	libpi/include/armv6-cp15.h	/^        U_unaligned:1,      \/\/ 22 : unaligned$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Understanding the code organization	labs/20-d/README.md	/^## Understanding the code organization$/;"	s	chapter:D lab
Unqual	labs/20-d/code/libd/ulib/trait.d	/^        alias Unqual = U;$/;"	a	file:
Unqual	labs/20-d/code/libd/ulib/trait.d	/^        alias Unqual = V;$/;"	a	file:
Unqual	labs/20-d/code/libd/ulib/trait.d	/^template Unqual(T : const U, U) {$/;"	T	file:
Use interrupts or page faults to get rid of the loop condition.	labs/3-digital-analyzer/README.md	/^### Use interrupts or page faults to get rid of the loop condition.$/;"	S	section:Checkoff
Using an accelerometer	labs/10-i2c-accel/README.md	/^## Using an accelerometer$/;"	s
Using the I2C protocol to use an analog-to-digital converter (ADC)	labs/8-i2c-adc/README.md	/^## Using the I2C protocol to use an analog-to-digital converter (ADC)$/;"	s
V0	libpi/libm/e_j1.c	/^static const double V0[5] = {$/;"	v	typeref:typename:const double[5]	file:
V0	libpi/libm/e_j1f.c	/^static const float V0[5] = {$/;"	v	typeref:typename:const float[5]	file:
VERBOSE	labs/18-ptag/ptag-linker/Makefile	/^VERBOSE=1$/;"	m
VERBOSE_P	labs/11-memcheck-trap/code/checker-eraser.c	/^enum { VERBOSE_P = 1 };$/;"	e	enum:__anon68583d740303	file:
VE_vect_int	labs/7-mem-protection/code/armv6-cp15.h	/^        VE_vect_int:1,      \/\/ 24: no.  0$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
VE_vect_int	libpi/include/armv6-cp15.h	/^        VE_vect_int:1,      \/\/ 24: no.  0$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
V_high_except_v	labs/7-mem-protection/code/armv6-cp15.h	/^        V_high_except_v:1,  \/\/ 13:1  location of exception vec.  0 = normal$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
V_high_except_v	libpi/include/armv6-cp15.h	/^        V_high_except_v:1,  \/\/ 13:1  location of exception vec.  0 = normal$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Verilator	labs/12-verilog-blink/PRELAB.md	/^#### Verilator$/;"	t	subsection:Prelab""Toolchain installation""Building from source
W	labs/13-verilog-uart/2-tx/flag_buf.sv	/^        parameter W = 8$/;"	c	module:flag_buf
WADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR": {$/;"	o	object:modules.SB_RAM40_4K.netnames
WADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR": {$/;"	o	object:modules.SB_RAM40_4K.ports
WADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
WADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
WADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
WADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
WADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
WADDR	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
WADDR_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_0": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_0": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_1": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_1": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_10": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_10": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_2": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_2": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_3": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_3": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_4": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_4": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_5": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_5": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_6": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_6": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_7": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_7": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_8": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_8": {$/;"	o	object:modules.ICESTORM_RAM.ports
WADDR_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_9": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WADDR_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WADDR_9": {$/;"	o	object:modules.ICESTORM_RAM.ports
WCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLK": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLK": {$/;"	o	object:modules.ICESTORM_RAM.ports
WCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLK": {$/;"	o	object:modules.SB_RAM40_4K.netnames
WCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLK": {$/;"	o	object:modules.SB_RAM40_4K.ports
WCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLK": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
WCLK	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLK": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.ICESTORM_RAM.ports
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.SB_RAM40_4K.netnames
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.SB_RAM40_4K.ports
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
WCLKE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKE": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
WCLKN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKN": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
WCLKN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKN": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
WCLKN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKN": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
WCLKN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WCLKN": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
WDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA": {$/;"	o	object:modules.SB_RAM40_4K.netnames
WDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA": {$/;"	o	object:modules.SB_RAM40_4K.ports
WDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
WDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
WDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
WDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
WDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
WDATA	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
WDATA_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_0": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_0	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_0": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_1": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_1	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_1": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_10": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_10	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_10": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_11	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_11": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_11	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_11": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_12	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_12": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_12	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_12": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_13	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_13": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_13	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_13": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_14	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_14": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_14	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_14": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_15	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_15": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_15	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_15": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_2": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_2	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_2": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_3": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_3	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_3": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_4": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_4	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_4": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_5": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_5	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_5": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_6": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_6	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_6": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_7": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_7	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_7": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_8": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_8	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_8": {$/;"	o	object:modules.ICESTORM_RAM.ports
WDATA_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_9": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WDATA_9	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WDATA_9": {$/;"	o	object:modules.ICESTORM_RAM.ports
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.ICESTORM_RAM.netnames
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.ICESTORM_RAM.ports
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.SB_RAM40_4K.netnames
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.SB_RAM40_4K.ports
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.SB_RAM40_4KNR.ports
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.SB_RAM40_4KNRNW.ports
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames
WE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WE": {$/;"	o	object:modules.SB_RAM40_4KNW.ports
WEAK_PULLUP	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WEAK_PULLUP": "0"$/;"	s	object:modules.SB_IO_I3C.parameter_default_values
WEAK_PU_ENB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WEAK_PU_ENB": {$/;"	o	object:modules.SB_IO_I3C.netnames
WEAK_PU_ENB	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WEAK_PU_ENB": {$/;"	o	object:modules.SB_IO_I3C.ports
WHO_AM_I_REG	labs/10-i2c-accel/code/accel.c	/^        WHO_AM_I_REG      = 0x75, $/;"	e	enum:notmain::__anonc6c336a90403	file:
WHO_AM_I_REG	labs/10-i2c-accel/code/gyro.c	/^        WHO_AM_I_REG      = 0x75, $/;"	e	enum:notmain::__anonc807f0d20403	file:
WHO_AM_I_VAL1	labs/10-i2c-accel/code/accel.c	/^        WHO_AM_I_VAL1 = 0x70,       $/;"	e	enum:notmain::__anonc6c336a90403	file:
WHO_AM_I_VAL1	labs/10-i2c-accel/code/gyro.c	/^        WHO_AM_I_VAL1 = 0x70,       $/;"	e	enum:notmain::__anonc807f0d20403	file:
WHO_AM_I_VAL2	labs/10-i2c-accel/code/accel.c	/^        WHO_AM_I_VAL2 = 0x71 $/;"	e	enum:notmain::__anonc6c336a90403	file:
WHO_AM_I_VAL2	labs/10-i2c-accel/code/gyro.c	/^        WHO_AM_I_VAL2 = 0x71,$/;"	e	enum:notmain::__anonc807f0d20403	file:
WHO_AM_I_VAL3	labs/10-i2c-accel/code/gyro.c	/^        WHO_AM_I_VAL3 = 0b1110100$/;"	e	enum:notmain::__anonc807f0d20403	file:
WINDOW	labs/17-i2s/code/tests/3-i2s-audiovis.c	/^#define WINDOW /;"	d	file:
WRAP	fpga/upduino/rules.mk	/^WRAP=$(BOARDROOT)\/top.v$/;"	m
WREN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WREN": {$/;"	o	object:modules.SB_SPRAM256KA.netnames
WREN	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WREN": {$/;"	o	object:modules.SB_SPRAM256KA.ports
WRITE_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WRITE_MODE": "00000000000000000000000000000000"$/;"	s	object:modules.ICESTORM_RAM.parameter_default_values
WRITE_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WRITE_MODE": "00000000000000000000000000000000"$/;"	s	object:modules.SB_RAM40_4K.parameter_default_values
WRITE_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WRITE_MODE": "00000000000000000000000000000000"$/;"	s	object:modules.SB_RAM40_4KNR.parameter_default_values
WRITE_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WRITE_MODE": "00000000000000000000000000000000"$/;"	s	object:modules.SB_RAM40_4KNRNW.parameter_default_values
WRITE_MODE	labs/12-verilog-blink/code/0-light/led_top.json	/^        "WRITE_MODE": "00000000000000000000000000000000"$/;"	s	object:modules.SB_RAM40_4KNW.parameter_default_values
W_write_buf	labs/7-mem-protection/code/armv6-cp15.h	/^        W_write_buf:1,      \/\/ 3:1    0 = write buffer disabled$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
W_write_buf	libpi/include/armv6-cp15.h	/^        W_write_buf:1,      \/\/ 3:1    0 = write buffer disabled$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
What to do:	labs/2-ir/README.md	/^### What to do:$/;"	S
Why are we making an analyzer?	labs/3-digital-analyzer/README.md	/^### Why are we making an analyzer?$/;"	S	section:Lab: building your own logic analyzer
XP_pt	labs/7-mem-protection/code/armv6-cp15.h	/^        XP_pt:1,            \/\/ 23:1,  1 = vmsav6, subpages disabled.$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
XP_pt	libpi/include/armv6-cp15.h	/^        XP_pt:1,            \/\/ 23:1,  1 = vmsav6, subpages disabled.$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": "output"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.port_directions
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 78 ]$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 78 ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 78 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 78 ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 79 ]$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 79 ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 79 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 79 ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 80 ]$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 80 ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 80 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 80 ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 81 ]$/;"	a	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 81 ]$/;"	a	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 81 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.connections
Y	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y": [ 81 ]$/;"	a	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.connections
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.parameters
Y_WIDTH	labs/12-verilog-blink/code/0-light/led_top.json	/^            "Y_WIDTH": "00000000000000000000000000000001"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.parameters
Yosys	labs/12-verilog-blink/PRELAB.md	/^#### Yosys$/;"	t	subsection:Prelab""Toolchain installation""Building from source
Z_branch_pred	labs/7-mem-protection/code/armv6-cp15.h	/^        Z_branch_pred:1,    \/\/ 11:1  branch predict 0 = disabled, 1 = enabled$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Z_branch_pred	libpi/include/armv6-cp15.h	/^        Z_branch_pred:1,    \/\/ 11:1  branch predict 0 = disabled, 1 = enabled$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
Zero	libpi/libm/e_fmod.c	/^static const double one = 1.0, Zero[] = {0.0, -0.0,};$/;"	v	typeref:typename:const double[]	file:
Zero	libpi/libm/e_fmodf.c	/^static const float one = 1.0, Zero[] = {0.0, -0.0,};$/;"	v	typeref:typename:const float[]	file:
Zero	libpi/libm/e_fmodl.c	/^static const long double one = 1.0, Zero[] = {0.0, -0.0,};$/;"	v	typeref:typename:const long double[]	file:
Zero	libpi/libm/s_remquo.c	/^static const double Zero[] = {0.0, -0.0,};$/;"	v	typeref:typename:const double[]	file:
Zero	libpi/libm/s_remquof.c	/^static const float Zero[] = {0.0, -0.0,};$/;"	v	typeref:typename:const float[]	file:
Zero	libpi/libm/s_remquol.c	/^static const long double Zero[] = {0.0L, -0.0L};$/;"	v	typeref:typename:const long double[]	file:
[for next time] Rewrite the linker script to put code and data on different pages.	labs/7-mem-protection/README.md	/^#### [for next time] Rewrite the linker script to put code and data on different pages.$/;"	t	subsection:Simple memory protection.
\x21[PCB 3D](img/pcb_3d.png)	labs/19-pcb/README.md	/^![PCB 3D](img\/pcb_3d.png)$/;"	c
_BSD_CDEFS_H_	libpi/libm/bsd_cdefs.h	/^#define _BSD_CDEFS_H_$/;"	d
_CDEFS_COMPAT_H_	libpi/libm/cdefs-compat.h	/^#define	_CDEFS_COMPAT_H_$/;"	d
_Complex_I	libpi/libm/include/openlibm_complex.h	/^#define _Complex_I /;"	d
_ENABLE_MASK	libpi/libm/include/openlibm_fenv_arm.h	/^#define	_ENABLE_MASK	/;"	d
_ENABLE_MASK	libpi/libm/include/openlibm_fenv_mips.h	/^#define	_ENABLE_MASK	/;"	d
_ENABLE_MASK	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	_ENABLE_MASK	/;"	d
_ENABLE_SHIFT	libpi/libm/include/openlibm_fenv_mips.h	/^#define	_ENABLE_SHIFT	/;"	d
_FCSR_CAUSE_SHIFT	libpi/libm/include/openlibm_fenv_mips.h	/^#define	_FCSR_CAUSE_SHIFT	/;"	d
_FENV_H_	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	_FENV_H_$/;"	d
_FENV_H_	libpi/libm/include/openlibm_fenv_arm.h	/^#define	_FENV_H_$/;"	d
_FENV_H_	libpi/libm/include/openlibm_fenv_i387.h	/^#define	_FENV_H_$/;"	d
_FENV_H_	libpi/libm/include/openlibm_fenv_mips.h	/^#define	_FENV_H_$/;"	d
_FENV_H_	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	_FENV_H_$/;"	d
_FPMATH_H_	libpi/libm/fpmath.h	/^#define _FPMATH_H_$/;"	d
_FPUSW_SHIFT	libpi/libm/include/openlibm_fenv_arm.h	/^#define _FPUSW_SHIFT	/;"	d
_FPUSW_SHIFT	libpi/libm/include/openlibm_fenv_mips.h	/^#define	_FPUSW_SHIFT	/;"	d
_FPUSW_SHIFT	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	_FPUSW_SHIFT	/;"	d
_MATH_PRIVATE_H_	libpi/libm/math_private.h	/^#define	_MATH_PRIVATE_H_$/;"	d
_MATH_PRIVATE_OPENBSD_H_	libpi/libm/math_private_openbsd.h	/^#define _MATH_PRIVATE_OPENBSD_H_$/;"	d
_ROUND_MASK	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	_ROUND_MASK	/;"	d
_ROUND_MASK	libpi/libm/include/openlibm_fenv_arm.h	/^#define	_ROUND_MASK	/;"	d
_ROUND_MASK	libpi/libm/include/openlibm_fenv_i387.h	/^#define	_ROUND_MASK	/;"	d
_ROUND_MASK	libpi/libm/include/openlibm_fenv_mips.h	/^#define	_ROUND_MASK	/;"	d
_ROUND_MASK	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	_ROUND_MASK	/;"	d
_SSE_EMASK_SHIFT	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	_SSE_EMASK_SHIFT	/;"	d
_SSE_EMASK_SHIFT	libpi/libm/include/openlibm_fenv_i387.h	/^#define	_SSE_EMASK_SHIFT	/;"	d
_SSE_ROUND_SHIFT	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	_SSE_ROUND_SHIFT	/;"	d
_SSE_ROUND_SHIFT	libpi/libm/include/openlibm_fenv_i387.h	/^#define	_SSE_ROUND_SHIFT	/;"	d
_SVID_SOURCE	libunix/find-ttyusb.c	/^#define _SVID_SOURCE$/;"	d	file:
_SumUnion	labs/20-d/code/libd/ulib/sum.d	/^    union _SumUnion {$/;"	u	struct:Sum	file:
_TYPES_COMPAT_H_	libpi/libm/types-compat.h	/^#define	_TYPES_COMPAT_H_$/;"	d
_XSTRING	libpi/libc/assert.h	/^#define _XSTRING(/;"	d
_XSTRING	libunix/demand.h	/^#define _XSTRING(/;"	d
__A4988_H__	labs/15-stepper-motor/code-sw-uart/a4988.h	/^#define __A4988_H__$/;"	d
__A4988_H__	labs/15-stepper-motor/code/a4988.h	/^#define __A4988_H__$/;"	d
__ADS1115_H__	labs/15-stepper-motor/code-sw-uart/ads1115.h	/^#define __ADS1115_H__$/;"	d
__ADS1115_H__	labs/15-stepper-motor/code/ads1115.h	/^#define __ADS1115_H__$/;"	d
__ADS1115_H__	labs/8-i2c-adc/code/ads1115.h	/^#define __ADS1115_H__$/;"	d
__ARMV6_CP15_H__	labs/7-mem-protection/code/armv6-cp15.h	/^#define __ARMV6_CP15_H__$/;"	d
__ARMV6_CP15_H__	libpi/include/armv6-cp15.h	/^#define __ARMV6_CP15_H__$/;"	d
__ARMV6_ENCODINGS_H__	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^#define __ARMV6_ENCODINGS_H__$/;"	d
__ARM_COPROCESSOR_INSTS_H__	labs/7-mem-protection/code/armv6-coprocessor-asm.h	/^#define __ARM_COPROCESSOR_INSTS_H__$/;"	d
__ASM_HELPERS_H__	libpi/include/asm-helpers.h	/^#define __ASM_HELPERS_H__$/;"	d
__BEGIN_DECLS	libpi/libm/cdefs-compat.h	/^#define	__BEGIN_DECLS	/;"	d
__BEGIN_DECLS	libpi/libm/cdefs-compat.h	/^#define	__BEGIN_DECLS$/;"	d
__BYTE_ORDER__	libpi/libm/fpmath.h	/^#define __BYTE_ORDER__ /;"	d
__CC_SUPPORTS___INLINE__	libpi/libm/bsd_cdefs.h	/^#define __CC_SUPPORTS___INLINE__ /;"	d
__CKALLOC_H__	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^#define __CKALLOC_H__$/;"	d
__CKALLOC_H__	labs/5-malloc+gc/code/ckalloc copy.h	/^#define __CKALLOC_H__$/;"	d
__CKALLOC_H__	labs/6-debug-alloc/code/ckalloc copy.h	/^#define __CKALLOC_H__$/;"	d
__CKALLOC_H__	labs/6-debug-alloc/code/ckalloc.h	/^#define __CKALLOC_H__$/;"	d
__CKALLOC_H__	labs/9-memcheck-stat/starter-code/ckalloc.h	/^#define __CKALLOC_H__$/;"	d
__CKALLOC_H__	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^#define __CKALLOC_H__$/;"	d
__CKALLOC_H__	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^#define __CKALLOC_H__$/;"	d
__CKALLOC_H__	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^#define __CKALLOC_H__$/;"	d
__CKALLOC_H__	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^#define __CKALLOC_H__$/;"	d
__CKALLOC_H__	libpi/include/ckalloc.h	/^#define __CKALLOC_H__$/;"	d
__CODE_GEN_H__	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^#define __CODE_GEN_H__$/;"	d
__COS_TABLE_H__	libpi/include/trig-tables.h	/^#define __COS_TABLE_H__$/;"	d
__CPSR_UTIL_H__	labs/11-memcheck-trap/code/cpsr-util.h	/^#define __CPSR_UTIL_H__$/;"	d
__CPYJMP_H__	labs/14-reloc-bootloader/code/cpyjmp.h	/^#define __CPYJMP_H__$/;"	d
__CPYJMP_H__	labs/18-ptag/code/cpyjmp.h	/^#define __CPYJMP_H__$/;"	d
__CQ_H__	libpi/libc/circular.h	/^#define __CQ_H__$/;"	d
__CYCLE_H__	labs/3-digital-analyzer/code/scope/cycle.h	/^#define __CYCLE_H__$/;"	d
__CYCLE_UTIL_H__	libpi/include/cycle-util.h	/^#define __CYCLE_UTIL_H__$/;"	d
__DELAY_YIELD_H__	labs/15-stepper-motor/code-sw-uart/delay-yield.h	/^#define __DELAY_YIELD_H__$/;"	d
__DEMAND_H__	libunix/demand.h	/^#define __DEMAND_H__$/;"	d
__END_DECLS	libpi/libm/cdefs-compat.h	/^#define	__END_DECLS	/;"	d
__END_DECLS	libpi/libm/cdefs-compat.h	/^#define	__END_DECLS$/;"	d
__ERASER_H__	labs/11-memcheck-trap/code/eraser.h	/^#define __ERASER_H__$/;"	d
__EXCEPTION_FULL_REGS_H__	labs/11-memcheck-trap/code/full-except.h	/^#define __EXCEPTION_FULL_REGS_H__$/;"	d
__FAKE_PI_H__	labs/4-ws2812b/fake-pi/fake-pi.h	/^#define __FAKE_PI_H__$/;"	d
__FAKE_THREAD_H__	labs/11-memcheck-trap/code/tests-eraser/fake-thread.h	/^#define __FAKE_THREAD_H__$/;"	d
__FAST_HASH32_H__	libpi/libc/fast-hash32.h	/^#define __FAST_HASH32_H__$/;"	d
__FAST_HASH32_H__	libunix/fast-hash32.h	/^#define __FAST_HASH32_H__$/;"	d
__FLOAT_WORD_ORDER__	libpi/libm/fpmath.h	/^#define __FLOAT_WORD_ORDER__ /;"	d
__GNUCLIKE_ASM	libpi/libm/bsd_cdefs.h	/^#define __GNUCLIKE_ASM /;"	d
__GNUC_PREREQ__	libpi/libm/bsd_cdefs.h	/^#define	__GNUC_PREREQ__(/;"	d
__GPIO_H__	libpi/include/gpio.h	/^#define __GPIO_H__$/;"	d
__HAS_SSE	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__HAS_SSE(/;"	d
__HC_SR04_H__	libpi/include/hc-sr04.h	/^#define __HC_SR04_H__$/;"	d
__ISO_C_VISIBLE	libpi/libm/include/openlibm_math.h	/^#define __ISO_C_VISIBLE /;"	d
__KR_MALLOC_H__	labs/5-malloc+gc/1-malloc/kr-malloc.h	/^#define __KR_MALLOC_H__$/;"	d
__KR_MALLOC_H__	labs/5-malloc+gc/2-ckalloc/kr-malloc.h	/^#define __KR_MALLOC_H__$/;"	d
__KR_MALLOC_H__	labs/5-malloc+gc/code/kr-malloc.h	/^#define __KR_MALLOC_H__$/;"	d
__KR_MALLOC_H__	labs/6-debug-alloc/code/kr-malloc.h	/^#define __KR_MALLOC_H__$/;"	d
__KR_MALLOC_H__	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^#define __KR_MALLOC_H__$/;"	d
__LIBC_EXTRA_H__	libpi/libc/libc-extra.h	/^#define __LIBC_EXTRA_H__$/;"	d
__LIBUNIX_H__	libunix/libunix.h	/^#define __LIBUNIX_H__$/;"	d
__LIBUNIX_STAFF_H__	libunix/staff-libunix.h	/^#define __LIBUNIX_STAFF_H__$/;"	d
__MATH_BUILTIN_CONSTANTS	libpi/libm/include/openlibm_math.h	/^#define __MATH_BUILTIN_CONSTANTS$/;"	d
__MATH_BUILTIN_RELOPS	libpi/libm/include/openlibm_math.h	/^#define	__MATH_BUILTIN_RELOPS$/;"	d
__MATH_HELPERS_H__	libpi/include/integer-math.h	/^#define __MATH_HELPERS_H__$/;"	d
__MATH_HELPERS_H__	libpi/libc/math-helpers.h	/^#define __MATH_HELPERS_H__$/;"	d
__MEMTRACE_H__	labs/11-memcheck-trap/code/memtrace.h	/^#define __MEMTRACE_H__$/;"	d
__MEMTRACE_INTERNAL_H__	labs/11-memcheck-trap/code/memtrace-internal.h	/^#define __MEMTRACE_INTERNAL_H__$/;"	d
__ORDER_BIG_ENDIAN__	libpi/libm/fpmath.h	/^#define __ORDER_BIG_ENDIAN__ /;"	d
__ORDER_LITTLE_ENDIAN__	libpi/libm/fpmath.h	/^#define __ORDER_LITTLE_ENDIAN__ /;"	d
__PINNED_VM_ASM_H__	labs/7-mem-protection/code/pinned-vm-asm.h	/^#define __PINNED_VM_ASM_H__$/;"	d
__PINNED_VM_H__	labs/7-mem-protection/code/pinned-vm.h	/^#define __PINNED_VM_H__$/;"	d
__PINNED_VM_H__	libpi/include/pinned-vm.h	/^#define __PINNED_VM_H__$/;"	d
__PITAG_H__	libunix/pi-tag.h	/^#define __PITAG_H__$/;"	d
__PI_BITSUPPORT_H__	libpi/libc/bit-support.h	/^#define __PI_BITSUPPORT_H__$/;"	d
__PI_BITSUPPORT_H__	libunix/bit-support.h	/^#define __PI_BITSUPPORT_H__$/;"	d
__PI_CTYPE_H__	libpi/libc/pi-ctype.h	/^#define __PI_CTYPE_H__$/;"	d
__PI_RANDOM_H__	labs/4-ws2812b/fake-pi/pi-random.h	/^#define __PI_RANDOM_H__$/;"	d
__PRETTY_TIME_H__	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^#define __PRETTY_TIME_H__$/;"	d
__PROC_MAP_H__	labs/7-mem-protection/code/procmap.h	/^#define __PROC_MAP_H__$/;"	d
__PROC_MAP_H__	libpi/include/procmap.h	/^#define __PROC_MAP_H__$/;"	d
__PTAG_H__	labs/18-ptag/reloc-install-pi/ptag.h	/^#define __PTAG_H__$/;"	d
__PTAG_STRUCTS_H__	labs/18-ptag/ptag-linker/ptag-structs.h	/^#define __PTAG_STRUCTS_H__$/;"	d
__PURIFY_H__	labs/11-memcheck-trap/code/purify.h	/^#define __PURIFY_H__$/;"	d
__Q_H__	labs/15-stepper-motor/alex-code/Q.h	/^#define __Q_H__$/;"	d
__Q_H__	libpi/libc/Q.h	/^#define __Q_H__$/;"	d
__RPI_ARMTIMER_H__	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^#define __RPI_ARMTIMER_H__$/;"	d
__RPI_ARMTIMER_H__	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^#define __RPI_ARMTIMER_H__$/;"	d
__RPI_ARMTIMER_H__	libpi/include/rpi-armtimer.h	/^#define __RPI_ARMTIMER_H__$/;"	d
__RPI_ASM_H__	libpi/include/rpi-asm.h	/^#define __RPI_ASM_H__$/;"	d
__RPI_ASSERT_H__	libpi/libc/assert.h	/^#define __RPI_ASSERT_H__$/;"	d
__RPI_CONFIG_H__	libpi/include/rpi-config.h	/^#define __RPI_CONFIG_H__$/;"	d
__RPI_CONSTANTS__	libpi/include/rpi-constants.h	/^#define __RPI_CONSTANTS__$/;"	d
__RPI_EXTRA_H__	libpi/include/rpi-extra.h	/^#define __RPI_EXTRA_H__$/;"	d
__RPI_H__	labs/4-ws2812b/fake-pi/rpi.h	/^#define __RPI_H__$/;"	d
__RPI_H__	libpi/include/rpi.h	/^#define __RPI_H__$/;"	d
__RPI_I2C_H__	labs/10-i2c-accel/code/i2c.h	/^#define __RPI_I2C_H__$/;"	d
__RPI_I2C_H__	labs/8-i2c-adc/code/i2c.h	/^#define __RPI_I2C_H__$/;"	d
__RPI_I2C_H__	libpi/include/i2c.h	/^#define __RPI_I2C_H__$/;"	d
__RPI_INTERNAL_H__	libpi/include/rpi-internal.h	/^#define __RPI_INTERNAL_H__$/;"	d
__RPI_INTERRUPT_H__	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^#define __RPI_INTERRUPT_H__$/;"	d
__RPI_INTERRUPT_H__	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^#define __RPI_INTERRUPT_H__$/;"	d
__RPI_INTERRUPT_H__	libpi/include/rpi-interrupts.h	/^#define __RPI_INTERRUPT_H__$/;"	d
__RPI_MACROS_H__	libpi/libc/helper-macros.h	/^#define __RPI_MACROS_H__$/;"	d
__RPI_MATH_H__	libpi/libm/rpi-math.h	/^#define __RPI_MATH_H__$/;"	d
__RPI_THREAD_H__	libpi/include/rpi-thread.h	/^#define __RPI_THREAD_H__$/;"	d
__SAMPLES_H__	labs/3-digital-analyzer/code/scope/samples.h	/^#define __SAMPLES_H__$/;"	d
__SIMPLE_MMU_H__	labs/7-mem-protection/code/mmu.h	/^#define __SIMPLE_MMU_H__$/;"	d
__SIMPLE_MMU_H__	libpi/include/mmu.h	/^#define __SIMPLE_MMU_H__$/;"	d
__SPI_H__	libpi/include/spi.h	/^#define __SPI_H__$/;"	d
__SRC_LOC_H__	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^#define __SRC_LOC_H__$/;"	d
__SRC_LOC_H__	labs/5-malloc+gc/code/src-loc.h	/^#define __SRC_LOC_H__$/;"	d
__SRC_LOC_H__	labs/6-debug-alloc/code/src-loc.h	/^#define __SRC_LOC_H__$/;"	d
__SRC_LOC_H__	labs/9-memcheck-stat/starter-code/src-loc.h	/^#define __SRC_LOC_H__$/;"	d
__SRC_LOC_H__	libpi/include/src-loc.h	/^#define __SRC_LOC_H__$/;"	d
__SSE_NO	libpi/libm/include/openlibm_fenv_i387.h	/^enum __sse_support { __SSE_YES, __SSE_NO, __SSE_UNK };$/;"	e	enum:__sse_support
__SSE_UNK	libpi/libm/include/openlibm_fenv_i387.h	/^enum __sse_support { __SSE_YES, __SSE_NO, __SSE_UNK };$/;"	e	enum:__sse_support
__SSE_YES	libpi/libm/include/openlibm_fenv_i387.h	/^enum __sse_support { __SSE_YES, __SSE_NO, __SSE_UNK };$/;"	e	enum:__sse_support
__STEPPER_H__	labs/15-stepper-motor/alex-code/stepper.h	/^#define __STEPPER_H__$/;"	d
__STEPPER_INT_H__	labs/15-stepper-motor/alex-code/stepper-int.h	/^#define __STEPPER_INT_H__$/;"	d
__SW_UART_H__	libpi/include/sw-uart.h	/^#define __SW_UART_H__$/;"	d
__TEST_INTERFACE_H__	labs/5-malloc+gc/1-malloc/test-interface.h	/^#define __TEST_INTERFACE_H__$/;"	d
__TEST_INTERFACE_H__	labs/5-malloc+gc/2-ckalloc/test-interface.h	/^#define __TEST_INTERFACE_H__$/;"	d
__TEST_INTERFACE_H__	labs/5-malloc+gc/code/test-interface.h	/^#define __TEST_INTERFACE_H__$/;"	d
__TEST_INTERFACE_H__	labs/6-debug-alloc/code/test-interface.h	/^#define __TEST_INTERFACE_H__$/;"	d
__TEST_INTERFACE_H__	labs/9-memcheck-stat/starter-code/test-interface.h	/^#define __TEST_INTERFACE_H__$/;"	d
__TIMEOUT_H__	libpi/include/timeout.h	/^#define __TIMEOUT_H__$/;"	d
__TIMER_INTERRUPT_H__	labs/9-memcheck-stat/starter-code/timer-interrupt.h	/^#define __TIMER_INTERRUPT_H__$/;"	d
__TIMER_INTERRUPT_H__	labs/9-memcheck-stat/timer-int/timer-interrupt.h	/^#define __TIMER_INTERRUPT_H__$/;"	d
__TIMER_INTERRUPT_H__	libpi/include/timer-interrupt.h	/^#define __TIMER_INTERRUPT_H__$/;"	d
__TIME_MACROS_H__	libunix/time-macros.h	/^#define __TIME_MACROS_H__$/;"	d
__UART_H__	libpi/include/uart.h	/^#define __UART_H__$/;"	d
__VECTOR_BASE_SET_H__	libpi/include/vector-base.h	/^#define __VECTOR_BASE_SET_H__$/;"	d
__VECTOR_BASE_SET_H__	libpi/src/vector-base.h	/^#define __VECTOR_BASE_SET_H__$/;"	d
__WATCHDOG_H__	libpi/include/watchdog.h	/^#define __WATCHDOG_H__$/;"	d
__WIN32__	libpi/libm/include/openlibm_math.h	/^    #define __WIN32__$/;"	d
__WS2812B__	labs/4-ws2812b/code/WS2812B.h	/^#define __WS2812B__$/;"	d
__anon00de18430108	libpi/libm/include/openlibm_fenv_powerpc.h	/^	struct {$/;"	s	union:__fpscr
__anon01e4c7190103	labs/4-ws2812b/fake-pi/fake-pi.c	/^enum { max_trace = 1024 };$/;"	g	file:
__anon01e4c7190203	labs/4-ws2812b/fake-pi/fake-pi.c	/^enum {$/;"	g	file:
__anon01e4c7190303	labs/4-ws2812b/fake-pi/fake-pi.c	/^    enum { raise_op_p = 1 };$/;"	g	function:PUT32	file:
__anon0240c8260103	labs/7-mem-protection/code/mmu.c	/^enum { OneMB = 1024 * 1024 };$/;"	g	file:
__anon0240c8260203	labs/7-mem-protection/code/mmu.c	/^enum { MAX_SEC_PTE = 4096};$/;"	g	file:
__anon096bd7b80108	libpi/libc/circular.h	/^typedef volatile struct {$/;"	s
__anon0abe82b40108	labs/3-digital-analyzer/code/scope/samples.h	/^typedef struct {$/;"	s
__anon0e421cc20103	labs/4-ws2812b/fake-pi/check-timings.c	/^    enum { pin = 21 };$/;"	g	function:notmain	file:
__anon10ec9c140108	libpi/include/timeout.h	/^typedef struct {$/;"	s
__anon11c1ea670103	labs/9-memcheck-stat/timer-int/rpi-interrupts.h	/^enum { $/;"	g
__anon12b7d09e0103	labs/11-memcheck-trap/code/full-except.h	/^enum {$/;"	g
__anon17b873790108	libpi/include/spi.h	/^typedef struct {$/;"	s
__anon17b873790203	libpi/include/spi.h	/^    enum { $/;"	g	function:sw_spi_mk
__anon17b873790303	libpi/include/spi.h	/^    enum {$/;"	g	function:spi_mk
__anon1a6c222a0103	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anon1bda27960108	labs/9-memcheck-stat/starter-code/src-loc.h	/^typedef struct {$/;"	s
__anon2266429f0108	libpi/include/procmap.h	/^typedef struct {$/;"	s
__anon2266429f0203	libpi/include/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	g	struct:__anon2266429f0108
__anon2266429f0308	libpi/include/procmap.h	/^typedef struct {$/;"	s
__anon2266429f0403	libpi/include/procmap.h	/^    enum { MB = 1024 * 1024 };$/;"	g	function:procmap_default_mk
__anon22a768480103	labs/4-ws2812b/code/1-blink.c	/^enum { pix_pin = 21 };$/;"	g	file:
__anon2313347a0108	labs/6-debug-alloc/code/src-loc.h	/^typedef struct {$/;"	s
__anon291b96c30108	labs/18-ptag/ptag-linker/ptag-linker.c	/^typedef struct {$/;"	s	file:
__anon2974db920103	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anon2974db920203	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	g
__anon2aabf4a50108	libpi/libm/mips_fpmath.h	/^	struct {$/;"	s	union:IEEEl2bits
__anon2fa1b48a0103	labs/4-ws2812b/code/0-timing-check.c	/^enum { pix_pin = 21 };$/;"	g	file:
__anon31d1ae8c0108	libpi/libm/powerpc_fpmath.h	/^	struct {$/;"	s	union:IEEEl2bits
__anon32e582eb0103	labs/15-stepper-motor/alex-code/stepper-int.h	/^typedef enum  {$/;"	g
__anon32e582eb0203	labs/15-stepper-motor/alex-code/stepper-int.h	/^typedef enum {$/;"	g
__anon32e582eb0308	labs/15-stepper-motor/alex-code/stepper-int.h	/^typedef struct {$/;"	s
__anon33084f090108	labs/6-debug-alloc/code/kr-malloc.h	/^	struct {$/;"	s	union:header
__anon3553e6df0108	libpi/include/armv6-cp15.h	/^typedef struct {$/;"	s
__anon35c05d470108	libunix/pi-tag.h	/^typedef struct {$/;"	s
__anon37d3a705010a	libpi/libm/s_cbrt.c	/^	union {$/;"	u	function:cbrt	file:
__anon39859eb60108	labs/5-malloc+gc/code/kr-malloc.h	/^	struct {$/;"	s	union:header
__anon3b62072e0103	labs/5-malloc+gc/1-malloc/2-test-malloc.c	/^    enum { OneMB = 1024 * 1024 };$/;"	g	function:notmain	file:
__anon3e640cdc0103	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anon3e640cdc0203	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	g
__anon405f7bd00103	labs/5-malloc+gc/2-ckalloc/2-test-malloc.c	/^    enum { OneMB = 1024 * 1024 };$/;"	g	function:notmain	file:
__anon4301584a0103	labs/6-debug-alloc/code/tests-2.0/part1-test6-bugs.c	/^    enum { N = 6 };$/;"	g	function:notmain	file:
__anon441fe4f90103	labs/15-stepper-motor/code/ads1115.h	/^enum { conversion_reg = 0, config_reg = 1 };$/;"	g
__anon4c4241a10103	labs/18-ptag/code/0-test-reloc.c	/^enum { N = 10 };$/;"	g	file:
__anon5294487e0103	labs/14-reloc-bootloader/code/0-test-reloc.c	/^enum { N = 10 };$/;"	g	file:
__anon54aeb4e70108	labs/5-malloc+gc/code/src-loc.h	/^typedef struct {$/;"	s
__anon54cd7b530103	labs/15-stepper-motor/code/circle-test.c	/^enum { dir_delay = 0, step_delay = 0 };$/;"	g	file:
__anon54cd7b530203	labs/15-stepper-motor/code/circle-test.c	/^    enum { dir = 21, step = 20 };$/;"	g	function:notmain	file:
__anon54cd7b530303	labs/15-stepper-motor/code/circle-test.c	/^    enum { N = 4 };$/;"	g	function:notmain	file:
__anon5746cb7c0103	labs/9-memcheck-stat/starter-code/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anon5746cb7c0203	labs/9-memcheck-stat/starter-code/ckalloc.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	g
__anon57aaac7b0103	labs/9-memcheck-stat/starter-code/rpi-interrupts.h	/^enum { $/;"	g
__anon58661a5d0103	labs/4-ws2812b/cycles-per-sec/cycles-per-sec.c	/^enum { NTRIALS = 5 };$/;"	g	file:
__anon5bc741ce0108	labs/7-mem-protection/code/armv6-cp15.h	/^typedef struct {$/;"	s
__anon5c8cf91e0108	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^typedef struct {$/;"	s
__anon5d5a89760108	labs/8-i2c-adc/code/i2c.c	/^typedef struct {$/;"	s	file:
__anon5d5a89760208	labs/8-i2c-adc/code/i2c.c	/^typedef struct {$/;"	s	file:
__anon5e7fd8600103	labs/6-debug-alloc/code/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anon5e7fd8600203	labs/6-debug-alloc/code/ckalloc.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	g
__anon5f8ec1b7010a	libpi/libm/s_nan.c	/^	union {$/;"	u	function:nan	file:
__anon5f8ec1b7020a	libpi/libm/s_nan.c	/^	union {$/;"	u	function:nanf	file:
__anon60bf3c9d0103	labs/15-stepper-motor/alex-code/national_anthem.c	/^typedef enum {$/;"	g	file:
__anon60bf3c9d0208	labs/15-stepper-motor/alex-code/national_anthem.c	/^typedef struct {$/;"	s	file:
__anon661f88200108	libpi/include/src-loc.h	/^typedef struct {$/;"	s
__anon67b269060108	libpi/include/rpi-armtimer.h	/^typedef struct {$/;"	s
__anon67b269060203	libpi/include/rpi-armtimer.h	/^typedef enum {$/;"	g
__anon68583d740103	labs/11-memcheck-trap/code/checker-eraser.c	/^enum {$/;"	g	file:
__anon68583d740208	labs/11-memcheck-trap/code/checker-eraser.c	/^typedef struct {$/;"	s	file:
__anon68583d740303	labs/11-memcheck-trap/code/checker-eraser.c	/^enum { VERBOSE_P = 1 };$/;"	g	file:
__anon6a3cd49b010a	libpi/libm/math_private_openbsd.h	/^{$/;"	u
__anon6a3cd49b0208	libpi/libm/math_private_openbsd.h	/^  struct {$/;"	s	union:__anon6a3cd49b010a
__anon6a3cd49b0308	libpi/libm/math_private_openbsd.h	/^  struct {$/;"	s	union:__anon6a3cd49b010a
__anon6a3cd49b040a	libpi/libm/math_private_openbsd.h	/^{$/;"	u
__anon6a3cd49b0508	libpi/libm/math_private_openbsd.h	/^  struct {$/;"	s	union:__anon6a3cd49b040a
__anon6a3cd49b0608	libpi/libm/math_private_openbsd.h	/^  struct {$/;"	s	union:__anon6a3cd49b040a
__anon6a3cd49b070a	libpi/libm/math_private_openbsd.h	/^{$/;"	u
__anon6a3cd49b0808	libpi/libm/math_private_openbsd.h	/^  struct {$/;"	s	union:__anon6a3cd49b070a
__anon6a3cd49b090a	libpi/libm/math_private_openbsd.h	/^{$/;"	u
__anon6a3cd49b0a08	libpi/libm/math_private_openbsd.h	/^  struct {$/;"	s	union:__anon6a3cd49b090a
__anon6c5c43ed0108	libpi/libm/fpmath.h	/^	struct {$/;"	s	union:IEEEf2bits
__anon6c5c43ed0208	libpi/libm/fpmath.h	/^	struct {$/;"	s	union:IEEEd2bits
__anon6c7b2a3d0103	labs/11-memcheck-trap/code/tests/4-purify-bug.c	/^    enum { N = 6 };$/;"	g	function:notmain	file:
__anon6dc619310103	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anon6dc619310203	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	g
__anon6dce2d000108	libpi/include/sw-uart.h	/^typedef struct {$/;"	s
__anon6f2704d1010a	libpi/libm/math_private.h	/^{$/;"	u
__anon6f2704d10208	libpi/libm/math_private.h	/^  {$/;"	s	union:__anon6f2704d1010a
__anon6f2704d10308	libpi/libm/math_private.h	/^  {$/;"	s	union:__anon6f2704d1010a
__anon6f2704d1040a	libpi/libm/math_private.h	/^{$/;"	u
__anon6f2704d10508	libpi/libm/math_private.h	/^  {$/;"	s	union:__anon6f2704d1040a
__anon6f2704d10608	libpi/libm/math_private.h	/^  {$/;"	s	union:__anon6f2704d1040a
__anon6f2704d1070a	libpi/libm/math_private.h	/^{$/;"	u
__anon72b8884d0103	labs/11-memcheck-trap/code/memtrace-internal.h	/^enum {$/;"	g
__anon72b8884d0203	labs/11-memcheck-trap/code/memtrace-internal.h	/^enum {$/;"	g
__anon737612970103	labs/15-stepper-motor/code-sw-uart/a4988.h	/^enum { forward = 0, backward = 1, off = 2 };$/;"	g
__anon737612970208	labs/15-stepper-motor/code-sw-uart/a4988.h	/^typedef struct {$/;"	s
__anon73f893000103	labs/11-memcheck-trap/code/tests/01-test.c	/^    enum { mb = 1024 * 1024 };$/;"	g	function:notmain	file:
__anon770de1160108	libpi/libm/i386_fpmath.h	/^	struct {$/;"	s	union:IEEEl2bits
__anon770de1160208	libpi/libm/i386_fpmath.h	/^	struct {$/;"	s	union:IEEEl2bits
__anon795879250108	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^	struct {$/;"	s	union:header
__anon7d92c1db0103	libpi/include/pinned-vm.h	/^enum { MB = 1024 * 1024 };$/;"	g
__anon7d92c1db0203	libpi/include/pinned-vm.h	/^enum { kern_dom = 1 };$/;"	g
__anon7d92c1db0303	libpi/include/pinned-vm.h	/^typedef enum {$/;"	g
__anon7d92c1db0403	libpi/include/pinned-vm.h	/^enum {$/;"	g
__anon7d92c1db0503	libpi/include/pinned-vm.h	/^typedef enum { $/;"	g
__anon7d92c1db0608	libpi/include/pinned-vm.h	/^typedef struct {$/;"	s
__anon7d92c1db0703	libpi/include/pinned-vm.h	/^    enum { oneMB = 1024*1024 };$/;"	g	function:pin_set_size
__anon8200940c0103	labs/4-ws2812b/code/2-neopix.c	/^enum { pix_pin = 21 };$/;"	g	file:
__anon82501d840103	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    enum { step_delay = 3000 };$/;"	g	function:th_notmain	file:
__anon82501d840203	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    enum { dir_pin = 21, step_pin = 20 };$/;"	g	function:th_notmain	file:
__anon82501d840303	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    enum { N = 400 };$/;"	g	function:th_notmain	file:
__anon848f11200103	labs/2-ir/code/tsop.c	/^enum { ir_eps = 200 };$/;"	g	file:
__anon848f11200203	labs/2-ir/code/tsop.c	/^enum { NOISE = 0 } ;$/;"	g	file:
__anon85fca3780103	labs/8-i2c-adc/code/ads1115.c	/^    enum { dev_addr = 0x48 };$/;"	g	function:ads1115_config	file:
__anon85fca37d0103	labs/8-i2c-adc/code/ads1115.h	/^enum { conversion_reg = 0, config_reg = 1 };$/;"	g
__anon867efaea0103	labs/7-mem-protection/code/pinned-vm.h	/^enum { MB = 1024 * 1024 };$/;"	g
__anon867efaea0203	labs/7-mem-protection/code/pinned-vm.h	/^enum { kern_dom = 1 };$/;"	g
__anon867efaea0303	labs/7-mem-protection/code/pinned-vm.h	/^typedef enum {$/;"	g
__anon867efaea0403	labs/7-mem-protection/code/pinned-vm.h	/^enum {$/;"	g
__anon867efaea0503	labs/7-mem-protection/code/pinned-vm.h	/^typedef enum { $/;"	g
__anon867efaea0608	labs/7-mem-protection/code/pinned-vm.h	/^typedef struct {$/;"	s
__anon867efaea0703	labs/7-mem-protection/code/pinned-vm.h	/^    enum { oneMB = 1024*1024 };$/;"	g	function:pin_set_size
__anon87b6be1f0103	labs/11-memcheck-trap/code/tests/00-test.c	/^    enum { mb = 1024 * 1024 };$/;"	g	function:notmain	file:
__anon8d4fa0970103	labs/11-memcheck-trap/code/eraser.h	/^enum { ERASER_TRIVIAL = 1,$/;"	g
__anon929731980103	labs/4-ws2812b/code/WS2812B.h	/^    enum { $/;"	g
__anon971033210103	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anon971033210203	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	g
__anon981a996d0108	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^    struct {$/;"	s	union:header	file:
__anon9a6dce560103	labs/17-i2s/code/i2s.h	/^typedef enum {$/;"	g
__anon9a6dce560208	labs/17-i2s/code/i2s.h	/^typedef struct {$/;"	s
__anon9a6dce560303	labs/17-i2s/code/i2s.h	/^typedef enum {$/;"	g
__anon9a6dce560403	labs/17-i2s/code/i2s.h	/^typedef enum {$/;"	g
__anon9a6dce560503	labs/17-i2s/code/i2s.h	/^typedef enum {$/;"	g
__anon9a6dce560603	labs/17-i2s/code/i2s.h	/^typedef enum {$/;"	g
__anon9a6dce560708	labs/17-i2s/code/i2s.h	/^typedef struct {$/;"	s
__anon9b2e334e0108	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^	struct {$/;"	s	union:header	file:
__anon9d180e0f0108	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^    struct {$/;"	s	union:header	file:
__anon9f567de60103	labs/9-memcheck-stat/starter-code/tests-2.0/part1-test6-bugs.c	/^    enum { N = 6 };$/;"	g	function:notmain	file:
__anona18c2c060103	libpi/include/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anona18c2c060203	libpi/include/ckalloc.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	g
__anona789db680108	labs/18-ptag/reloc-install-pi/memmap.h	/^typedef struct {$/;"	s
__anonb5b47c130103	labs/15-stepper-motor/alex-code/stepper.h	/^typedef enum {$/;"	g
__anonb5b47c130208	labs/15-stepper-motor/alex-code/stepper.h	/^typedef struct {$/;"	s
__anonb834a2b70103	labs/15-stepper-motor/code/a4988.h	/^enum { forward = 0, backward = 1, off = 2 };$/;"	g
__anonb834a2b70208	labs/15-stepper-motor/code/a4988.h	/^typedef struct {$/;"	s
__anonb929223c0108	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^typedef struct {$/;"	s
__anonb929223c0203	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^typedef enum {$/;"	g
__anonc37fb2130108	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^    struct {$/;"	s	union:header	file:
__anonc3a02a7f0108	libpi/libm/include/openlibm_fenv_amd64.h	/^typedef struct {$/;"	s
__anonc3a02a7f0208	libpi/libm/include/openlibm_fenv_amd64.h	/^	struct {$/;"	s	struct:__anonc3a02a7f0108
__anonc3e2d6a80103	labs/5-malloc+gc/code/ckalloc copy.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anonc3e2d6a80203	labs/5-malloc+gc/code/ckalloc copy.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	g
__anonc6a5bfac0108	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^	struct {$/;"	s	union:header	file:
__anonc6c336a90108	labs/10-i2c-accel/code/accel.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	s	file:
__anonc6c336a90208	labs/10-i2c-accel/code/accel.c	/^typedef struct {$/;"	s	file:
__anonc6c336a90303	labs/10-i2c-accel/code/accel.c	/^enum {$/;"	g	file:
__anonc6c336a90403	labs/10-i2c-accel/code/accel.c	/^    enum { $/;"	g	function:notmain	file:
__anonc6d50a1b0103	labs/6-debug-alloc/code/ckalloc copy.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	g
__anonc6d50a1b0203	labs/6-debug-alloc/code/ckalloc copy.h	/^enum { REDZONE_NBYTES = 128, REDZONE_VAL = 0xfe };$/;"	g
__anonc807f0d20108	labs/10-i2c-accel/code/gyro.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	s	file:
__anonc807f0d20208	labs/10-i2c-accel/code/gyro.c	/^typedef struct {$/;"	s	file:
__anonc807f0d20303	labs/10-i2c-accel/code/gyro.c	/^enum {$/;"	g	file:
__anonc807f0d20403	labs/10-i2c-accel/code/gyro.c	/^    enum { $/;"	g	function:notmain	file:
__anonc94a8fd90103	labs/5-malloc+gc/code/tests-2.0/part1-test6.c	/^    enum { N = 6 };$/;"	g	function:notmain	file:
__anonca84086d010a	libpi/libm/include/openlibm_complex.h	/^	union {$/;"	u	function:CMPLXF
__anonca84086d020a	libpi/libm/include/openlibm_complex.h	/^	union {$/;"	u	function:CMPLX
__anonca84086d030a	libpi/libm/include/openlibm_complex.h	/^	union {$/;"	u	function:CMPLXL
__anoncda0cdc50103	libpi/include/rpi-interrupts.h	/^enum { $/;"	g
__anonce00f2c80108	libpi/libm/amd64_fpmath.h	/^	struct {$/;"	s	union:IEEEl2bits
__anonce00f2c80208	libpi/libm/amd64_fpmath.h	/^	struct {$/;"	s	union:IEEEl2bits
__anoncfb4d7f40103	labs/5-malloc+gc/2-ckalloc/5-test-ckalloc.c	/^    enum { OneMB = 1024 * 1024 };$/;"	g	function:notmain	file:
__anond23ff5280108	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^typedef struct {$/;"	s
__anond23ff5280203	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^typedef enum {$/;"	g
__anond3099ede0103	labs/11-memcheck-trap/code/memtrace.c	/^enum { memtrace_dom = 2 };$/;"	g	file:
__anond324ec3e0103	libpi/staff-src/watchdog.c	/^enum {$/;"	g	file:
__anond57cccd90103	labs/15-stepper-motor/code-sw-uart/ads1115.h	/^enum { conversion_reg = 0, config_reg = 1 };$/;"	g
__anond6959d57010a	labs/18-ptag/reloc-install-pi/ptag.h	/^    union {$/;"	u	struct:ptag
__anond76d1b570103	labs/14-reloc-bootloader/code/cpyjmp.h	/^enum { cpyjmp_lowest_reloc_addr = HIGHEST_USED_ADDR };$/;"	g
__anondc49e5160103	labs/1-dynamic-code-gen/prelab-code-pi/1-self-modifying.c	/^    enum { N = 255 };$/;"	g	function:notmain	file:
__anondd00a3e60103	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^enum {$/;"	g
__anondd00a3e60203	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^enum {$/;"	g
__anondd00a3e60303	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^enum {$/;"	g
__anondd00a3e60403	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^enum {$/;"	g
__anondeff7e440108	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^typedef struct {$/;"	s
__anondf47e2380103	labs/5-malloc+gc/code/tests-3.0/part1-test6-bugs.c	/^    enum { N = 6 };$/;"	g	function:notmain	file:
__anone759e7150108	libpi/libm/aarch64_fpmath.h	/^	struct {$/;"	s	union:IEEEl2bits
__anone759e7150208	libpi/libm/aarch64_fpmath.h	/^	struct {$/;"	s	union:IEEEl2bits
__anonf182ebee0108	labs/7-mem-protection/code/procmap.h	/^typedef struct {$/;"	s
__anonf182ebee0203	labs/7-mem-protection/code/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	g	struct:__anonf182ebee0108
__anonf182ebee0308	labs/7-mem-protection/code/procmap.h	/^typedef struct {$/;"	s
__anonf182ebee0403	labs/7-mem-protection/code/procmap.h	/^    enum { MB = 1024 * 1024 };$/;"	g	function:procmap_default_mk
__anonf2ca087c0103	libpi/include/gpio.h	/^typedef enum {$/;"	g
__anonf2ca087c0203	libpi/include/gpio.h	/^enum { GPIO_INT0 = 49, GPIO_INT1, GPIO_INT2, GPIO_INT3 };$/;"	g
__anonf3b4be6e0108	libpi/include/hc-sr04.h	/^typedef struct {$/;"	s
__anonf4d32bac0103	labs/5-malloc+gc/1-malloc/0-test-malloc.c	/^    enum { ntests = 10 };$/;"	g	function:notmain	file:
__anonf6801f1e0108	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^    struct {$/;"	s	union:header	file:
__anonf9782ce10103	libunix/staff-libunix.h	/^enum { TRACE_FD = 21 };$/;"	g
__anonf9d0a04e0103	labs/5-malloc+gc/2-ckalloc/0-test-malloc.c	/^    enum { ntests = 10 };$/;"	g	function:notmain	file:
__anonfc3492070103	labs/1-dynamic-code-gen/prelab-code-pi/0-ident-dcg.c	/^    enum { N = 255 };$/;"	g	function:notmain	file:
__anonfd1f5e0e0108	libpi/libm/include/openlibm_fenv_i387.h	/^typedef struct {$/;"	s
__bits	libpi/libm/include/openlibm_fenv_powerpc.h	/^	} __bits;$/;"	m	union:__fpscr	typeref:struct:__fpscr::__anon00de18430108
__cfc1	libpi/libm/include/openlibm_fenv_mips.h	/^#define	__cfc1(/;"	d
__control	libpi/libm/include/openlibm_fenv_amd64.h	/^		uint32_t	__control;$/;"	m	struct:__anonc3a02a7f0108::__anonc3a02a7f0208	typeref:typename:uint32_t
__control	libpi/libm/include/openlibm_fenv_i387.h	/^	uint16_t	__control;$/;"	m	struct:__anonfd1f5e0e0108	typeref:typename:uint16_t
__ctc1	libpi/libm/include/openlibm_fenv_mips.h	/^#define	__ctc1(/;"	d
__d	libpi/libm/include/openlibm_fenv_powerpc.h	/^	double __d;$/;"	m	union:__fpscr	typeref:typename:double
__emit_float	libpi/libc/va-printk.c	/^char * __emit_float(char *num, double d, unsigned width) {$/;"	f	typeref:typename:char *
__fenv_static	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__fenv_static	/;"	d
__fenv_static	libpi/libm/include/openlibm_fenv_arm.h	/^#define	__fenv_static	/;"	d
__fenv_static	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__fenv_static	/;"	d
__fenv_static	libpi/libm/include/openlibm_fenv_mips.h	/^#define	__fenv_static	/;"	d
__fenv_static	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	__fenv_static	/;"	d
__fldcw	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__fldcw(/;"	d
__fldcw	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__fldcw(/;"	d
__fldenv	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__fldenv(/;"	d
__fldenv	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__fldenv(/;"	d
__fldenvx	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__fldenvx(/;"	d
__fldenvx	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__fldenvx(/;"	d
__fnclex	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__fnclex(/;"	d
__fnclex	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__fnclex(/;"	d
__fnstcw	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__fnstcw(/;"	d
__fnstcw	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__fnstcw(/;"	d
__fnstenv	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__fnstenv(/;"	d
__fnstenv	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__fnstenv(/;"	d
__fnstsw	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__fnstsw(/;"	d
__fnstsw	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__fnstsw(/;"	d
__fpclassifyd	libpi/libm/s_fpclassify.c	/^__fpclassifyd(double d)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__fpclassifyf	libpi/libm/s_fpclassify.c	/^__fpclassifyf(float f)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__fpclassifyl	libpi/libm/s_fpclassify.c	/^__fpclassifyl(long double e)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__fpscr	libpi/libm/include/openlibm_fenv_powerpc.h	/^union __fpscr {$/;"	u
__frexp_exp	libpi/libm/k_exp.c	/^__frexp_exp(double x, int *expt)$/;"	f	typeref:typename:double	file:
__frexp_expf	libpi/libm/k_expf.c	/^__frexp_expf(float x, int *expt)$/;"	f	typeref:typename:float	file:
__fwait	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__fwait(/;"	d
__fwait	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__fwait(/;"	d
__get_mxcsr	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__get_mxcsr(/;"	d
__ieee754_acos	libpi/libm/e_acos.c	/^__ieee754_acos(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_acos	libpi/libm/math_private.h	/^#define	__ieee754_acos	/;"	d
__ieee754_acosf	libpi/libm/e_acosf.c	/^__ieee754_acosf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_acosf	libpi/libm/math_private.h	/^#define	__ieee754_acosf	/;"	d
__ieee754_acosh	libpi/libm/e_acosh.c	/^__ieee754_acosh(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_acosh	libpi/libm/math_private.h	/^#define	__ieee754_acosh	/;"	d
__ieee754_acoshf	libpi/libm/e_acoshf.c	/^__ieee754_acoshf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_acoshf	libpi/libm/math_private.h	/^#define	__ieee754_acoshf /;"	d
__ieee754_asin	libpi/libm/e_asin.c	/^__ieee754_asin(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_asin	libpi/libm/math_private.h	/^#define	__ieee754_asin	/;"	d
__ieee754_asinf	libpi/libm/e_asinf.c	/^__ieee754_asinf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_asinf	libpi/libm/math_private.h	/^#define	__ieee754_asinf	/;"	d
__ieee754_atan2	libpi/libm/e_atan2.c	/^__ieee754_atan2(double y, double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_atan2	libpi/libm/math_private.h	/^#define	__ieee754_atan2	/;"	d
__ieee754_atan2f	libpi/libm/e_atan2f.c	/^__ieee754_atan2f(float y, float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_atan2f	libpi/libm/math_private.h	/^#define	__ieee754_atan2f /;"	d
__ieee754_atanh	libpi/libm/e_atanh.c	/^__ieee754_atanh(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_atanh	libpi/libm/math_private.h	/^#define	__ieee754_atanh	/;"	d
__ieee754_atanhf	libpi/libm/e_atanhf.c	/^__ieee754_atanhf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_atanhf	libpi/libm/math_private.h	/^#define	__ieee754_atanhf /;"	d
__ieee754_cosh	libpi/libm/e_cosh.c	/^__ieee754_cosh(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_cosh	libpi/libm/math_private.h	/^#define	__ieee754_cosh	/;"	d
__ieee754_coshf	libpi/libm/e_coshf.c	/^__ieee754_coshf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_coshf	libpi/libm/math_private.h	/^#define	__ieee754_coshf	/;"	d
__ieee754_exp	libpi/libm/e_exp.c	/^__ieee754_exp(double x)	\/* default IEEE double exp *\/$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_exp	libpi/libm/math_private.h	/^#define	__ieee754_exp	/;"	d
__ieee754_expf	libpi/libm/e_expf.c	/^__ieee754_expf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_expf	libpi/libm/math_private.h	/^#define	__ieee754_expf	/;"	d
__ieee754_fmod	libpi/libm/e_fmod.c	/^__ieee754_fmod(double x, double y)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_fmod	libpi/libm/math_private.h	/^#define	__ieee754_fmod	/;"	d
__ieee754_fmodf	libpi/libm/e_fmodf.c	/^__ieee754_fmodf(float x, float y)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_fmodf	libpi/libm/math_private.h	/^#define	__ieee754_fmodf	/;"	d
__ieee754_hypot	libpi/libm/e_hypot.c	/^__ieee754_hypot(double x, double y)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_hypot	libpi/libm/math_private.h	/^#define	__ieee754_hypot	/;"	d
__ieee754_hypotf	libpi/libm/e_hypotf.c	/^__ieee754_hypotf(float x, float y)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_hypotf	libpi/libm/math_private.h	/^#define	__ieee754_hypotf /;"	d
__ieee754_j0	libpi/libm/e_j0.c	/^__ieee754_j0(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_j0	libpi/libm/math_private.h	/^#define	__ieee754_j0	/;"	d
__ieee754_j0f	libpi/libm/e_j0f.c	/^__ieee754_j0f(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_j0f	libpi/libm/math_private.h	/^#define	__ieee754_j0f	/;"	d
__ieee754_j1	libpi/libm/e_j1.c	/^__ieee754_j1(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_j1	libpi/libm/math_private.h	/^#define	__ieee754_j1	/;"	d
__ieee754_j1f	libpi/libm/e_j1f.c	/^__ieee754_j1f(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_j1f	libpi/libm/math_private.h	/^#define	__ieee754_j1f	/;"	d
__ieee754_jn	libpi/libm/e_jn.c	/^__ieee754_jn(int n, double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_jn	libpi/libm/math_private.h	/^#define	__ieee754_jn	/;"	d
__ieee754_jnf	libpi/libm/e_jnf.c	/^__ieee754_jnf(int n, float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_jnf	libpi/libm/math_private.h	/^#define	__ieee754_jnf	/;"	d
__ieee754_lgamma	libpi/libm/e_lgamma.c	/^__ieee754_lgamma(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_lgamma	libpi/libm/math_private.h	/^#define	__ieee754_lgamma /;"	d
__ieee754_lgamma_r	libpi/libm/e_lgamma_r.c	/^__ieee754_lgamma_r(double x, int *signgamp)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_lgamma_r	libpi/libm/math_private.h	/^#define	__ieee754_lgamma_r /;"	d
__ieee754_lgammaf	libpi/libm/e_lgammaf.c	/^__ieee754_lgammaf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_lgammaf	libpi/libm/math_private.h	/^#define	__ieee754_lgammaf /;"	d
__ieee754_lgammaf_r	libpi/libm/e_lgammaf_r.c	/^__ieee754_lgammaf_r(float x, int *signgamp)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_lgammaf_r	libpi/libm/math_private.h	/^#define	__ieee754_lgammaf_r /;"	d
__ieee754_log	libpi/libm/e_log.c	/^__ieee754_log(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_log	libpi/libm/math_private.h	/^#define	__ieee754_log	/;"	d
__ieee754_log10	libpi/libm/e_log10.c	/^__ieee754_log10(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_log10	libpi/libm/math_private.h	/^#define	__ieee754_log10	/;"	d
__ieee754_log10f	libpi/libm/e_log10f.c	/^__ieee754_log10f(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_log10f	libpi/libm/math_private.h	/^#define	__ieee754_log10f /;"	d
__ieee754_log2	libpi/libm/e_log2.c	/^__ieee754_log2(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_log2	libpi/libm/math_private.h	/^#define	__ieee754_log2	/;"	d
__ieee754_log2f	libpi/libm/e_log2f.c	/^__ieee754_log2f(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_log2f	libpi/libm/math_private.h	/^#define	__ieee754_log2f /;"	d
__ieee754_logf	libpi/libm/e_logf.c	/^__ieee754_logf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_logf	libpi/libm/math_private.h	/^#define	__ieee754_logf	/;"	d
__ieee754_pow	libpi/libm/e_pow.c	/^__ieee754_pow(double x, double y)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_pow	libpi/libm/math_private.h	/^#define	__ieee754_pow	/;"	d
__ieee754_powf	libpi/libm/e_powf.c	/^__ieee754_powf(float x, float y)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_powf	libpi/libm/math_private.h	/^#define	__ieee754_powf	/;"	d
__ieee754_rem_pio2	libpi/libm/e_rem_pio2.c	/^__ieee754_rem_pio2(double x, double *y)$/;"	f	typeref:typename:int
__ieee754_rem_pio2f	libpi/libm/e_rem_pio2f.c	/^__ieee754_rem_pio2f(float x, double *y)$/;"	f	typeref:typename:int
__ieee754_remainder	libpi/libm/e_remainder.c	/^__ieee754_remainder(double x, double p)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_remainder	libpi/libm/math_private.h	/^#define	__ieee754_remainder /;"	d
__ieee754_remainderf	libpi/libm/e_remainderf.c	/^__ieee754_remainderf(float x, float p)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_remainderf	libpi/libm/math_private.h	/^#define	__ieee754_remainderf /;"	d
__ieee754_sinh	libpi/libm/e_sinh.c	/^__ieee754_sinh(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_sinh	libpi/libm/math_private.h	/^#define	__ieee754_sinh	/;"	d
__ieee754_sinhf	libpi/libm/e_sinhf.c	/^__ieee754_sinhf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_sinhf	libpi/libm/math_private.h	/^#define	__ieee754_sinhf	/;"	d
__ieee754_sqrt	libpi/libm/e_sqrt.c	/^__ieee754_sqrt(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_sqrt	libpi/libm/math_private.h	/^#define	__ieee754_sqrt	/;"	d
__ieee754_sqrtf	libpi/libm/e_sqrtf.c	/^__ieee754_sqrtf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_sqrtf	libpi/libm/math_private.h	/^#define	__ieee754_sqrtf	/;"	d
__ieee754_y0	libpi/libm/e_j0.c	/^__ieee754_y0(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_y0	libpi/libm/math_private.h	/^#define	__ieee754_y0	/;"	d
__ieee754_y0f	libpi/libm/e_j0f.c	/^__ieee754_y0f(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_y0f	libpi/libm/math_private.h	/^#define	__ieee754_y0f	/;"	d
__ieee754_y1	libpi/libm/e_j1.c	/^__ieee754_y1(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_y1	libpi/libm/math_private.h	/^#define	__ieee754_y1	/;"	d
__ieee754_y1f	libpi/libm/e_j1f.c	/^__ieee754_y1f(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_y1f	libpi/libm/math_private.h	/^#define	__ieee754_y1f	/;"	d
__ieee754_yn	libpi/libm/e_jn.c	/^__ieee754_yn(int n, double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ieee754_yn	libpi/libm/math_private.h	/^#define	__ieee754_yn	/;"	d
__ieee754_ynf	libpi/libm/e_jnf.c	/^__ieee754_ynf(int n, float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ieee754_ynf	libpi/libm/math_private.h	/^#define	__ieee754_ynf	/;"	d
__index	labs/20-d/code/build/strict.lua	/^mt.__index = function (t, n)$/;"	f	unknown:mt
__infinity	libpi/libm/include/openlibm_math.h	/^} __infinity;$/;"	v	typeref:typename:const union __infinity_un
__infinity_un	libpi/libm/include/openlibm_math.h	/^extern const union __infinity_un {$/;"	u
__inline	libpi/libm/bsd_cdefs.h	/^#define	__inline	/;"	d
__inline	libpi/libm/bsd_cdefs.h	/^#define	__inline$/;"	d
__isfinite	libpi/libm/s_isfinite.c	/^__isfinite(double d)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__isfinitef	libpi/libm/s_isfinite.c	/^__isfinitef(float f)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__isfinitel	libpi/libm/s_isfinite.c	/^__isfinitel(long double e)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__isinff	libpi/libm/s_isinf.c	/^__isinff(float f)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__isinfl	libpi/libm/s_isinf.c	/^__isinfl(long double e)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__isnanf	libpi/libm/s_isnan.c	/^__isnanf(float f)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__isnanl	libpi/libm/s_isnan.c	/^__isnanl(long double e)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__isnormal	libpi/libm/s_isnormal.c	/^__isnormal(double d)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__isnormalf	libpi/libm/s_isnormal.c	/^__isnormalf(float f)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__isnormall	libpi/libm/s_isnormal.c	/^__isnormall(long double e)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__junk	libpi/libm/include/openlibm_fenv_powerpc.h	/^		__uint32_t __junk;$/;"	m	struct:__fpscr::__anon00de18430108	typeref:typename:__uint32_t
__kernel_cos	libpi/libm/k_cos.c	/^__kernel_cos(double x, double y)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__kernel_cosdf	libpi/libm/k_cosf.c	/^__kernel_cosdf(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__kernel_rem_pio2	libpi/libm/k_rem_pio2.c	/^__kernel_rem_pio2(double *x, double *y, int e0, int nx, int prec)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__kernel_sin	libpi/libm/k_sin.c	/^__kernel_sin(double x, double y, int iy)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__kernel_sincos	libpi/libm/s_sincos.c	/^__kernel_sincos( double x, double y, int iy, double * k_s, double * k_c )$/;"	f	typeref:typename:void	file:
__kernel_sincosdf	libpi/libm/s_sincosf.c	/^__kernel_sincosdf( double x, float * s, float * c )$/;"	f	typeref:typename:void	file:
__kernel_sindf	libpi/libm/k_sinf.c	/^__kernel_sindf(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__kernel_tan	libpi/libm/k_tan.c	/^__kernel_tan(double x, double y, int iy) {$/;"	f	typeref:typename:double
__kernel_tandf	libpi/libm/k_tanf.c	/^__kernel_tandf(double x, int iy)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ldexp_cexp	libpi/libm/k_exp.c	/^__ldexp_cexp(double complex z, int expt)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
__ldexp_cexpf	libpi/libm/k_expf.c	/^__ldexp_cexpf(float complex z, int expt)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
__ldexp_exp	libpi/libm/k_exp.c	/^__ldexp_exp(double x, int expt)$/;"	f	typeref:typename:OLM_DLLEXPORT double
__ldexp_expf	libpi/libm/k_expf.c	/^__ldexp_expf(float x, int expt)$/;"	f	typeref:typename:OLM_DLLEXPORT float
__ldmxcsr	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__ldmxcsr(/;"	d
__ldmxcsr	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__ldmxcsr(/;"	d
__mffs	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	__mffs(/;"	d
__mtfsf	libpi/libm/include/openlibm_fenv_powerpc.h	/^#define	__mtfsf(/;"	d
__mxcsr	libpi/libm/include/openlibm_fenv_amd64.h	/^	uint32_t		__mxcsr;$/;"	m	struct:__anonc3a02a7f0108	typeref:typename:uint32_t
__mxcsr_hi	libpi/libm/include/openlibm_fenv_i387.h	/^	uint16_t      __mxcsr_hi;$/;"	m	struct:__anonfd1f5e0e0108	typeref:typename:uint16_t
__mxcsr_lo	libpi/libm/include/openlibm_fenv_i387.h	/^	uint16_t      __mxcsr_lo;$/;"	m	struct:__anonfd1f5e0e0108	typeref:typename:uint16_t
__nan	libpi/libm/include/openlibm_math.h	/^} __nan;$/;"	v	typeref:typename:const union __nan_un
__nan_un	libpi/libm/include/openlibm_math.h	/^extern const union __nan_un {$/;"	u
__newindex	labs/20-d/code/build/strict.lua	/^mt.__newindex = function (t, n, v)$/;"	f	unknown:mt
__other	libpi/libm/include/openlibm_fenv_amd64.h	/^		char		__other[16];$/;"	m	struct:__anonc3a02a7f0108::__anonc3a02a7f0208	typeref:typename:char[16]
__other	libpi/libm/include/openlibm_fenv_i387.h	/^	char		__other[16];$/;"	m	struct:__anonfd1f5e0e0108	typeref:typename:char[16]
__p1evll	libpi/libm/polevll.c	/^__p1evll(long double x, void *PP, int n)$/;"	f	typeref:typename:long double
__polevll	libpi/libm/polevll.c	/^__polevll(long double x, void *PP, int n)$/;"	f	typeref:typename:long double
__pure2	libpi/libm/bsd_cdefs.h	/^#define	__pure2	/;"	d
__pure2	libpi/libm/include/openlibm_math.h	/^#define __pure2$/;"	d
__reg	libpi/libm/include/openlibm_fenv_powerpc.h	/^		fenv_t __reg;$/;"	m	struct:__fpscr::__anon00de18430108	typeref:typename:fenv_t
__rfs	libpi/libm/include/openlibm_fenv_arm.h	/^#define __rfs(/;"	d
__scan_nan	libpi/libm/s_nan.c	/^__scan_nan(u_int32_t *words, int num_words, const char *s)$/;"	f	typeref:typename:OLM_DLLEXPORT void
__set_mxcsr	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__set_mxcsr(/;"	d
__signbit	libpi/libm/s_signbit.c	/^__signbit(double d)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__signbitf	libpi/libm/s_signbit.c	/^__signbitf(float f)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__signbitl	libpi/libm/s_signbit.c	/^__signbitl(long double e)$/;"	f	typeref:typename:OLM_DLLEXPORT int
__sse_support	libpi/libm/include/openlibm_fenv_i387.h	/^enum __sse_support { __SSE_YES, __SSE_NO, __SSE_UNK };$/;"	g
__status	libpi/libm/include/openlibm_fenv_amd64.h	/^		uint32_t	__status;$/;"	m	struct:__anonc3a02a7f0108::__anonc3a02a7f0208	typeref:typename:uint32_t
__status	libpi/libm/include/openlibm_fenv_i387.h	/^	uint16_t	__status;$/;"	m	struct:__anonfd1f5e0e0108	typeref:typename:uint16_t
__stmxcsr	libpi/libm/include/openlibm_fenv_amd64.h	/^#define	__stmxcsr(/;"	d
__stmxcsr	libpi/libm/include/openlibm_fenv_i387.h	/^#define	__stmxcsr(/;"	d
__strong_reference	libpi/libm/cdefs-compat.h	/^#define __strong_reference(/;"	d
__tag	libpi/libm/include/openlibm_fenv_amd64.h	/^		uint32_t	__tag;$/;"	m	struct:__anonc3a02a7f0108::__anonc3a02a7f0208	typeref:typename:uint32_t
__tag	libpi/libm/include/openlibm_fenv_i387.h	/^	uint32_t	__tag;$/;"	m	struct:__anonfd1f5e0e0108	typeref:typename:uint32_t
__uc	libpi/libm/include/openlibm_math.h	/^	unsigned char	__uc[8];$/;"	m	union:__infinity_un	typeref:typename:unsigned char[8]
__uc	libpi/libm/include/openlibm_math.h	/^	unsigned char	__uc[sizeof(float)];$/;"	m	union:__nan_un	typeref:typename:unsigned char[]
__ud	libpi/libm/include/openlibm_math.h	/^	double		__ud;$/;"	m	union:__infinity_un	typeref:typename:double
__uf	libpi/libm/include/openlibm_math.h	/^	float		__uf;$/;"	m	union:__nan_un	typeref:typename:float
__unused0	labs/8-i2c-adc/code/i2c.c	/^		__unused0:22;$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:22	file:
__unused0	labs/8-i2c-adc/code/i2c.c	/^		__unused0:3,		\/\/ 1:3, reserved: write as 0.$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:3	file:
__unused1	labs/8-i2c-adc/code/i2c.c	/^		__unused1:1,		\/\/ :6 write as 0$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:1	file:
__unused2	labs/8-i2c-adc/code/i2c.c	/^		__unused2:4,		\/\/ 11:14 - reserved, write 0.$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:4	file:
__unused3	labs/8-i2c-adc/code/i2c.c	/^		__unused3:16;		\/\/ reserved: write as 0.$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:16	file:
__volatile	libpi/libm/bsd_cdefs.h	/^#define	__volatile	/;"	d
__volatile	libpi/libm/bsd_cdefs.h	/^#define	__volatile$/;"	d
__warn_references	libpi/libm/cdefs-compat.h	/^#define	__warn_references(/;"	d
__warn_references	libpi/libm/cdefs-compat.h	/^#define __warn_references(/;"	d
__weak_reference	libpi/libm/cdefs-compat.h	/^#define	__weak_reference(/;"	d
__weak_reference	libpi/libm/cdefs-compat.h	/^#define __weak_reference(/;"	d
__wfs	libpi/libm/include/openlibm_fenv_arm.h	/^#define __wfs(/;"	d
__x87	libpi/libm/include/openlibm_fenv_amd64.h	/^	} __x87;$/;"	m	struct:__anonc3a02a7f0108	typeref:struct:__anonc3a02a7f0108::__anonc3a02a7f0208
_arraybounds	labs/20-d/code/libd/core/exception.d	/^void _arraybounds(string file, uint line) {$/;"	f
_arraybounds_index	labs/20-d/code/libd/core/exception.d	/^void _arraybounds_index(string file, uint line, size_t index, size_t length) {$/;"	f
_arraybounds_slice	labs/20-d/code/libd/core/exception.d	/^void _arraybounds_slice(string file, uint line, size_t lower, size_t upper, size_t length) {$/;"	f
_assert	labs/20-d/code/libd/core/exception.d	/^void _assert(string file, uint line) {$/;"	f
_assert_msg	labs/20-d/code/libd/core/exception.d	/^void _assert_msg(string msg, string file, uint line) {$/;"	f
_cchsh	libpi/libm/s_ccos.c	/^_cchsh(double x, double *c, double *s)$/;"	f	typeref:typename:void	file:
_cchshf	libpi/libm/s_ccosf.c	/^_cchshf(float xx, float *c, float *s)$/;"	f	typeref:typename:void	file:
_cstart	labs/18-ptag/reloc-install-pi/ptag-cstart.c	/^void _cstart() {$/;"	f	typeref:typename:void
_cstart	labs/7-mem-protection/code/cstart.c	/^void _cstart() {$/;"	f	typeref:typename:void
_cstart	libpi/staff-src/cstart.c	/^void _cstart() {$/;"	f	typeref:typename:void
_ctans	libpi/libm/s_ctan.c	/^_ctans(double complex z)$/;"	f	typeref:typename:double	file:
_ctansf	libpi/libm/s_ctanf.c	/^_ctansf(float complex z)$/;"	f	typeref:typename:float	file:
_d_array_slice_copy	labs/20-d/code/libd/object.d	/^    extern (C) void _d_array_slice_copy(void* dst, size_t dstlen, void* src,$/;"	f
_data_abort_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_data_abort_asm:              .word data_abort_asm$/;"	l
_data_abort_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_data_abort_asm:              .word data_abort_asm$/;"	l
_dt	labs/7-mem-protection/code/armv6-cp15.h	/^        _dt:1,              \/\/ 16:1, SBO$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_dt	libpi/include/armv6-cp15.h	/^        _dt:1,              \/\/ 16:1, SBO$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_fast_interrupt_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_fast_interrupt_asm:		  .word fast_interrupt_asm$/;"	l
_fast_interrupt_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_fast_interrupt_asm:		  .word fast_interrupt_asm$/;"	l
_halt	labs/20-d/code/arch/riscv32/start.s	/^_halt:$/;"	l
_hlt	labs/20-d/code/arch/aarch64/start.s	/^_hlt:$/;"	l
_hlt	labs/20-d/code/arch/arm/start.s	/^_hlt:$/;"	l
_interrupt_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_interrupt_asm:               .word interrupt_asm$/;"	l
_interrupt_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_interrupt_asm:               .word interrupt_asm$/;"	l
_interrupt_table	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_interrupt_table:$/;"	l
_interrupt_table	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_interrupt_table:$/;"	l
_interrupt_table_end	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_interrupt_table_end:$/;"	l
_interrupt_table_end	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_interrupt_table_end:$/;"	l
_interrupt_table_fast	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_interrupt_table_fast:$/;"	l
_interrupt_table_fast	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_interrupt_table_fast:$/;"	l
_it	labs/7-mem-protection/code/armv6-cp15.h	/^        _it:1,              \/\/ 18$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_it	libpi/include/armv6-cp15.h	/^        _it:1,              \/\/ 18$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_kbss_end	labs/20-d/code/board/raspi1ap/link.ld	/^        _kbss_end = .;$/;"	s	section:.bss
_kbss_end	labs/20-d/code/board/raspi3b/link.ld	/^        _kbss_end = .;$/;"	s	section:.bss
_kbss_end	labs/20-d/code/board/raspi4b/link.ld	/^        _kbss_end = .;$/;"	s	section:.bss
_kbss_start	labs/20-d/code/board/raspi1ap/link.ld	/^        _kbss_start = .;$/;"	s	section:.bss
_kbss_start	labs/20-d/code/board/raspi3b/link.ld	/^        _kbss_start = .;$/;"	s	section:.bss
_kbss_start	labs/20-d/code/board/raspi4b/link.ld	/^        _kbss_start = .;$/;"	s	section:.bss
_kcode_end	labs/20-d/code/board/raspi1ap/link.ld	/^        _kcode_end = .;$/;"	s	section:.text
_kcode_end	labs/20-d/code/board/raspi3b/link.ld	/^        _kcode_end = .;$/;"	s	section:.text
_kcode_end	labs/20-d/code/board/raspi4b/link.ld	/^        _kcode_end = .;$/;"	s	section:.text
_kcode_start	labs/20-d/code/board/raspi1ap/link.ld	/^        _kcode_start = .;$/;"	s	section:.text
_kcode_start	labs/20-d/code/board/raspi3b/link.ld	/^        _kcode_start = .;$/;"	s	section:.text
_kcode_start	labs/20-d/code/board/raspi4b/link.ld	/^        _kcode_start = .;$/;"	s	section:.text
_kdata_end	labs/20-d/code/board/raspi1ap/link.ld	/^        _kdata_end = .;$/;"	s	section:.data
_kdata_end	labs/20-d/code/board/raspi3b/link.ld	/^        _kdata_end = .;$/;"	s	section:.data
_kdata_end	labs/20-d/code/board/raspi4b/link.ld	/^        _kdata_end = .;$/;"	s	section:.data
_kdata_start	labs/20-d/code/board/raspi1ap/link.ld	/^        _kdata_start = .;$/;"	s	section:.data
_kdata_start	labs/20-d/code/board/raspi3b/link.ld	/^        _kdata_start = .;$/;"	s	section:.data
_kdata_start	labs/20-d/code/board/raspi4b/link.ld	/^        _kdata_start = .;$/;"	s	section:.data
_kheap_start	labs/20-d/code/board/raspi1ap/link.ld	/^    _kheap_start = .;$/;"	s
_kheap_start	labs/20-d/code/board/raspi3b/link.ld	/^    _kheap_start = .;$/;"	s
_kheap_start	labs/20-d/code/board/raspi4b/link.ld	/^    _kheap_start = .;$/;"	s
_krodata_end	labs/20-d/code/board/raspi1ap/link.ld	/^        _krodata_end = .;$/;"	s	section:.rodata
_krodata_end	labs/20-d/code/board/raspi3b/link.ld	/^        _krodata_end = .;$/;"	s	section:.rodata
_krodata_end	labs/20-d/code/board/raspi4b/link.ld	/^        _krodata_end = .;$/;"	s	section:.rodata
_krodata_start	labs/20-d/code/board/raspi1ap/link.ld	/^        _krodata_start = .;$/;"	s	section:.rodata
_krodata_start	labs/20-d/code/board/raspi3b/link.ld	/^        _krodata_start = .;$/;"	s	section:.rodata
_krodata_start	labs/20-d/code/board/raspi4b/link.ld	/^        _krodata_start = .;$/;"	s	section:.rodata
_prefetch_abort_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_prefetch_abort_asm:          .word prefetch_abort_asm$/;"	l
_prefetch_abort_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_prefetch_abort_asm:          .word prefetch_abort_asm$/;"	l
_redupi	libpi/libm/s_catan.c	/^_redupi(double x)$/;"	f	typeref:typename:double	file:
_redupi	libpi/libm/s_ctan.c	/^_redupi(double x)$/;"	f	typeref:typename:double	file:
_redupif	libpi/libm/s_catanf.c	/^_redupif(float xx)$/;"	f	typeref:typename:float	file:
_redupif	libpi/libm/s_ctanf.c	/^_redupif(float xx)$/;"	f	typeref:typename:float	file:
_reserved0	labs/7-mem-protection/code/armv6-cp15.h	/^        _reserved0:1,       \/\/ 27$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_reserved0	libpi/include/armv6-cp15.h	/^        _reserved0:1,       \/\/ 27$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_reserved1	labs/7-mem-protection/code/armv6-cp15.h	/^        _reserved1:2;$/;"	m	struct:control_reg1	typeref:typename:unsigned:2
_reserved1	libpi/include/armv6-cp15.h	/^        _reserved1:2;$/;"	m	struct:control_reg1	typeref:typename:unsigned:2
_reset_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_reset_asm:                   .word reset_asm$/;"	l
_reset_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_reset_asm:                   .word reset_asm$/;"	l
_sbz0	labs/7-mem-protection/code/armv6-cp15.h	/^        _sbz0:1,            \/\/ 17:1 sbz$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_sbz0	labs/7-mem-protection/code/armv6-cp15.h	/^        _sbz0:7,        \/\/ 1-7:7$/;"	m	struct:tlb_config	typeref:typename:unsigned:7
_sbz0	libpi/include/armv6-cp15.h	/^        _sbz0:1,            \/\/ 17:1 sbz$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_sbz0	libpi/include/armv6-cp15.h	/^        _sbz0:7,        \/\/ 1-7:7$/;"	m	struct:tlb_config	typeref:typename:unsigned:7
_sbz1	labs/7-mem-protection/code/armv6-cp15.h	/^        _sbz1:1,            \/\/ 19$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_sbz1	labs/7-mem-protection/code/armv6-cp15.h	/^        _sbz1:8;$/;"	m	struct:tlb_config	typeref:typename:unsigned:8
_sbz1	libpi/include/armv6-cp15.h	/^        _sbz1:1,            \/\/ 19$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_sbz1	libpi/include/armv6-cp15.h	/^        _sbz1:8;$/;"	m	struct:tlb_config	typeref:typename:unsigned:8
_software_interrupt_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_software_interrupt_asm:      .word software_interrupt_asm$/;"	l
_software_interrupt_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_software_interrupt_asm:      .word software_interrupt_asm$/;"	l
_st	labs/7-mem-protection/code/armv6-cp15.h	/^        _st:1,              \/\/ 20$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_st	libpi/include/armv6-cp15.h	/^        _st:1,              \/\/ 20$/;"	m	struct:control_reg1	typeref:typename:unsigned:1
_start	labs/20-d/code/arch/aarch64/start.s	/^_start:$/;"	l
_start	labs/20-d/code/arch/arm/start.s	/^_start:$/;"	l
_start	labs/20-d/code/arch/riscv32/start.s	/^_start:$/;"	l
_start	libpi/staff-start.S	/^_start:$/;"	l
_undefined_instruction_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^_undefined_instruction_asm:   .word undefined_instruction_asm$/;"	l
_undefined_instruction_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^_undefined_instruction_asm:   .word undefined_instruction_asm$/;"	l
_unused1	labs/7-mem-protection/code/armv6-cp15.h	/^        _unused1:3,         \/\/ 4:3$/;"	m	struct:control_reg1	typeref:typename:unsigned:3
_unused1	libpi/include/armv6-cp15.h	/^        _unused1:3,         \/\/ 4:3$/;"	m	struct:control_reg1	typeref:typename:unsigned:3
a	labs/12-verilog-blink/code/1-mux/mux.sv	/^        input logic a, b,$/;"	p	module:mux
a	labs/12-verilog-blink/code/2-adder/adder.sv	/^        input logic [31:0] a, b,$/;"	p	module:adder
a	labs/12-verilog-blink/code/2-adder/adder.sv	/^        input logic a, b, cin,$/;"	p	module:full_adder
a	labs/12-verilog-blink/code/2-adder/adder.sv	/^        input logic a, b,$/;"	p	module:half_adder
a	labs/20-d/code/progs/alloc/main.d	/^    int a;$/;"	m	struct:Foo	file:
a	libpi/include/color.h	/^  uint8_t a:8;$/;"	m	struct:color	typeref:typename:uint8_t:8
a	libpi/libm/include/openlibm_complex.h	/^		double a[2];$/;"	m	union:CMPLX::__anonca84086d020a	typeref:typename:double[2]
a	libpi/libm/include/openlibm_complex.h	/^		float a[2];$/;"	m	union:CMPLXF::__anonca84086d010a	typeref:typename:float[2]
a	libpi/libm/include/openlibm_complex.h	/^		long double a[2];$/;"	m	union:CMPLXL::__anonca84086d030a	typeref:typename:long double[2]
a0	libpi/libm/e_lgamma_r.c	/^a0  =  7.72156649015328655494e-02, \/* 0x3FB3C467, 0xE37DB0C8 *\/$/;"	v	typeref:typename:const double	file:
a0	libpi/libm/e_lgammaf_r.c	/^a0  =  7.7215664089e-02, \/* 0x3d9e233f *\/$/;"	v	typeref:typename:const float	file:
a1	libpi/libm/e_lgamma_r.c	/^a1  =  3.22467033424113591611e-01, \/* 0x3FD4A34C, 0xC4A60FAD *\/$/;"	v	typeref:typename:const double	file:
a1	libpi/libm/e_lgammaf_r.c	/^a1  =  3.2246702909e-01, \/* 0x3ea51a66 *\/$/;"	v	typeref:typename:const float	file:
a10	libpi/libm/e_lgamma_r.c	/^a10 =  2.52144565451257326939e-05, \/* 0x3EFA7074, 0x428CFA52 *\/$/;"	v	typeref:typename:const double	file:
a10	libpi/libm/e_lgammaf_r.c	/^a10 =  2.5214456400e-05, \/* 0x37d383a2 *\/$/;"	v	typeref:typename:const float	file:
a11	libpi/libm/e_lgamma_r.c	/^a11 =  4.48640949618915160150e-05, \/* 0x3F07858E, 0x90A45837 *\/$/;"	v	typeref:typename:const double	file:
a11	libpi/libm/e_lgammaf_r.c	/^a11 =  4.4864096708e-05, \/* 0x383c2c75 *\/$/;"	v	typeref:typename:const float	file:
a2	libpi/libm/e_lgamma_r.c	/^a2  =  6.73523010531292681824e-02, \/* 0x3FB13E00, 0x1A5562A7 *\/$/;"	v	typeref:typename:const double	file:
a2	libpi/libm/e_lgammaf_r.c	/^a2  =  6.7352302372e-02, \/* 0x3d89f001 *\/$/;"	v	typeref:typename:const float	file:
a3	libpi/libm/e_lgamma_r.c	/^a3  =  2.05808084325167332806e-02, \/* 0x3F951322, 0xAC92547B *\/$/;"	v	typeref:typename:const double	file:
a3	libpi/libm/e_lgammaf_r.c	/^a3  =  2.0580807701e-02, \/* 0x3ca89915 *\/$/;"	v	typeref:typename:const float	file:
a4	libpi/libm/e_lgamma_r.c	/^a4  =  7.38555086081402883957e-03, \/* 0x3F7E404F, 0xB68FEFE8 *\/$/;"	v	typeref:typename:const double	file:
a4	libpi/libm/e_lgammaf_r.c	/^a4  =  7.3855509982e-03, \/* 0x3bf2027e *\/$/;"	v	typeref:typename:const float	file:
a5	libpi/libm/e_lgamma_r.c	/^a5  =  2.89051383673415629091e-03, \/* 0x3F67ADD8, 0xCCB7926B *\/$/;"	v	typeref:typename:const double	file:
a5	libpi/libm/e_lgammaf_r.c	/^a5  =  2.8905137442e-03, \/* 0x3b3d6ec6 *\/$/;"	v	typeref:typename:const float	file:
a6	libpi/libm/e_lgamma_r.c	/^a6  =  1.19270763183362067845e-03, \/* 0x3F538A94, 0x116F3F5D *\/$/;"	v	typeref:typename:const double	file:
a6	libpi/libm/e_lgammaf_r.c	/^a6  =  1.1927076848e-03, \/* 0x3a9c54a1 *\/$/;"	v	typeref:typename:const float	file:
a7	libpi/libm/e_lgamma_r.c	/^a7  =  5.10069792153511336608e-04, \/* 0x3F40B6C6, 0x89B99C00 *\/$/;"	v	typeref:typename:const double	file:
a7	libpi/libm/e_lgammaf_r.c	/^a7  =  5.1006977446e-04, \/* 0x3a05b634 *\/$/;"	v	typeref:typename:const float	file:
a8	libpi/libm/e_lgamma_r.c	/^a8  =  2.20862790713908385557e-04, \/* 0x3F2CF2EC, 0xED10E54D *\/$/;"	v	typeref:typename:const double	file:
a8	libpi/libm/e_lgammaf_r.c	/^a8  =  2.2086278477e-04, \/* 0x39679767 *\/$/;"	v	typeref:typename:const float	file:
a9	libpi/libm/e_lgamma_r.c	/^a9  =  1.08011567247583939954e-04, \/* 0x3F1C5088, 0x987DFB07 *\/$/;"	v	typeref:typename:const double	file:
a9	libpi/libm/e_lgammaf_r.c	/^a9  =  1.0801156895e-04, \/* 0x38e28445 *\/$/;"	v	typeref:typename:const float	file:
aT	libpi/libm/s_atan.c	/^static const double aT[] = {$/;"	v	typeref:typename:const double[]	file:
aT	libpi/libm/s_atanf.c	/^static const float aT[] = {$/;"	v	typeref:typename:const float[]	file:
a_dlpf_cfg_off	labs/10-i2c-accel/code/accel.c	/^    a_dlpf_cfg_off = 0,$/;"	e	enum:__anonc6c336a90303	file:
abc9_box	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_box": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFER.attributes
abc9_box	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_box": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFES.attributes
abc9_box	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_box": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNER.attributes
abc9_box	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_box": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNES.attributes
abc9_box	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_box": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNS.attributes
abc9_box	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_box": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFR.attributes
abc9_box	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_box": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFS.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFF.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFE.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFESR.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFESS.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFN.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNE.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNESR.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNESS.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNR.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNSR.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNSS.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFSR.attributes
abc9_flop	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_flop": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFSS.attributes
abc9_lut	labs/12-verilog-blink/code/0-light/led_top.json	/^        "abc9_lut": "00000000000000000000000000000001",$/;"	s	object:modules.SB_LUT4.attributes
abs	labs/17-i2s/code/tests/3-i2s-audiovis.c	/^int32_t abs(int32_t x) {$/;"	f	typeref:typename:int32_t
abs	labs/2-ir/code/tsop.c	/^static int abs(int x) {$/;"	f	typeref:typename:int	file:
abs_diff_u	libpi/libc/math-helpers.h	/^static uint32_t  abs_diff_u(uint32_t  x, uint32_t  y) {$/;"	f	typeref:typename:uint32_t
accel_16g	labs/10-i2c-accel/code/accel.c	/^    accel_16g = 0b11,$/;"	e	enum:__anonc6c336a90303	file:
accel_2g	labs/10-i2c-accel/code/accel.c	/^    accel_2g = 0b00,$/;"	e	enum:__anonc6c336a90303	file:
accel_4g	labs/10-i2c-accel/code/accel.c	/^    accel_4g = 0b01,$/;"	e	enum:__anonc6c336a90303	file:
accel_8g	labs/10-i2c-accel/code/accel.c	/^    accel_8g = 0b10,$/;"	e	enum:__anonc6c336a90303	file:
accel_config_reg	labs/10-i2c-accel/code/accel.c	/^    accel_config_reg = 0x1c,$/;"	e	enum:__anonc6c336a90303	file:
accel_config_reg2	labs/10-i2c-accel/code/accel.c	/^    accel_config_reg2 = 0x1d,$/;"	e	enum:__anonc6c336a90303	file:
accel_fchoice_b_off	labs/10-i2c-accel/code/accel.c	/^    accel_fchoice_b_off = 3, $/;"	e	enum:__anonc6c336a90303	file:
accel_has_data	labs/10-i2c-accel/code/accel.c	/^int accel_has_data(const accel_t *h) {$/;"	f	typeref:typename:int
accel_off	labs/10-i2c-accel/code/accel.c	/^    accel_off = 3,$/;"	e	enum:__anonc6c336a90303	file:
accel_rd	labs/10-i2c-accel/code/accel.c	/^imu_xyz_t accel_rd(const accel_t *h) {$/;"	f	typeref:typename:imu_xyz_t
accel_scale	labs/10-i2c-accel/code/accel.c	/^imu_xyz_t accel_scale(accel_t *h, imu_xyz_t xyz) {$/;"	f	typeref:typename:imu_xyz_t
accel_t	labs/10-i2c-accel/code/accel.c	/^} accel_t;$/;"	t	typeref:struct:__anonc6c336a90208	file:
accel_xout_l	labs/10-i2c-accel/code/accel.c	/^    accel_xout_l = 0x3c,$/;"	e	enum:__anonc6c336a90303	file:
accel_yout_h	labs/10-i2c-accel/code/accel.c	/^    accel_yout_h = 0x3d,$/;"	e	enum:__anonc6c336a90303	file:
accel_yout_l	labs/10-i2c-accel/code/accel.c	/^    accel_yout_l = 0x3e,$/;"	e	enum:__anonc6c336a90303	file:
accel_zout_h	labs/10-i2c-accel/code/accel.c	/^    accel_zout_h = 0x3f,$/;"	e	enum:__anonc6c336a90303	file:
accel_zout_l	labs/10-i2c-accel/code/accel.c	/^    accel_zout_l = 0x40,$/;"	e	enum:__anonc6c336a90303	file:
acosl	libpi/libm/e_acosl.c	/^acosl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
adc_addr	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    uint8_t     adc_addr;$/;"	m	struct:motor_context	typeref:typename:uint8_t	file:
add	labs/1-dynamic-code-gen/code/example/add-asm.s	/^add r0, r0, r0$/;"	l
add	labs/1-dynamic-code-gen/code/example/add-asm.s	/^add r0, r0, r15$/;"	l
add	labs/1-dynamic-code-gen/code/example/add-asm.s	/^add r0, r15, r0$/;"	l
add	labs/1-dynamic-code-gen/code/example/add-asm.s	/^add r15, r0, r0$/;"	l
add	labs/1-dynamic-code-gen/code/example/add.c	/^int add(int a, int b) { $/;"	f	typeref:typename:int
add	labs/1-dynamic-code-gen/code/unix-side/temp.s	/^add r0, r0, r15$/;"	l
add_1	labs/1-dynamic-code-gen/prelab-code-pi/0-ident-dcg.c	/^unsigned add_1(unsigned x) { $/;"	f	typeref:typename:unsigned
add_2	labs/1-dynamic-code-gen/prelab-code-pi/0-ident-dcg.c	/^unsigned add_2(unsigned x) { $/;"	f	typeref:typename:unsigned
add_adjusted	libpi/libm/s_fma.c	/^add_adjusted(double a, double b)$/;"	f	typeref:typename:double	file:
add_adjusted	libpi/libm/s_fmal.c	/^add_adjusted(long double a, long double b)$/;"	f	typeref:typename:long double	file:
add_and_denormalize	libpi/libm/s_fma.c	/^add_and_denormalize(double a, double b, int scale)$/;"	f	typeref:typename:double	file:
add_and_denormalize	libpi/libm/s_fmal.c	/^add_and_denormalize(long double a, long double b, int scale)$/;"	f	typeref:typename:long double	file:
adder	labs/12-verilog-blink/code/2-adder/adder.sv	/^module adder$/;"	m
addr	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^        uint32_t *addr;$/;"	m	struct:__anon5c8cf91e0108::reloc	typeref:typename:uint32_t *
addr	labs/10-i2c-accel/code/accel.c	/^    uint8_t addr;$/;"	m	struct:__anonc6c336a90208	typeref:typename:uint8_t	file:
addr	labs/10-i2c-accel/code/gyro.c	/^    uint8_t addr;$/;"	m	struct:__anonc807f0d20208	typeref:typename:uint8_t	file:
addr	labs/17-i2s/code/i2s.c	/^#define addr(/;"	d	file:
addr	labs/20-d/code/tools/piprog/loader.go	/^	addr uint32$/;"	m	struct:main.Segment	typeref:typename:uint32
addr	labs/7-mem-protection/code/procmap.h	/^    uint32_t addr, nbytes;$/;"	m	struct:__anonf182ebee0108	typeref:typename:uint32_t
addr	libpi/include/procmap.h	/^    uint32_t addr, nbytes;$/;"	m	struct:__anon2266429f0108	typeref:typename:uint32_t
addr_u	labs/12-verilog-blink/code/2-adder/adder.sv	/^            full_adder addr_u (.cout(c[i]), .s(sum[i]), .a(a[i]), .b(b[i]), .cin(c[i-1]));$/;"	i	module:adder	typeref:module:full_adder
ads1115_config	labs/8-i2c-adc/code/ads1115.c	/^uint8_t ads1115_config(void) {$/;"	f	typeref:typename:uint8_t
ads1115_get_level	labs/15-stepper-motor/code-sw-uart/ads1115.h	/^ads1115_get_level(uint8_t dev_addr) {$/;"	f	typeref:typename:short
ads1115_get_level	labs/15-stepper-motor/code/ads1115.h	/^ads1115_get_level(uint8_t dev_addr) {$/;"	f	typeref:typename:short
ads1115_read16	labs/8-i2c-adc/code/ads1115.c	/^uint16_t ads1115_read16(uint8_t dev_addr, uint8_t reg) {$/;"	f	typeref:typename:uint16_t
ads1115_reset	labs/8-i2c-adc/code/ads1115.c	/^void ads1115_reset(void) {$/;"	f	typeref:typename:void
ads1115_setup	labs/8-i2c-adc/code/ads1115.c	/^uint16_t ads1115_setup(uint16_t conf_val) {$/;"	f	typeref:typename:uint16_t
ads1115_write16	labs/8-i2c-adc/code/ads1115.c	/^void ads1115_write16(uint8_t dev_addr, uint8_t reg, uint16_t v) {$/;"	f	typeref:typename:void
align	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^union align {$/;"	u	file:
align	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^union align {$/;"	u	file:
align	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^union align {$/;"	u	file:
align	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^union align {$/;"	u	file:
align	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^union align {$/;"	u	file:
align	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^union align {$/;"	u	file:
align	labs/5-malloc+gc/code/kr-malloc.h	/^union align {$/;"	u
align	labs/6-debug-alloc/code/kr-malloc.h	/^union align {$/;"	u
align	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^union align {$/;"	u
align_off	labs/20-d/code/libd/ulib/alloc.d	/^    static uintptr align_off(uintptr ptr, size_t algn) {$/;"	f	struct:Bump
aligned	libpi/libc/helper-macros.h	/^#define aligned(/;"	d
aligned	libpi/libc/memcpy.c	/^#define aligned(/;"	d	file:
aligned4	libpi/libc/helper-macros.h	/^#define aligned4(/;"	d
aligned4	libpi/libc/memcpy.c	/^#define aligned4(/;"	d	file:
all	Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	Makefile	/^all: TARGET=all$/;"	t
all	labs/1-dynamic-code-gen/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/1-dynamic-code-gen/Makefile	/^all: TARGET=all$/;"	t
all	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^all: libpi $(OBJS) $(NAME).bin run$/;"	t
all	labs/1-dynamic-code-gen/code/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/1-dynamic-code-gen/code/Makefile	/^all: TARGET=all$/;"	t
all	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^all : libs $(NAME) run$/;"	t
all	labs/1-dynamic-code-gen/prelab-code-unix/Makefile	/^all:$/;"	t
all	labs/10-i2c-accel/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/10-i2c-accel/Makefile	/^all: TARGET=all$/;"	t
all	labs/11-memcheck-trap/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/11-memcheck-trap/Makefile	/^all: TARGET=all$/;"	t
all	labs/11-memcheck-trap/code/tests/Makefile	/^all:$/;"	t
all	labs/14-reloc-bootloader/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/14-reloc-bootloader/Makefile	/^all: TARGET=all$/;"	t
all	labs/15-stepper-motor/alex-code/Makefile	/^all: libs $(OBJS) $(NAME).bin$/;"	t
all	labs/16-eraser/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/16-eraser/Makefile	/^all: TARGET=all$/;"	t
all	labs/17-i2s/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/17-i2s/Makefile	/^all: TARGET=all$/;"	t
all	labs/18-ptag/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/18-ptag/Makefile	/^all: TARGET=all$/;"	t
all	labs/18-ptag/ptag-linker/Makefile	/^all : libs $(PROGS) # install check$/;"	t
all	labs/18-ptag/reloc-install-pi/Makefile	/^all:: $(RELOC) objs\/hello-5.ptag run-ptag$/;"	t
all	labs/2-ir/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/2-ir/Makefile	/^all: TARGET=all$/;"	t
all	labs/3-digital-analyzer/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/3-digital-analyzer/Makefile	/^all: TARGET=all$/;"	t
all	labs/3-digital-analyzer/code/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/3-digital-analyzer/code/Makefile	/^all: TARGET=all$/;"	t
all	labs/4-ws2812b/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/4-ws2812b/Makefile	/^all: TARGET=all$/;"	t
all	labs/5-malloc+gc/1-malloc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/5-malloc+gc/1-malloc/Makefile	/^all: TARGET=all$/;"	t
all	labs/5-malloc+gc/2-ckalloc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/5-malloc+gc/2-ckalloc/Makefile	/^all: TARGET=all$/;"	t
all	labs/5-malloc+gc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/5-malloc+gc/Makefile	/^all: TARGET=all$/;"	t
all	labs/5-malloc+gc/code/tests/Makefile	/^all:$/;"	t
all	labs/6-debug-alloc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/6-debug-alloc/Makefile	/^all: TARGET=all$/;"	t
all	labs/7-mem-protection/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/7-mem-protection/Makefile	/^all: TARGET=all$/;"	t
all	labs/8-i2c-adc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/8-i2c-adc/Makefile	/^all: TARGET=all$/;"	t
all	labs/9-memcheck-stat/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/9-memcheck-stat/Makefile	/^all: TARGET=all$/;"	t
all	labs/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
all	labs/Makefile	/^all: TARGET=all$/;"	t
all	libpi/libc/Makefile	/^all:$/;"	t
all	libpi/libm/Makefile	/^all : $(TARGET)$/;"	t
all	libpi/manifest.mk	/^all:: $(START)$/;"	t
all	libpi/staff-src/Makefile	/^all:$/;"	t
all	libunix/staff-rules.mk	/^all: $(TARGET)$/;"	t
alloc	labs/11-memcheck-trap/code/tests-eraser/fake-thread.h	/^static inline void *alloc(unsigned n) {$/;"	f	typeref:typename:void *
allocPtr	labs/20-d/code/libd/ulib/alloc.d	/^    void* allocPtr(size_t sz) {$/;"	f	struct:Bump
allocPtr	labs/20-d/code/libd/ulib/alloc.d	/^    void* allocPtr(size_t sz) {$/;"	f	struct:Kr
alloc_list	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^static hdr_t *alloc_list;$/;"	v	typeref:typename:hdr_t *	file:
alloc_list	labs/5-malloc+gc/code/ckalloc copy.h	/^static hdr_t *alloc_list;$/;"	v	typeref:typename:hdr_t *
alloc_list	labs/6-debug-alloc/code/ckalloc copy.h	/^static hdr_t *alloc_list;$/;"	v	typeref:typename:hdr_t *
alloc_list	labs/6-debug-alloc/code/ckalloc.h	/^static hdr_t *alloc_list;$/;"	v	typeref:typename:hdr_t *
alloc_list	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static hdr_t *alloc_list;$/;"	v	typeref:typename:hdr_t *
alloc_list	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static hdr_t *alloc_list;$/;"	v	typeref:typename:hdr_t *
alloc_list	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^static hdr_t *alloc_list;$/;"	v	typeref:typename:hdr_t *
alloc_loc	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
alloc_loc	labs/5-malloc+gc/code/ckalloc copy.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
alloc_loc	labs/6-debug-alloc/code/ckalloc copy.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
alloc_loc	labs/6-debug-alloc/code/ckalloc.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
alloc_loc	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
alloc_loc	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
alloc_loc	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
alloc_loc	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
alloc_loc	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
alloc_loc	libpi/include/ckalloc.h	/^    src_loc_t alloc_loc;    \/\/ location they called ckalloc() at.$/;"	m	struct:ck_hdr	typeref:typename:src_loc_t
allocator	labs/20-d/code/libd/ulib/alloc.d	/^    A allocator;$/;"	m	struct:Allocator	file:
alt0	labs/20-d/code/kernel/board/raspi/gpio.d	/^    alt0 = 4,$/;"	e	enum:FuncType	file:
alt1	labs/20-d/code/kernel/board/raspi/gpio.d	/^    alt1 = 5,$/;"	e	enum:FuncType	file:
alt2	labs/20-d/code/kernel/board/raspi/gpio.d	/^    alt2 = 6,$/;"	e	enum:FuncType	file:
alt3	labs/20-d/code/kernel/board/raspi/gpio.d	/^    alt3 = 7,$/;"	e	enum:FuncType	file:
alt4	labs/20-d/code/kernel/board/raspi/gpio.d	/^    alt4 = 3,$/;"	e	enum:FuncType	file:
alt5	labs/20-d/code/kernel/board/raspi/gpio.d	/^    alt5 = 2,$/;"	e	enum:FuncType	file:
american_notes	labs/15-stepper-motor/alex-code/national_anthem.c	/^stepper_note_t american_notes[] = {$/;"	v	typeref:typename:stepper_note_t[]
and_in32	libpi/src/uart.c	/^static void and_in32(volatile void *addr, unsigned val) {$/;"	f	typeref:typename:void	file:
annot	libpi/include/rpi-thread.h	/^    const char *annot;$/;"	m	struct:rpi_thread	typeref:typename:const char *
arg	libpi/include/rpi-thread.h	/^    void *arg;          \/\/ this can serve as private data.$/;"	m	struct:rpi_thread	typeref:typename:void *
args	labs/20-d/code/libd/gcc/attribute.d	/^    A args;$/;"	m	struct:Attribute	file:
arm_AL	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_AL,$/;"	e	enum:__anondd00a3e60203
arm_CC	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_CC,$/;"	e	enum:__anondd00a3e60203
arm_CS	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_CS,$/;"	e	enum:__anondd00a3e60203
arm_EQ	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_EQ = 0,$/;"	e	enum:__anondd00a3e60203
arm_GE	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_GE,$/;"	e	enum:__anondd00a3e60203
arm_GT	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_GT,$/;"	e	enum:__anondd00a3e60203
arm_HI	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_HI,$/;"	e	enum:__anondd00a3e60203
arm_LE	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_LE,$/;"	e	enum:__anondd00a3e60203
arm_LS	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_LS,$/;"	e	enum:__anondd00a3e60203
arm_LT	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_LT,$/;"	e	enum:__anondd00a3e60203
arm_MI	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_MI,$/;"	e	enum:__anondd00a3e60203
arm_NE	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_NE,$/;"	e	enum:__anondd00a3e60203
arm_PL	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_PL,$/;"	e	enum:__anondd00a3e60203
arm_VC	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_VC,$/;"	e	enum:__anondd00a3e60203
arm_VS	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_VS,$/;"	e	enum:__anondd00a3e60203
arm_adc_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_adc_op,$/;"	e	enum:__anondd00a3e60303
arm_add	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^static inline unsigned arm_add(uint8_t rd, uint8_t rs1, uint8_t rs2) {$/;"	f	typeref:typename:unsigned
arm_add_imm8	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^static inline uint32_t arm_add_imm8(uint8_t rd, uint8_t rs1, uint8_t imm) {$/;"	f	typeref:typename:uint32_t
arm_add_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_add_op,$/;"	e	enum:__anondd00a3e60303
arm_and_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_and_op = 0, $/;"	e	enum:__anondd00a3e60303
arm_bic_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_bic_op,$/;"	e	enum:__anondd00a3e60303
arm_bx	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^static inline uint32_t arm_bx(uint8_t reg) {$/;"	f	typeref:typename:uint32_t
arm_bx_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^	arm_bx_op = 102,$/;"	e	enum:__anondd00a3e60403
arm_cmn_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_cmn_op,$/;"	e	enum:__anondd00a3e60303
arm_cmp_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_cmp_op,$/;"	e	enum:__anondd00a3e60303
arm_eor_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_eor_op,$/;"	e	enum:__anondd00a3e60303
arm_lr	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_lr = arm_r14,$/;"	e	enum:__anondd00a3e60103
arm_mov_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_mov_op,$/;"	e	enum:__anondd00a3e60303
arm_mvn_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_mvn_op,$/;"	e	enum:__anondd00a3e60303
arm_or_imm_rot	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^arm_or_imm_rot(uint8_t rd, uint8_t rs1, uint8_t imm8, uint8_t rot_nbits) {$/;"	f	typeref:typename:uint32_t
arm_orr_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_orr_op,$/;"	e	enum:__anondd00a3e60303
arm_pc	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_pc = arm_r15$/;"	e	enum:__anondd00a3e60103
arm_r0	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r0 = 0, $/;"	e	enum:__anondd00a3e60103
arm_r1	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r1, $/;"	e	enum:__anondd00a3e60103
arm_r10	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r10,$/;"	e	enum:__anondd00a3e60103
arm_r11	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r11,$/;"	e	enum:__anondd00a3e60103
arm_r12	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r12,$/;"	e	enum:__anondd00a3e60103
arm_r13	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r13,$/;"	e	enum:__anondd00a3e60103
arm_r14	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r14,$/;"	e	enum:__anondd00a3e60103
arm_r15	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r15,$/;"	e	enum:__anondd00a3e60103
arm_r2	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r2,$/;"	e	enum:__anondd00a3e60103
arm_r3	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r3,$/;"	e	enum:__anondd00a3e60103
arm_r4	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r4,$/;"	e	enum:__anondd00a3e60103
arm_r5	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r5,$/;"	e	enum:__anondd00a3e60103
arm_r6	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r6,$/;"	e	enum:__anondd00a3e60103
arm_r7	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r7,$/;"	e	enum:__anondd00a3e60103
arm_r8	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r8,$/;"	e	enum:__anondd00a3e60103
arm_r9	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_r9,$/;"	e	enum:__anondd00a3e60103
arm_rsb_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_rsb_op,$/;"	e	enum:__anondd00a3e60303
arm_rsc_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_rsc_op,$/;"	e	enum:__anondd00a3e60303
arm_sbc_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_sbc_op,$/;"	e	enum:__anondd00a3e60303
arm_sp	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_sp = arm_r13,$/;"	e	enum:__anondd00a3e60103
arm_sub_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_sub_op,$/;"	e	enum:__anondd00a3e60303
arm_teq_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_teq_op,$/;"	e	enum:__anondd00a3e60303
arm_timer_Base	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_Base = 0x2000B400,$/;"	e	enum:__anonb929223c0203
arm_timer_Base	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_Base = 0x2000B400,$/;"	e	enum:__anond23ff5280203
arm_timer_Base	libpi/include/rpi-armtimer.h	/^    arm_timer_Base = 0x2000B400,$/;"	e	enum:__anon67b269060203
arm_timer_Control	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_Control = arm_timer_Base + 8,$/;"	e	enum:__anonb929223c0203
arm_timer_Control	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_Control = arm_timer_Base + 8,$/;"	e	enum:__anond23ff5280203
arm_timer_Control	libpi/include/rpi-armtimer.h	/^    arm_timer_Control = arm_timer_Base + 8,$/;"	e	enum:__anon67b269060203
arm_timer_FreeRunningCounter	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_FreeRunningCounter = arm_timer_Base + 32$/;"	e	enum:__anonb929223c0203
arm_timer_FreeRunningCounter	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_FreeRunningCounter = arm_timer_Base + 32$/;"	e	enum:__anond23ff5280203
arm_timer_FreeRunningCounter	libpi/include/rpi-armtimer.h	/^    arm_timer_FreeRunningCounter = arm_timer_Base + 32$/;"	e	enum:__anon67b269060203
arm_timer_IRQClear	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_IRQClear = arm_timer_Base + 12,$/;"	e	enum:__anonb929223c0203
arm_timer_IRQClear	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_IRQClear = arm_timer_Base + 12,$/;"	e	enum:__anond23ff5280203
arm_timer_IRQClear	libpi/include/rpi-armtimer.h	/^    arm_timer_IRQClear = arm_timer_Base + 12,$/;"	e	enum:__anon67b269060203
arm_timer_Load	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_Load = arm_timer_Base + 0,$/;"	e	enum:__anonb929223c0203
arm_timer_Load	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_Load = arm_timer_Base + 0,$/;"	e	enum:__anond23ff5280203
arm_timer_Load	libpi/include/rpi-armtimer.h	/^    arm_timer_Load = arm_timer_Base + 0,$/;"	e	enum:__anon67b269060203
arm_timer_MaskedIRQ	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_MaskedIRQ = arm_timer_Base + 20,$/;"	e	enum:__anonb929223c0203
arm_timer_MaskedIRQ	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_MaskedIRQ = arm_timer_Base + 20,$/;"	e	enum:__anond23ff5280203
arm_timer_MaskedIRQ	libpi/include/rpi-armtimer.h	/^    arm_timer_MaskedIRQ = arm_timer_Base + 20,$/;"	e	enum:__anon67b269060203
arm_timer_PreDivider	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_PreDivider = arm_timer_Base + 28,$/;"	e	enum:__anonb929223c0203
arm_timer_PreDivider	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_PreDivider = arm_timer_Base + 28,$/;"	e	enum:__anond23ff5280203
arm_timer_PreDivider	libpi/include/rpi-armtimer.h	/^    arm_timer_PreDivider = arm_timer_Base + 28,$/;"	e	enum:__anon67b269060203
arm_timer_RAWIRQ	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_RAWIRQ = arm_timer_Base + 16,$/;"	e	enum:__anonb929223c0203
arm_timer_RAWIRQ	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_RAWIRQ = arm_timer_Base + 16,$/;"	e	enum:__anond23ff5280203
arm_timer_RAWIRQ	libpi/include/rpi-armtimer.h	/^    arm_timer_RAWIRQ = arm_timer_Base + 16,$/;"	e	enum:__anon67b269060203
arm_timer_Reload	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_Reload = arm_timer_Base + 24,$/;"	e	enum:__anonb929223c0203
arm_timer_Reload	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_Reload = arm_timer_Base + 24,$/;"	e	enum:__anond23ff5280203
arm_timer_Reload	libpi/include/rpi-armtimer.h	/^    arm_timer_Reload = arm_timer_Base + 24,$/;"	e	enum:__anon67b269060203
arm_timer_Value	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^    arm_timer_Value = arm_timer_Base + 4,$/;"	e	enum:__anonb929223c0203
arm_timer_Value	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^    arm_timer_Value = arm_timer_Base + 4,$/;"	e	enum:__anond23ff5280203
arm_timer_Value	libpi/include/rpi-armtimer.h	/^    arm_timer_Value = arm_timer_Base + 4,$/;"	e	enum:__anon67b269060203
arm_tst_op	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^    arm_tst_op,$/;"	e	enum:__anondd00a3e60303
asid	labs/7-mem-protection/code/pinned-vm.h	/^             asid,$/;"	m	struct:__anon867efaea0608	typeref:typename:uint32_t
asid	libpi/include/pinned-vm.h	/^             asid,$/;"	m	struct:__anon7d92c1db0608	typeref:typename:uint32_t
asinh	libpi/libm/s_asinh.c	/^asinh(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
asinhf	libpi/libm/s_asinhf.c	/^asinhf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
asinl	libpi/libm/e_asinl.c	/^asinl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
asm_align	libpi/include/rpi.h	/^#define asm_align(/;"	d
asm_not_implemented	labs/7-mem-protection/code/mmu.c	/^void asm_not_implemented(unsigned lr) {$/;"	f	typeref:typename:void
asm_not_implemented	libpi/include/rpi-asm.h	/^#define asm_not_implemented(/;"	d
asm_not_implemented_helper	libpi/staff-src/asm-helpers.c	/^void asm_not_implemented_helper(uint32_t pc) {$/;"	f	typeref:typename:void
asm_not_reached	libpi/include/rpi-asm.h	/^#define asm_not_reached(/;"	d
asm_not_reached_helper	libpi/staff-src/asm-helpers.c	/^void asm_not_reached_helper(uint32_t pc) {$/;"	f	typeref:typename:void
assert	libpi/libc/assert.h	/^#define assert(/;"	d
assign32_T	libpi/libc/helper-macros.h	/^#define assign32_T(/;"	d
at_user_level	libpi/staff-src/reboot.c	/^int at_user_level(void) {$/;"	f	typeref:typename:int
atan	libpi/libm/s_atan.c	/^atan(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
atan2l	libpi/libm/e_atan2l.c	/^atan2l(long double y, long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
atanf	libpi/libm/s_atanf.c	/^atanf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
atanhi	libpi/libm/s_atan.c	/^static const double atanhi[] = {$/;"	v	typeref:typename:const double[]	file:
atanhi	libpi/libm/s_atanf.c	/^static const float atanhi[] = {$/;"	v	typeref:typename:const float[]	file:
atanl	libpi/libm/s_atanl.c	/^atanl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
atanlo	libpi/libm/s_atan.c	/^static const double atanlo[] = {$/;"	v	typeref:typename:const double[]	file:
atanlo	libpi/libm/s_atanf.c	/^static const float atanlo[] = {$/;"	v	typeref:typename:const float[]	file:
attribute	labs/20-d/code/libd/gcc/attribute.d	/^auto attribute(A...)(A args) if (A.length > 0 && is(A[0] == string)) {$/;"	f
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$126
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$127
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$128
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$129
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$130
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$131
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$132
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$133
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$134
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$135
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$136
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$137
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$138
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$139
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$140
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$141
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$142
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$143
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$144
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$145
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$146
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$147
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$148
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$149
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$150
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$151
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$152
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$153
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$154
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$155
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$156
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$157
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$158
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$159
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$160
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.CEN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.CIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.CLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.COUT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.I0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.I1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.I2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.I3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.LO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.O
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_LC.netnames.SR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_10
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_11
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_12
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_13
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_14
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_15
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_8
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.MASK_9
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_10
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_8
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RADDR_9
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_10
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_11
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_12
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_13
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_14
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_15
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_8
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RDATA_9
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.RE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_10
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_8
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WADDR_9
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_10
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_11
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_12
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_13
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_14
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_15
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_8
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WDATA_9
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.ICESTORM_RAM.netnames.WE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_CARRY.netnames.CI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_CARRY.netnames.CO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_CARRY.netnames.I0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_CARRY.netnames.I1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFF.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFF.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFF.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFE.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFE.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFE.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFE.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFER.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFER.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFER.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFER.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFER.netnames.R
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFES.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFES.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFES.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFES.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFES.netnames.S
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESR.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESR.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESR.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESR.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESR.netnames.R
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESS.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESS.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESS.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESS.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFESS.netnames.S
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFN.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFN.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFN.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNE.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNE.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNE.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNE.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNER.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNER.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNER.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNER.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNER.netnames.R
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNES.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNES.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNES.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNES.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNES.netnames.S
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESR.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESR.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESR.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESR.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESR.netnames.R
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESS.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESS.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESS.netnames.E
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESS.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNESS.netnames.S
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNR.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNR.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNR.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNR.netnames.R
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNS.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNS.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNS.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNS.netnames.S
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNSR.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNSR.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNSR.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNSR.netnames.R
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNSS.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNSS.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNSS.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFNSS.netnames.S
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFR.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFR.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFR.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFR.netnames.R
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFS.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFS.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFS.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFS.netnames.S
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFSR.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFSR.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFSR.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFSR.netnames.R
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFSS.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFSS.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFSS.netnames.Q
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_DFFSS.netnames.S
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_FILTER_50NS.netnames.FILTERIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_FILTER_50NS.netnames.FILTEROUT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB.netnames.GLOBAL_BUFFER_OUTPUT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB.netnames.USER_SIGNAL_TO_GLOBAL_BUFFER
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.CLOCK_ENABLE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.D_IN_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.D_IN_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.D_OUT_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.D_OUT_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.GLOBAL_BUFFER_OUTPUT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.INPUT_CLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.LATCH_INPUT_VALUE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.OUTPUT_CLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.OUTPUT_ENABLE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_GB_IO.netnames.PACKAGE_PIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.CLKHF
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.CLKHFEN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.CLKHFPU
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM8
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_HFOSC.netnames.TRIM9
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.I2CIRQ
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.I2CWKUP
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBACKO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBADRI0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBADRI1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBADRI2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBADRI3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBADRI4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBADRI5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBADRI6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBADRI7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBCLKI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATI0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATI1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATI2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATI3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATI4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATI5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATI6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATI7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATO0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATO1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATO2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATO3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATO4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATO5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATO6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBDATO7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBRWI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SBSTBI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SCLI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SCLO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SCLOE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SDAI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SDAO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_I2C.netnames.SDAOE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.CLOCK_ENABLE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.D_IN_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.D_IN_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.D_OUT_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.D_OUT_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.INPUT_CLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.LATCH_INPUT_VALUE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.OUTPUT_CLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.OUTPUT_ENABLE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO.netnames.PACKAGE_PIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.CLOCK_ENABLE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.D_IN_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.D_IN_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.D_OUT_0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.D_OUT_1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.INPUT_CLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.LATCH_INPUT_VALUE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.OUTPUT_CLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.OUTPUT_ENABLE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.PACKAGE_PIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.PU_ENB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_I3C.netnames.WEAK_PU_ENB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.CLOCKENABLE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.DIN0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.DIN1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.DOUT0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.DOUT1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.INPUTCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.LATCHINPUTVALUE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.OUTPUTCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.OUTPUTENABLE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_IO_OD.netnames.PACKAGEPIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDADDR0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDADDR1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDADDR2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDADDR3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDCS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDDAT0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDDAT1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDDAT2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDDAT3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDDAT4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDDAT5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDDAT6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDDAT7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDDEN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDEXE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDON
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.LEDDRST
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.PWMOUT0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.PWMOUT1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LEDDA_IP.netnames.PWMOUT2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LED_DRV_CUR.netnames.EN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LED_DRV_CUR.netnames.LEDPU
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LFOSC.netnames.CLKLF
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LFOSC.netnames.CLKLFEN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LFOSC.netnames.CLKLFPU
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LUT4.netnames.I0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LUT4.netnames.I1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LUT4.netnames.I2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LUT4.netnames.I3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_LUT4.netnames.O
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.A
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.ACCUMCI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.ACCUMCO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.ADDSUBBOT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.ADDSUBTOP
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.AHOLD
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.B
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.BHOLD
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.CE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.CHOLD
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.CI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.CLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.CO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.D
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.DHOLD
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.IRSTBOT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.IRSTTOP
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.O
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.OHOLDBOT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.OHOLDTOP
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.OLOADBOT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.OLOADTOP
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.ORSTBOT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.ORSTTOP
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.SIGNEXTIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_MAC16.netnames.SIGNEXTOUT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.BYPASS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.EXTFEEDBACK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.LATCHINPUTVALUE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.LOCK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.REFERENCECLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.RESETB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.SCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.SDI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE.netnames.SDO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.BYPASS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.EXTFEEDBACK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.LATCHINPUTVALUE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.LOCK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.PACKAGEPIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.RESETB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.SCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.SDI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD.netnames.SDO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.BYPASS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.EXTFEEDBACK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.LATCHINPUTVALUE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.LOCK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.PACKAGEPIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.RESETB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.SCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.SDI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD.netnames.SDO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.BYPASS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.EXTFEEDBACK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.LATCHINPUTVALUE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.LOCK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.PLLOUTCORE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.PLLOUTGLOBAL
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.REFERENCECLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.RESETB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.SCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.SDI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_CORE.netnames.SDO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.BYPASS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.EXTFEEDBACK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.LATCHINPUTVALUE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.LOCK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.PACKAGEPIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.PLLOUTCORE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.PLLOUTGLOBAL
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.RESETB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.SCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.SDI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_PLL40_PAD.netnames.SDO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$90
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$91
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$92
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$93
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$94
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$95
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$96
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$97
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$98
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.MASK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.RADDR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.RCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.RCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.RDATA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.RE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.WADDR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.WCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.WCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.WDATA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4K.netnames.WE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$100
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$101
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$102
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$103
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$104
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$105
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$106
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$107
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$99
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.MASK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.RADDR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.RCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.RCLKN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.RDATA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.RE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.WADDR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.WCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.WCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.WDATA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR.netnames.WE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$117
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$118
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$119
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$120
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$121
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$122
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$123
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$124
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$125
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.MASK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.RADDR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.RCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.RCLKN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.RDATA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.RE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.WADDR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.WCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.WCLKN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.WDATA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW.netnames.WE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$108
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$109
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$110
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$111
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$112
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$113
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$114
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$115
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$116
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256_Y
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.MASK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.RADDR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.RCLK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.RCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.RDATA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.RE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.WADDR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.WCLKE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.WCLKN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.WDATA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW.netnames.WE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGBA_DRV.netnames.CURREN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGBA_DRV.netnames.RGB0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGBA_DRV.netnames.RGB0PWM
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGBA_DRV.netnames.RGB1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGBA_DRV.netnames.RGB1PWM
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGBA_DRV.netnames.RGB2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGBA_DRV.netnames.RGB2PWM
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGBA_DRV.netnames.RGBLEDEN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGB_DRV.netnames.RGB0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGB_DRV.netnames.RGB0PWM
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGB_DRV.netnames.RGB1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGB_DRV.netnames.RGB1PWM
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGB_DRV.netnames.RGB2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGB_DRV.netnames.RGB2PWM
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGB_DRV.netnames.RGBLEDEN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_RGB_DRV.netnames.RGBPU
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MCSNO0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MCSNO1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MCSNO2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MCSNO3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MCSNOE0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MCSNOE1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MCSNOE2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MCSNOE3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.MOE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBACKO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBADRI0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBADRI1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBADRI2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBADRI3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBADRI4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBADRI5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBADRI6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBADRI7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBCLKI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATI0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATI1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATI2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATI3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATI4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATI5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATI6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATI7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATO0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATO1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATO2
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATO3
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATO4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATO5
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATO6
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBDATO7
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBRWI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SBSTBI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SCKI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SCKO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SCKOE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SCSNI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SOE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SPIIRQ
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPI.netnames.SPIWKUP
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.ADDRESS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.CHIPSELECT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.CLOCK
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.DATAIN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.DATAOUT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.MASKWREN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.POWEROFF
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.SLEEP
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.STANDBY
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_SPRAM256KA.netnames.WREN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_WARMBOOT.netnames.BOOT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_WARMBOOT.netnames.S0
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.SB_WARMBOOT.netnames.S1
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.cells.rgb
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.led_b
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.led_blue
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.led_g
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.led_green
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.led_r
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.led_red
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.serial_rxd
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.serial_txd
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.spi_cs
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.top.led_b
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.top.led_g
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.top.led_r
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.top.rst
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.top.rx
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^          "attributes": {$/;"	o	object:modules.top.netnames.top.tx
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.ICESTORM_LC
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.ICESTORM_RAM
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_CARRY
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFF
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFER
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFES
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFESR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFESS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFN
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFNE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFNER
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFNES
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFNESR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFNESS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFNR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFNS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFNSR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFNSS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFSR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_DFFSS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_FILTER_50NS
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_GB
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_GB_IO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_HFOSC
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_I2C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_IO
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_IO_I3C
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_IO_OD
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_LEDDA_IP
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_LED_DRV_CUR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_LFOSC
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_LUT4
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_MAC16
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_PLL40_2F_CORE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_PLL40_2F_PAD
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_PLL40_2_PAD
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_PLL40_CORE
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_PLL40_PAD
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_RAM40_4K
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_RAM40_4KNR
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_RAM40_4KNRNW
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_RAM40_4KNW
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_RGBA_DRV
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_RGB_DRV
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_SPI
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_SPRAM256KA
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.SB_WARMBOOT
attributes	labs/12-verilog-blink/code/0-light/led_top.json	/^      "attributes": {$/;"	o	object:modules.top
autodetect	labs/20-d/code/tools/piprog/piprog.go	/^var autodetect = []string{$/;"	v	package:main
autodetect	labs/20-d/code/tools/rduart/rduart.go	/^var autodetect = []string{$/;"	v	package:main
aux_enables	libpi/src/uart.c	/^	*const aux_enables = (void*)0x20215004;$/;"	v	typeref:typename:volatile unsigned * const	file:
aux_periphs	libpi/include/uart.h	/^struct aux_periphs {$/;"	s
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_DSP
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_HFOSC
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_LC
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_LFOSC
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_PLL
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_RAM
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_SPRAM
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.IO_I3C
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_GB
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_I2C
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_IO
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_LEDDA_IP
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_RGBA_DRV
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_SPI
available	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_WARMBOOT
b	labs/12-verilog-blink/code/1-mux/mux.sv	/^        input logic a, b,$/;"	p	module:mux
b	labs/12-verilog-blink/code/2-adder/adder.sv	/^        input logic [31:0] a, b,$/;"	p	module:adder
b	labs/12-verilog-blink/code/2-adder/adder.sv	/^        input logic a, b, cin,$/;"	p	module:full_adder
b	labs/12-verilog-blink/code/2-adder/adder.sv	/^        input logic a, b,$/;"	p	module:half_adder
b	labs/20-d/code/progs/alloc/main.d	/^    int b = 7;$/;"	m	struct:Foo	file:
b	labs/4-ws2812b/code/neopixel.c	/^    uint8_t r,g,b;$/;"	m	struct:neo_pixel	typeref:typename:uint8_t	file:
b	libpi/include/color.h	/^  uint8_t b:8;$/;"	m	struct:color	typeref:typename:uint8_t:8
backward	labs/15-stepper-motor/code-sw-uart/a4988.h	/^enum { forward = 0, backward = 1, off = 2 };$/;"	e	enum:__anon737612970103
backward	labs/15-stepper-motor/code/a4988.h	/^enum { forward = 0, backward = 1, off = 2 };$/;"	e	enum:__anonb834a2b70103
bar	labs/5-malloc+gc/code/tests-2.0/part2-test5-gc.c	/^unsigned bar(void) {$/;"	f	typeref:typename:unsigned
bar	labs/5-malloc+gc/code/tests-3.0/part2-test5-gc.c	/^unsigned bar(void) {$/;"	f	typeref:typename:unsigned
bar	labs/5-malloc+gc/code/tests/part2-test5.c	/^void bar(void) {$/;"	f	typeref:typename:void
bar	labs/6-debug-alloc/code/tests-2.0/part2-test5-gc.c	/^unsigned bar(void) {$/;"	f	typeref:typename:unsigned
bar	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test5-gc.c	/^unsigned bar(void) {$/;"	f	typeref:typename:unsigned
base	labs/20-d/code/libd/ulib/alloc.d	/^    uintptr base;$/;"	m	struct:Bump	file:
base	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^static Header base;$/;"	v	typeref:typename:Header	file:
base	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^static Header base;$/;"	v	typeref:typename:Header	file:
base	labs/5-malloc+gc/code/kr-malloc.c	/^static Header base;$/;"	v	typeref:typename:Header	file:
base	labs/6-debug-alloc/code/kr-malloc.c	/^static Header base;$/;"	v	typeref:typename:Header	file:
base	labs/7-mem-protection/code/armv6-cp15.h	/^    unsigned base;$/;"	m	struct:__anon5bc741ce0108	typeref:typename:unsigned
base	labs/9-memcheck-stat/starter-code/kr-malloc.c	/^static Header base;$/;"	v	typeref:typename:Header	file:
base	libpi/include/armv6-cp15.h	/^    unsigned base;$/;"	m	struct:__anon3553e6df0108	typeref:typename:unsigned
baud	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint baud;$/;"	m	struct:AuxPeriphs	file:
baud	labs/20-d/code/tools/piprog/piprog.go	/^var baud = flag.Uint("baud", 115200, "baud rate")$/;"	v	package:main
baud	labs/20-d/code/tools/rduart/rduart.go	/^var baud = flag.Uint("baud", 115200, "baud rate")$/;"	v	package:main
baud	libpi/include/sw-uart.h	/^    uint32_t baud;$/;"	m	struct:__anon6dce2d000108	typeref:typename:uint32_t
baud	libpi/include/uart.h	/^        baud;$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
baud_generator	labs/13-verilog-uart/1-rx/uart_top.sv	/^    counter #(.M(div)) baud_generator ($/;"	i	module:uart_top	typeref:module:counter
baud_generator	labs/13-verilog-uart/2-tx/uart_top.sv	/^    counter #(.M(div)) baud_generator ($/;"	i	module:uart_top	typeref:module:counter
bit	libpi/libc/rpi-rand.c	/^static unsigned bit;$/;"	v	typeref:typename:unsigned	file:
bit_clr	libpi/libc/bit-support.h	/^bit_clr(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:uint32_t
bit_clr	libunix/bit-support.h	/^bit_clr(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:uint32_t
bit_count	libpi/libc/bit-support.h	/^bit_count(uint32_t x) {$/;"	f	typeref:typename:unsigned
bit_count	libunix/bit-support.h	/^bit_count(uint32_t x) {$/;"	f	typeref:typename:unsigned
bit_get	libpi/libc/bit-support.h	/^#define bit_get /;"	d
bit_get	libunix/bit-support.h	/^#define bit_get /;"	d
bit_is_off	libpi/libc/bit-support.h	/^bit_is_off(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:unsigned
bit_is_off	libunix/bit-support.h	/^bit_is_off(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:unsigned
bit_is_on	libpi/libc/bit-support.h	/^bit_is_on(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:unsigned
bit_is_on	libunix/bit-support.h	/^bit_is_on(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:unsigned
bit_isset	libpi/libc/bit-support.h	/^#define bit_isset /;"	d
bit_isset	libunix/bit-support.h	/^#define bit_isset /;"	d
bit_not	libpi/libc/bit-support.h	/^bit_not(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:uint32_t
bit_not	libunix/bit-support.h	/^bit_not(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:uint32_t
bit_set	libpi/libc/bit-support.h	/^bit_set(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:uint32_t
bit_set	libunix/bit-support.h	/^bit_set(uint32_t x, unsigned bit) {$/;"	f	typeref:typename:uint32_t
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "0" ],$/;"	a	object:modules.top.netnames.top.rst
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "1" ]$/;"	a	object:modules.top.ports.spi_cs
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "1" ],$/;"	a	object:modules.top.netnames.led_r
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "1" ],$/;"	a	object:modules.top.netnames.spi_cs
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "1" ],$/;"	a	object:modules.top.netnames.top.led_r
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ]$/;"	a	object:modules.top.ports.serial_txd
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	a	object:modules.top.netnames.led_b
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	a	object:modules.top.netnames.led_g
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	a	object:modules.top.netnames.serial_txd
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	a	object:modules.top.netnames.top.led_b
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	a	object:modules.top.netnames.top.led_g
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ "x" ],$/;"	a	object:modules.top.netnames.top.tx
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.ICESTORM_LC.ports.LO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.SB_GB_IO.ports.D_OUT_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.SB_I2C.ports.SBADRI2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.SB_IO.ports.D_IN_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.SB_IO_I3C.ports.D_IN_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.SB_IO_OD.ports.DIN1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDDAT1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ]$/;"	a	object:modules.SB_SPI.ports.SBADRI2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.ICESTORM_LC.netnames.LO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.SB_GB_IO.netnames.D_OUT_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.SB_I2C.netnames.SBADRI2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.SB_IO.netnames.D_IN_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.SB_IO_I3C.netnames.D_IN_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.SB_IO_OD.netnames.DIN1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDDAT1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 10 ],$/;"	a	object:modules.SB_SPI.netnames.SBADRI2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.ICESTORM_LC.ports.O
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.SB_GB_IO.ports.D_IN_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.SB_I2C.ports.SBADRI1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.SB_IO.ports.D_IN_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.SB_IO_I3C.ports.D_IN_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.SB_IO_OD.ports.DIN0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDDAT0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ]$/;"	a	object:modules.SB_SPI.ports.SBADRI1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.ICESTORM_LC.netnames.O
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.SB_GB_IO.netnames.D_IN_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.SB_I2C.netnames.SBADRI1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.SB_IO.netnames.D_IN_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.SB_IO_I3C.netnames.D_IN_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.SB_IO_OD.netnames.DIN0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDDAT0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 11 ],$/;"	a	object:modules.SB_SPI.netnames.SBADRI1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 117 ]$/;"	a	object:modules.SB_MAC16.ports.CO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 117 ],$/;"	a	object:modules.SB_MAC16.netnames.CO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 118 ]$/;"	a	object:modules.SB_MAC16.ports.ACCUMCO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 118 ],$/;"	a	object:modules.SB_MAC16.netnames.ACCUMCO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 119 ]$/;"	a	object:modules.SB_MAC16.ports.SIGNEXTOUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 119 ],$/;"	a	object:modules.SB_MAC16.netnames.SIGNEXTOUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	a	object:modules.ICESTORM_LC.ports.COUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	a	object:modules.SB_GB_IO.ports.D_IN_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	a	object:modules.SB_HFOSC.ports.CLKHFPU
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	a	object:modules.SB_I2C.ports.SBADRI0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	a	object:modules.SB_IO_I3C.ports.PU_ENB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDADDR3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ]$/;"	a	object:modules.SB_SPI.ports.SBADRI0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	a	object:modules.ICESTORM_LC.netnames.COUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	a	object:modules.SB_GB_IO.netnames.D_IN_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	a	object:modules.SB_HFOSC.netnames.CLKHFPU
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	a	object:modules.SB_I2C.netnames.SBADRI0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	a	object:modules.SB_IO_I3C.netnames.PU_ENB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDADDR3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 12 ],$/;"	a	object:modules.SB_SPI.netnames.SBADRI0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	a	object:modules.SB_HFOSC.ports.CLKHFEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	a	object:modules.SB_I2C.ports.SBDATI7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	a	object:modules.SB_IO_I3C.ports.WEAK_PU_ENB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDADDR2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ]$/;"	a	object:modules.SB_SPI.ports.SBDATI7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	a	object:modules.SB_HFOSC.netnames.CLKHFEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATI7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	a	object:modules.SB_IO_I3C.netnames.WEAK_PU_ENB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDADDR2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 13 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATI7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	a	object:modules.SB_HFOSC.ports.CLKHF
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	a	object:modules.SB_I2C.ports.SBDATI6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDADDR1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ]$/;"	a	object:modules.SB_SPI.ports.SBDATI6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	a	object:modules.SB_HFOSC.netnames.CLKHF
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATI6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDADDR1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 14 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATI6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	a	object:modules.SB_I2C.ports.SBDATI5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDADDR0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ]$/;"	a	object:modules.SB_SPI.ports.SBDATI5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATI5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDADDR0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 15 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATI5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	a	object:modules.SB_I2C.ports.SBDATI4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDDEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ]$/;"	a	object:modules.SB_SPI.ports.SBDATI4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATI4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDDEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.LOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATI4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.DATAIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.DATAIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	a	object:modules.SB_I2C.ports.SBDATI3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDEXE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ]$/;"	a	object:modules.SB_SPI.ports.SBDATI3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATI3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDEXE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.BYPASS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 17 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATI3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_I2C.ports.SBDATI2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDRST
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_RAM40_4K.ports.RCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.RCLKN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.RCLKN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.RCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ]$/;"	a	object:modules.SB_SPI.ports.SBDATI2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATI2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDRST
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.RESETB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.RCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.RCLKN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.RCLKN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.RCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 18 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATI2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_I2C.ports.SBDATI1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.PWMOUT0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_RAM40_4K.ports.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ]$/;"	a	object:modules.SB_SPI.ports.SBDATI1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATI1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.PWMOUT0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.RCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 19 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATI1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.ICESTORM_LC.ports.I0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_15
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_CARRY.ports.CO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFF.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFE.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFER.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFES.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFESR.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFESS.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFN.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFNE.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFNER.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFNES.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFNESR.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFNESS.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFNR.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFNS.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFNSR.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFNSS.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFR.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFS.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFSR.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_DFFSS.ports.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_FILTER_50NS.ports.FILTERIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_GB.ports.USER_SIGNAL_TO_GLOBAL_BUFFER
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_GB_IO.ports.PACKAGE_PIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_I2C.ports.SBCLKI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_IO.ports.PACKAGE_PIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_IO_I3C.ports.PACKAGE_PIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_IO_OD.ports.PACKAGEPIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDCS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_LED_DRV_CUR.ports.EN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_LFOSC.ports.CLKLFPU
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_LUT4.ports.O
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_MAC16.ports.CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.REFERENCECLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.PACKAGEPIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.PACKAGEPIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.REFERENCECLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.PACKAGEPIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_RGBA_DRV.ports.CURREN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_RGB_DRV.ports.RGBLEDEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_SPI.ports.SBCLKI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.SB_WARMBOOT.ports.BOOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ]$/;"	a	object:modules.top.ports.led_red
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.ICESTORM_LC.netnames.I0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_15
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_CARRY.netnames.CO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFF.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFE.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFER.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFES.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFESR.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFESS.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFN.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFNE.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFNER.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFNES.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFNESR.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFNESS.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFNR.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFNS.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFNSR.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFNSS.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFR.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFS.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFSR.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_DFFSS.netnames.Q
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_FILTER_50NS.netnames.FILTERIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_GB.netnames.USER_SIGNAL_TO_GLOBAL_BUFFER
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_GB_IO.netnames.PACKAGE_PIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_I2C.netnames.SBCLKI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_IO.netnames.PACKAGE_PIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_IO_I3C.netnames.PACKAGE_PIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_IO_OD.netnames.PACKAGEPIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDCS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_LED_DRV_CUR.netnames.EN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_LFOSC.netnames.CLKLFPU
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_LUT4.netnames.O
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_MAC16.netnames.CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.REFERENCECLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.PACKAGEPIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.PACKAGEPIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.REFERENCECLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.PACKAGEPIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_RGBA_DRV.netnames.CURREN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_RGB_DRV.netnames.RGBLEDEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_SPI.netnames.SBCLKI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.SB_WARMBOOT.netnames.BOOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2 ],$/;"	a	object:modules.top.netnames.led_red
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.ADDRESS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.ADDRESS
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	a	object:modules.SB_RAM40_4K.ports.RDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.RDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.RDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.RDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.RDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.RDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.RDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.RDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_I2C.ports.SBDATI0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.PWMOUT1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_RAM40_4K.ports.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ]$/;"	a	object:modules.SB_SPI.ports.SBDATI0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATI0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.PWMOUT1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.SDO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.RE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATI0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]$/;"	a	object:modules.SB_MAC16.ports.A
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],$/;"	a	object:modules.SB_MAC16.netnames.A
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	a	object:modules.SB_I2C.ports.SCLI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.PWMOUT2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ]$/;"	a	object:modules.SB_SPI.ports.MI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	a	object:modules.SB_I2C.netnames.SCLI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.PWMOUT2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.SDI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21 ],$/;"	a	object:modules.SB_SPI.netnames.MI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	a	object:modules.SB_RAM40_4K.ports.RADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.RADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.RADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.RADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.RADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.RADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.RADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.RADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	a	object:modules.SB_I2C.ports.SDAI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDON
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ]$/;"	a	object:modules.SB_SPI.ports.SI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	a	object:modules.SB_I2C.netnames.SDAI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDON
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.SCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 22 ],$/;"	a	object:modules.SB_SPI.netnames.SI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ]$/;"	a	object:modules.SB_I2C.ports.SBDATO7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ]$/;"	a	object:modules.SB_SPI.ports.SCKI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATO7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 23 ],$/;"	a	object:modules.SB_SPI.netnames.SCKI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ]$/;"	a	object:modules.SB_I2C.ports.SBDATO6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ]$/;"	a	object:modules.SB_SPI.ports.SCSNI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATO6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 24 ],$/;"	a	object:modules.SB_SPI.netnames.SCSNI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ]$/;"	a	object:modules.SB_I2C.ports.SBDATO5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ]$/;"	a	object:modules.SB_SPI.ports.SBDATO7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATO5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 25 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATO7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ]$/;"	a	object:modules.SB_I2C.ports.SBDATO4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ]$/;"	a	object:modules.SB_SPI.ports.SBDATO6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATO4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 26 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATO6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ]$/;"	a	object:modules.SB_I2C.ports.SBDATO3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ]$/;"	a	object:modules.SB_SPI.ports.SBDATO5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATO3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 27 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATO5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ]$/;"	a	object:modules.SB_I2C.ports.SBDATO2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ]$/;"	a	object:modules.SB_SPI.ports.SBDATO4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATO2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 28 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATO4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ]$/;"	a	object:modules.SB_I2C.ports.SBDATO1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ]$/;"	a	object:modules.SB_SPI.ports.SBDATO3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATO1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 29 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATO3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.ICESTORM_LC.ports.I1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_14
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_CARRY.ports.I0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFF.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFE.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFER.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFES.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFESR.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFESS.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFN.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFNE.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFNER.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFNES.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFNESR.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFNESS.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFNR.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFNS.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFNSR.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFNSS.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFR.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFS.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFSR.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_DFFSS.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_FILTER_50NS.ports.FILTEROUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_GB.ports.GLOBAL_BUFFER_OUTPUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_GB_IO.ports.GLOBAL_BUFFER_OUTPUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_I2C.ports.SBRWI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_IO.ports.LATCH_INPUT_VALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_IO_I3C.ports.LATCH_INPUT_VALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_IO_OD.ports.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_LED_DRV_CUR.ports.LEDPU
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_LFOSC.ports.CLKLFEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_LUT4.ports.I0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_MAC16.ports.CE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.PLLOUTCOREA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.PLLOUTCOREA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.PLLOUTCOREA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.PLLOUTCORE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.PLLOUTCORE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_RGBA_DRV.ports.RGBLEDEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_RGB_DRV.ports.RGB0PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_SPI.ports.SBRWI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.SB_WARMBOOT.ports.S1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ]$/;"	a	object:modules.top.ports.led_green
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.ICESTORM_LC.netnames.I1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_14
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_CARRY.netnames.I0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFF.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFE.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFER.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFES.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFESR.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFESS.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFN.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFNE.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFNER.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFNES.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFNESR.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFNESS.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFNR.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFNS.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFNSR.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFNSS.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFR.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFS.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFSR.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_DFFSS.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_FILTER_50NS.netnames.FILTEROUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_GB.netnames.GLOBAL_BUFFER_OUTPUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_GB_IO.netnames.GLOBAL_BUFFER_OUTPUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_I2C.netnames.SBRWI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_IO.netnames.LATCH_INPUT_VALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_IO_I3C.netnames.LATCH_INPUT_VALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_IO_OD.netnames.LATCHINPUTVALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_LED_DRV_CUR.netnames.LEDPU
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_LFOSC.netnames.CLKLFEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_LUT4.netnames.I0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_MAC16.netnames.CE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.PLLOUTCORE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.PLLOUTCORE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_RGBA_DRV.netnames.RGBLEDEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_RGB_DRV.netnames.RGB0PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_SPI.netnames.SBRWI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.SB_WARMBOOT.netnames.S1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 3 ],$/;"	a	object:modules.top.netnames.led_green
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ]$/;"	a	object:modules.SB_I2C.ports.SBDATO0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ]$/;"	a	object:modules.SB_SPI.ports.SBDATO2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ],$/;"	a	object:modules.SB_I2C.netnames.SBDATO0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 30 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATO2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RADDR_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ]$/;"	a	object:modules.SB_I2C.ports.SBACKO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ]$/;"	a	object:modules.SB_SPI.ports.SBDATO1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RADDR_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ],$/;"	a	object:modules.SB_I2C.netnames.SBACKO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 31 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATO1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	a	object:modules.SB_I2C.ports.I2CIRQ
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	a	object:modules.SB_RAM40_4K.ports.WCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.WCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.WCLKN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.WCLKN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ]$/;"	a	object:modules.SB_SPI.ports.SBDATO0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	a	object:modules.SB_I2C.netnames.I2CIRQ
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.WCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.WCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.WCLKN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.WCLKN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32 ],$/;"	a	object:modules.SB_SPI.netnames.SBDATO0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.MASKWREN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 32, 33, 34, 35 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.MASKWREN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	a	object:modules.SB_I2C.ports.I2CWKUP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	a	object:modules.SB_RAM40_4K.ports.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ]$/;"	a	object:modules.SB_SPI.ports.SBACKO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	a	object:modules.SB_I2C.netnames.I2CWKUP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.WCLKE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 33 ],$/;"	a	object:modules.SB_SPI.netnames.SBACKO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	a	object:modules.SB_I2C.ports.SCLO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	a	object:modules.SB_RAM40_4K.ports.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ]$/;"	a	object:modules.SB_SPI.ports.SPIIRQ
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	a	object:modules.SB_I2C.netnames.SCLO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.WE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 34 ],$/;"	a	object:modules.SB_SPI.netnames.SPIIRQ
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ]$/;"	a	object:modules.SB_I2C.ports.SCLOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ]$/;"	a	object:modules.SB_SPI.ports.SPIWKUP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ],$/;"	a	object:modules.SB_I2C.netnames.SCLOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35 ],$/;"	a	object:modules.SB_SPI.netnames.SPIWKUP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	a	object:modules.SB_RAM40_4K.ports.WADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.WADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.WADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.WADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.WADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.WADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.WADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.WADDR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ]$/;"	a	object:modules.SB_I2C.ports.SDAO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ]$/;"	a	object:modules.SB_SPI.ports.SO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.WREN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ],$/;"	a	object:modules.SB_I2C.netnames.SDAO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ],$/;"	a	object:modules.SB_SPI.netnames.SO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.WREN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]$/;"	a	object:modules.SB_MAC16.ports.B
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],$/;"	a	object:modules.SB_MAC16.netnames.B
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ]$/;"	a	object:modules.SB_I2C.ports.SDAOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ]$/;"	a	object:modules.SB_SPI.ports.SOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.CHIPSELECT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ],$/;"	a	object:modules.SB_I2C.netnames.SDAOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ],$/;"	a	object:modules.SB_SPI.netnames.SOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 37 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.CHIPSELECT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ]$/;"	a	object:modules.SB_SPI.ports.MO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.CLOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ],$/;"	a	object:modules.SB_SPI.netnames.MO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 38 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.CLOCK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ]$/;"	a	object:modules.SB_SPI.ports.MOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.STANDBY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ],$/;"	a	object:modules.SB_SPI.netnames.MOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 39 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.STANDBY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.ICESTORM_LC.ports.I2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_13
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_CARRY.ports.I1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFF.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFE.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFER.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFES.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFESR.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFESS.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFN.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFNE.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFNER.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFNES.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFNESR.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFNESS.ports.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFNR.ports.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFNS.ports.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFNSR.ports.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFNSS.ports.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFR.ports.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFS.ports.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFSR.ports.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_DFFSS.ports.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_GB_IO.ports.LATCH_INPUT_VALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_I2C.ports.SBSTBI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_IO.ports.CLOCK_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_IO_I3C.ports.CLOCK_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_IO_OD.ports.CLOCKENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDDAT7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_LFOSC.ports.CLKLF
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_LUT4.ports.I1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.PLLOUTGLOBALA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.PLLOUTGLOBALA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.PLLOUTGLOBALA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.PLLOUTGLOBAL
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.PLLOUTGLOBAL
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_RGBA_DRV.ports.RGB0PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_RGB_DRV.ports.RGB1PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_SPI.ports.SBSTBI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.SB_WARMBOOT.ports.S0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ]$/;"	a	object:modules.top.ports.led_blue
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.ICESTORM_LC.netnames.I2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_13
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_CARRY.netnames.I1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFF.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFE.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFER.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFES.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFESR.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFESS.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFN.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFNE.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFNER.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFNES.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFNESR.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFNESS.netnames.E
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFNR.netnames.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFNS.netnames.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFNSR.netnames.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFNSS.netnames.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFR.netnames.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFS.netnames.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFSR.netnames.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_DFFSS.netnames.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_GB_IO.netnames.LATCH_INPUT_VALUE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_I2C.netnames.SBSTBI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_IO.netnames.CLOCK_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_IO_I3C.netnames.CLOCK_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_IO_OD.netnames.CLOCKENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDDAT7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_LFOSC.netnames.CLKLF
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_LUT4.netnames.I1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.PLLOUTGLOBAL
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.PLLOUTGLOBAL
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_RGBA_DRV.netnames.RGB0PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_RGB_DRV.netnames.RGB1PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_SPI.netnames.SBSTBI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.SB_WARMBOOT.netnames.S0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4 ],$/;"	a	object:modules.top.netnames.led_blue
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]$/;"	a	object:modules.SB_MAC16.ports.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],$/;"	a	object:modules.SB_MAC16.netnames.C
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ]$/;"	a	object:modules.SB_SPI.ports.SCKO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.SLEEP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ],$/;"	a	object:modules.SB_SPI.netnames.SCKO
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 40 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.SLEEP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ]$/;"	a	object:modules.SB_SPI.ports.SCKOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.POWEROFF
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ],$/;"	a	object:modules.SB_SPI.netnames.SCKOE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 41 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.POWEROFF
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42 ]$/;"	a	object:modules.SB_SPI.ports.MCSNO3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42 ],$/;"	a	object:modules.SB_SPI.netnames.MCSNO3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]$/;"	a	object:modules.SB_SPRAM256KA.ports.DATAOUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],$/;"	a	object:modules.SB_SPRAM256KA.netnames.DATAOUT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 43 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 43 ]$/;"	a	object:modules.SB_SPI.ports.MCSNO2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 43 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 43 ],$/;"	a	object:modules.SB_SPI.netnames.MCSNO2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 44 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 44 ]$/;"	a	object:modules.SB_SPI.ports.MCSNO1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 44 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 44 ],$/;"	a	object:modules.SB_SPI.netnames.MCSNO1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 45 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WADDR_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 45 ]$/;"	a	object:modules.SB_SPI.ports.MCSNO0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 45 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WADDR_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 45 ],$/;"	a	object:modules.SB_SPI.netnames.MCSNO0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_15
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46 ]$/;"	a	object:modules.SB_SPI.ports.MCSNOE3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_15
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46 ],$/;"	a	object:modules.SB_SPI.netnames.MCSNOE3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	a	object:modules.SB_RAM40_4K.ports.MASK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.MASK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.MASK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.MASK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.MASK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.MASK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.MASK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.MASK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 47 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_14
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 47 ]$/;"	a	object:modules.SB_SPI.ports.MCSNOE2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 47 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_14
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 47 ],$/;"	a	object:modules.SB_SPI.netnames.MCSNOE2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 48 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_13
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 48 ]$/;"	a	object:modules.SB_SPI.ports.MCSNOE1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 48 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_13
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 48 ],$/;"	a	object:modules.SB_SPI.netnames.MCSNOE1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 49 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_12
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 49 ]$/;"	a	object:modules.SB_SPI.ports.MCSNOE0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 49 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_12
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 49 ],$/;"	a	object:modules.SB_SPI.netnames.MCSNOE0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.ICESTORM_LC.ports.I3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_12
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_CARRY.ports.CI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFE.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFER.ports.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFES.ports.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFESR.ports.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFESS.ports.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFNE.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFNER.ports.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFNES.ports.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFNESR.ports.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFNESS.ports.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFNR.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFNS.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFNSR.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFNSS.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFR.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFS.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFSR.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_DFFSS.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_GB_IO.ports.CLOCK_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_I2C.ports.SBADRI7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_IO.ports.INPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_IO_I3C.ports.INPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_IO_OD.ports.INPUTCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDDAT6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_LUT4.ports.I2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.PLLOUTCOREB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.PLLOUTCOREB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.PLLOUTCOREB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_RGBA_DRV.ports.RGB1PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_RGB_DRV.ports.RGB2PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.SB_SPI.ports.SBADRI7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ]$/;"	a	object:modules.top.ports.serial_rxd
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.ICESTORM_LC.netnames.I3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_12
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_CARRY.netnames.CI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFE.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFER.netnames.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFES.netnames.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFESR.netnames.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFESS.netnames.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFNE.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFNER.netnames.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFNES.netnames.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFNESR.netnames.R
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFNESS.netnames.S
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFNR.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFNS.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFNSR.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFNSS.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFR.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFS.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFSR.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_DFFSS.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_GB_IO.netnames.CLOCK_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_I2C.netnames.SBADRI7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_IO.netnames.INPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_IO_I3C.netnames.INPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_IO_OD.netnames.INPUTCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDDAT6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_LUT4.netnames.I2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_RGBA_DRV.netnames.RGB1PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_RGB_DRV.netnames.RGB2PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.SB_SPI.netnames.SBADRI7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.top.netnames.serial_rxd
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 5 ],$/;"	a	object:modules.top.netnames.top.rx
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 50 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_11
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 50 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_11
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 51 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 51 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]$/;"	a	object:modules.SB_MAC16.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],$/;"	a	object:modules.SB_MAC16.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 53 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 53 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 54 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 54 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 55 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 55 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 56 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 56 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 57 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 57 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 58 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 58 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 59 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 59 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.ICESTORM_LC.ports.CIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_11
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_DFFER.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_DFFES.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_DFFESR.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_DFFESS.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_DFFNER.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_DFFNES.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_DFFNESR.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_DFFNESS.ports.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_GB_IO.ports.INPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_I2C.ports.SBADRI6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_IO.ports.OUTPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_IO_I3C.ports.OUTPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_IO_OD.ports.OUTPUTCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDDAT5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_LUT4.ports.I3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.PLLOUTGLOBALB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.PLLOUTGLOBALB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.PLLOUTGLOBALB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_RGBA_DRV.ports.RGB2PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_RGB_DRV.ports.RGBPU
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ]$/;"	a	object:modules.SB_SPI.ports.SBADRI6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.ICESTORM_LC.netnames.CIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_11
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_DFFER.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_DFFES.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_DFFESR.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_DFFESS.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_DFFNER.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_DFFNES.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_DFFNESR.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_DFFNESS.netnames.D
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_GB_IO.netnames.INPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_I2C.netnames.SBADRI6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_IO.netnames.OUTPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_IO_I3C.netnames.OUTPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_IO_OD.netnames.OUTPUTCLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDDAT5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_LUT4.netnames.I3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALB
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_RGBA_DRV.netnames.RGB2PWM
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_RGB_DRV.netnames.RGBPU
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6 ],$/;"	a	object:modules.SB_SPI.netnames.SBADRI6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	a	object:modules.SB_PLL40_CORE.ports.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]$/;"	a	object:modules.SB_PLL40_PAD.ports.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	a	object:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],$/;"	a	object:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 60 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 60 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 61 ]$/;"	a	object:modules.ICESTORM_RAM.ports.MASK_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 61 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.MASK_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_15
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_15
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	a	object:modules.SB_RAM40_4K.ports.WDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	a	object:modules.SB_RAM40_4KNR.ports.WDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	a	object:modules.SB_RAM40_4KNRNW.ports.WDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]$/;"	a	object:modules.SB_RAM40_4KNW.ports.WDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.WDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.WDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.WDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.WDATA
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 63 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_14
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 63 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_14
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 64 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_13
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 64 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_13
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 65 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_12
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 65 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_12
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 66 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_11
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 66 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_11
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 67 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 67 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 68 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 68 ]$/;"	a	object:modules.SB_MAC16.ports.AHOLD
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 68 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 68 ],$/;"	a	object:modules.SB_MAC16.netnames.AHOLD
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 69 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 69 ]$/;"	a	object:modules.SB_MAC16.ports.BHOLD
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 69 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 69 ],$/;"	a	object:modules.SB_MAC16.netnames.BHOLD
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.ICESTORM_LC.ports.CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_GB_IO.ports.OUTPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_I2C.ports.SBADRI5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_IO.ports.OUTPUT_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_IO_I3C.ports.OUTPUT_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_IO_OD.ports.OUTPUTENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDDAT4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_RGBA_DRV.ports.RGB0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_RGB_DRV.ports.RGB0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ]$/;"	a	object:modules.SB_SPI.ports.SBADRI5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.ICESTORM_LC.netnames.CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_10
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_GB_IO.netnames.OUTPUT_CLK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_I2C.netnames.SBADRI5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_IO.netnames.OUTPUT_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_IO_I3C.netnames.OUTPUT_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_IO_OD.netnames.OUTPUTENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDDAT4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.EXTFEEDBACK
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_RGBA_DRV.netnames.RGB0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_RGB_DRV.netnames.RGB0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 7 ],$/;"	a	object:modules.SB_SPI.netnames.SBADRI5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 70 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 70 ]$/;"	a	object:modules.SB_MAC16.ports.CHOLD
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 70 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 70 ],$/;"	a	object:modules.SB_MAC16.netnames.CHOLD
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 71 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 71 ]$/;"	a	object:modules.SB_MAC16.ports.DHOLD
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 71 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 71 ],$/;"	a	object:modules.SB_MAC16.netnames.DHOLD
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 72 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 72 ]$/;"	a	object:modules.SB_MAC16.ports.IRSTTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 72 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_5
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 72 ],$/;"	a	object:modules.SB_MAC16.netnames.IRSTTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 73 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 73 ]$/;"	a	object:modules.SB_MAC16.ports.IRSTBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 73 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 73 ],$/;"	a	object:modules.SB_MAC16.netnames.IRSTBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 74 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 74 ]$/;"	a	object:modules.SB_MAC16.ports.ORSTTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 74 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 74 ],$/;"	a	object:modules.SB_MAC16.netnames.ORSTTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 75 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 75 ]$/;"	a	object:modules.SB_MAC16.ports.ORSTBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 75 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 75 ],$/;"	a	object:modules.SB_MAC16.netnames.ORSTBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 76 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 76 ]$/;"	a	object:modules.SB_MAC16.ports.OLOADTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 76 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 76 ],$/;"	a	object:modules.SB_MAC16.netnames.OLOADTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 77 ]$/;"	a	object:modules.ICESTORM_RAM.ports.WDATA_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 77 ]$/;"	a	object:modules.SB_MAC16.ports.OLOADBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 77 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.WDATA_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 77 ],$/;"	a	object:modules.SB_MAC16.netnames.OLOADBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ]$/;"	a	object:modules.SB_MAC16.ports.ADDSUBTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	a	object:modules.SB_MAC16.netnames.ADDSUBTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 78 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ]$/;"	a	object:modules.SB_MAC16.ports.ADDSUBBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	a	object:modules.SB_MAC16.netnames.ADDSUBBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 79 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.ICESTORM_LC.ports.CEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_GB_IO.ports.OUTPUT_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_I2C.ports.SBADRI4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_IO.ports.D_OUT_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_IO_I3C.ports.D_OUT_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_IO_OD.ports.DOUT1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDDAT3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_RGBA_DRV.ports.RGB1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_RGB_DRV.ports.RGB1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ]$/;"	a	object:modules.SB_SPI.ports.SBADRI4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.ICESTORM_LC.netnames.CEN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_9
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_GB_IO.netnames.OUTPUT_ENABLE
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM6
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_I2C.netnames.SBADRI4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_IO.netnames.D_OUT_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_IO_I3C.netnames.D_OUT_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_IO_OD.netnames.DOUT1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDDAT3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_RGBA_DRV.netnames.RGB1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_RGB_DRV.netnames.RGB1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8 ],$/;"	a	object:modules.SB_SPI.netnames.SBADRI4
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	a	object:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	a	object:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]$/;"	a	object:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	a	object:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	a	object:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],$/;"	a	object:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ]$/;"	a	object:modules.SB_MAC16.ports.OHOLDTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	a	object:modules.SB_MAC16.netnames.OHOLDTOP
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 80 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ]$/;"	a	object:modules.SB_MAC16.ports.OHOLDBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	a	object:modules.SB_MAC16.netnames.OHOLDBOT
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	a	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	a	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	a	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 81 ],$/;"	a	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256_Y
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 82 ]$/;"	a	object:modules.SB_MAC16.ports.CI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 82 ],$/;"	a	object:modules.SB_MAC16.netnames.CI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 83 ]$/;"	a	object:modules.SB_MAC16.ports.ACCUMCI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 83 ],$/;"	a	object:modules.SB_MAC16.netnames.ACCUMCI
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 84 ]$/;"	a	object:modules.SB_MAC16.ports.SIGNEXTIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 84 ],$/;"	a	object:modules.SB_MAC16.netnames.SIGNEXTIN
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	a	object:modules.SB_MAC16.netnames.O
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 1/;"	a	object:modules.SB_MAC16.ports.O
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.ICESTORM_LC.ports.SR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.ICESTORM_RAM.ports.RDATA_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_GB_IO.ports.D_OUT_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_HFOSC.ports.TRIM7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_I2C.ports.SBADRI3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_IO.ports.D_OUT_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_IO_I3C.ports.D_OUT_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_IO_OD.ports.DOUT0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_LEDDA_IP.ports.LEDDDAT2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_RGBA_DRV.ports.RGB2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_RGB_DRV.ports.RGB2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ]$/;"	a	object:modules.SB_SPI.ports.SBADRI3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.ICESTORM_LC.netnames.SR
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.ICESTORM_RAM.netnames.RDATA_8
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_GB_IO.netnames.D_OUT_0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_HFOSC.netnames.TRIM7
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_I2C.netnames.SBADRI3
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_IO.netnames.D_OUT_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_IO_I3C.netnames.D_OUT_1
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_IO_OD.netnames.DOUT0
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_LEDDA_IP.netnames.LEDDDAT2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_RGBA_DRV.netnames.RGB2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_RGB_DRV.netnames.RGB2
bits	labs/12-verilog-blink/code/0-light/led_top.json	/^          "bits": [ 9 ],$/;"	a	object:modules.SB_SPI.netnames.SBADRI3
bits	libpi/libm/aarch64_fpmath.h	/^	} bits;$/;"	m	union:IEEEl2bits	typeref:struct:IEEEl2bits::__anone759e7150108
bits	libpi/libm/amd64_fpmath.h	/^	} bits;$/;"	m	union:IEEEl2bits	typeref:struct:IEEEl2bits::__anonce00f2c80108
bits	libpi/libm/fpmath.h	/^	} bits;$/;"	m	union:IEEEd2bits	typeref:struct:IEEEd2bits::__anon6c5c43ed0208
bits	libpi/libm/fpmath.h	/^	} bits;$/;"	m	union:IEEEf2bits	typeref:struct:IEEEf2bits::__anon6c5c43ed0108
bits	libpi/libm/i386_fpmath.h	/^	} bits;$/;"	m	union:IEEEl2bits	typeref:struct:IEEEl2bits::__anon770de1160108
bits	libpi/libm/mips_fpmath.h	/^	} bits;$/;"	m	union:IEEEl2bits	typeref:struct:IEEEl2bits::__anon2aabf4a50108
bits	libpi/libm/powerpc_fpmath.h	/^	} bits;$/;"	m	union:IEEEl2bits	typeref:struct:IEEEl2bits::__anon31d1ae8c0108
bits	libpi/libm/s_cbrt.c	/^	    u_int64_t bits;$/;"	m	union:cbrt::__anon37d3a705010a	typeref:typename:u_int64_t	file:
bits	libpi/libm/s_nan.c	/^		u_int32_t bits[1];$/;"	m	union:nanf::__anon5f8ec1b7020a	typeref:typename:u_int32_t[1]	file:
bits	libpi/libm/s_nan.c	/^		u_int32_t bits[2];$/;"	m	union:nan::__anon5f8ec1b7010a	typeref:typename:u_int32_t[2]	file:
bits_clr	libpi/libc/bit-support.h	/^bits_clr(uint32_t x, unsigned lb, unsigned ub) {$/;"	f	typeref:typename:uint32_t
bits_clr	libunix/bit-support.h	/^bits_clr(uint32_t x, unsigned lb, unsigned ub) {$/;"	f	typeref:typename:uint32_t
bits_diff	libpi/libc/bit-support.h	/^bits_diff(uint32_t A, uint32_t B) {$/;"	f	typeref:typename:uint32_t
bits_diff	libunix/bit-support.h	/^bits_diff(uint32_t A, uint32_t B) {$/;"	f	typeref:typename:uint32_t
bits_eq	libpi/libc/bit-support.h	/^bits_eq(uint32_t x, unsigned lb, unsigned ub, uint32_t val) {$/;"	f	typeref:typename:unsigned
bits_eq	libunix/bit-support.h	/^bits_eq(uint32_t x, unsigned lb, unsigned ub, uint32_t val) {$/;"	f	typeref:typename:unsigned
bits_get	libpi/libc/bit-support.h	/^bits_get(uint32_t x, unsigned lb, unsigned ub) {$/;"	f	typeref:typename:uint32_t
bits_get	libunix/bit-support.h	/^bits_get(uint32_t x, unsigned lb, unsigned ub) {$/;"	f	typeref:typename:uint32_t
bits_intersect	libpi/libc/bit-support.h	/^bits_intersect(uint32_t x, uint32_t y) {$/;"	f	typeref:typename:uint32_t
bits_intersect	libunix/bit-support.h	/^bits_intersect(uint32_t x, uint32_t y) {$/;"	f	typeref:typename:uint32_t
bits_mask	libpi/libc/bit-support.h	/^static inline uint32_t bits_mask(unsigned nbits) {$/;"	f	typeref:typename:uint32_t
bits_mask	libunix/bit-support.h	/^static inline uint32_t bits_mask(unsigned nbits) {$/;"	f	typeref:typename:uint32_t
bits_not	libpi/libc/bit-support.h	/^static inline uint32_t bits_not(uint32_t x) {$/;"	f	typeref:typename:uint32_t
bits_not	libunix/bit-support.h	/^static inline uint32_t bits_not(uint32_t x) {$/;"	f	typeref:typename:uint32_t
bits_set	libpi/libc/bit-support.h	/^bits_set(uint32_t x, unsigned lb, unsigned ub, uint32_t v) {$/;"	f	typeref:typename:uint32_t
bits_set	libunix/bit-support.h	/^bits_set(uint32_t x, unsigned lb, unsigned ub, uint32_t v) {$/;"	f	typeref:typename:uint32_t
bits_union	libpi/libc/bit-support.h	/^bits_union(uint32_t x, uint32_t y) {$/;"	f	typeref:typename:uint32_t
bits_union	libunix/bit-support.h	/^bits_union(uint32_t x, uint32_t y) {$/;"	f	typeref:typename:uint32_t
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_RAM.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_CARRY.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFF.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFE.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFER.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFES.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFESR.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFESS.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFN.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNE.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNER.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNES.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNESR.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNESS.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNR.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNS.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNSR.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNSS.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFR.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFS.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFSR.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFSS.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_FILTER_50NS.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_GB.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_GB_IO.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_HFOSC.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_I2C.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_IO.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_IO_I3C.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_IO_OD.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_LEDDA_IP.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_LED_DRV_CUR.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_LFOSC.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_LUT4.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_MAC16.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_2F_CORE.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_2F_PAD.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_2_PAD.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_CORE.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_PAD.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RGBA_DRV.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RGB_DRV.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_SPI.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_SPRAM256KA.attributes
blackbox	labs/12-verilog-blink/code/0-light/led_top.json	/^        "blackbox": "00000000000000000000000000000001",$/;"	s	object:modules.SB_WARMBOOT.attributes
blink.main	labs/20-d/code/progs/blink/main.d	/^module blink.main;$/;"	M
blink_top	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^module blink_top$/;"	m
block_id	labs/5-malloc+gc/code/ckalloc copy.h	/^    uint32_t block_id;$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
block_id	labs/6-debug-alloc/code/ckalloc copy.h	/^    uint32_t block_id;$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
block_id	labs/6-debug-alloc/code/ckalloc.h	/^    uint32_t block_id;$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
block_id	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    uint32_t block_id;$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
block_id	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    uint32_t block_id;$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
block_id	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    uint32_t block_id;$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
block_id	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    uint32_t block_id;$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
block_id	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    uint32_t block_id;$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
block_id	libpi/include/ckalloc.h	/^    uint32_t block_id;$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
bp	libpi/libm/e_pow.c	/^bp[] = {1.0, 1.5,},$/;"	v	typeref:typename:const double[]	file:
bp	libpi/libm/e_powf.c	/^bp[] = {1.0, 1.5,},$/;"	v	typeref:typename:const float[]	file:
buf_next	labs/13-verilog-uart/2-tx/flag_buf.sv	/^    logic [W-1:0] buf_reg, buf_next;$/;"	r	module:flag_buf
buf_reg	labs/13-verilog-uart/2-tx/flag_buf.sv	/^    logic [W-1:0] buf_reg, buf_next;$/;"	r	module:flag_buf
bump	labs/20-d/code/libd/ulib/alloc.d	/^    Bump bump;$/;"	m	struct:Kr	file:
c	labs/12-verilog-blink/code/2-adder/adder.sv	/^        output logic c, s$/;"	p	module:half_adder
c	labs/12-verilog-blink/code/2-adder/adder.sv	/^    logic [32:0] c;$/;"	r	module:adder
c1pio2	libpi/libm/s_cosf.c	/^c1pio2 = 1*M_PI_2,			\/* 0x3FF921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
c2pio2	libpi/libm/s_cosf.c	/^c2pio2 = 2*M_PI_2,			\/* 0x400921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
c3pio2	libpi/libm/s_cosf.c	/^c3pio2 = 3*M_PI_2,			\/* 0x4012D97C, 0x7F3321D2 *\/$/;"	v	typeref:typename:const double	file:
c4pio2	libpi/libm/s_cosf.c	/^c4pio2 = 4*M_PI_2;			\/* 0x401921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
c_buf	libpi/libc/circular.h	/^    volatile cqe_t c_buf[CQ_N];$/;"	m	struct:__anon096bd7b80108	typeref:typename:volatile cqe_t[]
c_register	labs/8-i2c-adc/code/i2c.c	/^} c_register;$/;"	t	typeref:struct:__anon5d5a89760108	file:
cabs	libpi/libm/s_cabs.c	/^cabs(double complex z)$/;"	f	typeref:typename:double
cabs	libpi/libm/w_cabs.c	/^cabs(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double
cabsf	libpi/libm/s_cabsf.c	/^cabsf(float complex z)$/;"	f	typeref:typename:float
cabsf	libpi/libm/w_cabsf.c	/^cabsf(z)$/;"	f
cabsl	libpi/libm/s_cabsl.c	/^cabsl(long double complex z)$/;"	f	typeref:typename:long double
cabsl	libpi/libm/w_cabsl.c	/^cabsl(long double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
cacos	libpi/libm/s_cacos.c	/^cacos(double complex z)$/;"	f	typeref:typename:double complex
cacosf	libpi/libm/s_cacosf.c	/^cacosf(float complex z)$/;"	f	typeref:typename:float complex
cacosh	libpi/libm/s_cacosh.c	/^cacosh(double complex z)$/;"	f	typeref:typename:double complex
cacoshf	libpi/libm/s_cacoshf.c	/^cacoshf(float complex z)$/;"	f	typeref:typename:float complex
cacoshl	libpi/libm/s_cacoshl.c	/^cacoshl(long double complex z)$/;"	f	typeref:typename:long double complex
cacosl	libpi/libm/s_cacosl.c	/^cacosl(long double complex z)$/;"	f	typeref:typename:long double complex
can_read	libunix/can-read.c	/^int can_read(int fd) { return can_read_timeout(fd, 0); }$/;"	f	typeref:typename:int
can_read_timeout	libunix/can-read.c	/^int can_read_timeout(int fd, unsigned usec) {$/;"	f	typeref:typename:int
can_tx	labs/20-d/code/kernel/board/raspi/uart.d	/^bool can_tx() {$/;"	f
carg	libpi/libm/s_carg.c	/^carg(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double
cargf	libpi/libm/s_cargf.c	/^cargf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float
cargl	libpi/libm/s_cargl.c	/^cargl(long double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
cartesian_to_polar	libpi/include/integer-math.h	/^static inline void cartesian_to_polar(int x, int y, int *r, int *t) {$/;"	f	typeref:typename:void
casin	libpi/libm/s_casin.c	/^casin(double complex z)$/;"	f	typeref:typename:double complex
casinf	libpi/libm/s_casinf.c	/^casinf(float complex z)$/;"	f	typeref:typename:float complex
casinh	libpi/libm/s_casinh.c	/^casinh(double complex z)$/;"	f	typeref:typename:double complex
casinhf	libpi/libm/s_casinhf.c	/^casinhf(float complex z)$/;"	f	typeref:typename:float complex
casinhl	libpi/libm/s_casinhl.c	/^casinhl(long double complex z)$/;"	f	typeref:typename:long double complex
casinl	libpi/libm/s_casinl.c	/^casinl(long double complex z)$/;"	f	typeref:typename:long double complex
cassert	.vscode/settings.json	/^		"cassert": "c",$/;"	s	object:files.associations
catan	libpi/libm/s_catan.c	/^catan(double complex z)$/;"	f	typeref:typename:double complex
catanf	libpi/libm/s_catanf.c	/^catanf(float complex z)$/;"	f	typeref:typename:float complex
catanh	libpi/libm/s_catanh.c	/^catanh(double complex z)$/;"	f	typeref:typename:double complex
catanhf	libpi/libm/s_catanhf.c	/^catanhf(float complex z)$/;"	f	typeref:typename:float complex
catanhl	libpi/libm/s_catanhl.c	/^catanhl(long double complex z)$/;"	f	typeref:typename:long double complex
catanl	libpi/libm/s_catanl.c	/^catanl(long double complex z)$/;"	f	typeref:typename:long double complex
cbrt	libpi/libm/s_cbrt.c	/^cbrt(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
cbrtf	libpi/libm/s_cbrtf.c	/^cbrtf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
cbrtl	libpi/libm/s_cbrtl.c	/^cbrtl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
cchsh	libpi/libm/s_csin.c	/^cchsh(double x, double *c, double *s)$/;"	f	typeref:typename:void	file:
cchshf	libpi/libm/s_csinf.c	/^cchshf(float xx, float *c, float *s)$/;"	f	typeref:typename:void	file:
cchshl	libpi/libm/s_ccosl.c	/^cchshl(long double x, long double *c, long double *s)$/;"	f	typeref:typename:void	file:
cchshl	libpi/libm/s_csinl.c	/^cchshl(long double x, long double *c, long double *s)$/;"	f	typeref:typename:void	file:
ccos	libpi/libm/s_ccos.c	/^ccos(double complex z)$/;"	f	typeref:typename:double complex
ccos	libpi/libm/s_ccosh.c	/^ccos(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
ccosf	libpi/libm/s_ccosf.c	/^ccosf(float complex z)$/;"	f	typeref:typename:float complex
ccosf	libpi/libm/s_ccoshf.c	/^ccosf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
ccosh	libpi/libm/s_ccosh.c	/^ccosh(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
ccoshf	libpi/libm/s_ccoshf.c	/^ccoshf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
ccoshl	libpi/libm/s_ccoshl.c	/^ccoshl(long double complex z)$/;"	f	typeref:typename:long double complex
ccosl	libpi/libm/s_ccosl.c	/^ccosl(long double complex z)$/;"	f	typeref:typename:long double complex
ce	libpi/include/spi.h	/^    unsigned mosi,miso,clk,ce;$/;"	m	struct:__anon17b873790108	typeref:typename:unsigned
ceil	libpi/libm/s_ceil.c	/^ceil(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
ceilf	libpi/libm/s_ceilf.c	/^ceilf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
ceill	libpi/libm/s_ceill.c	/^ceill(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.ICESTORM_LC
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.ICESTORM_RAM
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_CARRY
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFF
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFE
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFER
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFES
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFESR
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFESS
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFN
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFNE
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFNER
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFNES
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFNESR
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFNESS
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFNR
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFNS
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFNSR
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFNSS
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFR
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFS
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFSR
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_DFFSS
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_FILTER_50NS
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_GB
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_GB_IO
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_HFOSC
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_I2C
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_IO
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_IO_I3C
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_IO_OD
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_LEDDA_IP
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_LED_DRV_CUR
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_LFOSC
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_LUT4
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_MAC16
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_PLL40_2F_CORE
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_PLL40_2F_PAD
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_PLL40_2_PAD
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_PLL40_CORE
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_PLL40_PAD
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_RAM40_4K
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_RAM40_4KNR
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_RAM40_4KNRNW
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_RAM40_4KNW
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_RGBA_DRV
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_RGB_DRV
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_SPI
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_SPRAM256KA
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.SB_WARMBOOT
cells	labs/12-verilog-blink/code/0-light/led_top.json	/^      "cells": {$/;"	o	object:modules.top
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_RAM.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_CARRY.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFF.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFE.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFER.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFES.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFESR.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFESS.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFN.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNE.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNER.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNES.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNESR.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNESS.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNR.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNS.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNSR.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFNSS.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFR.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFS.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFSR.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_DFFSS.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_FILTER_50NS.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_GB.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_GB_IO.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_I2C.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_IO.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_IO_I3C.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_IO_OD.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_LEDDA_IP.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_LED_DRV_CUR.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_LFOSC.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_LUT4.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_MAC16.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_2F_CORE.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_2F_PAD.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_2_PAD.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_CORE.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_PLL40_PAD.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RGB_DRV.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_SPI.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_SPRAM256KA.attributes
cells_not_processed	labs/12-verilog-blink/code/0-light/led_top.json	/^        "cells_not_processed": "00000000000000000000000000000001",$/;"	s	object:modules.SB_WARMBOOT.attributes
cexp	libpi/libm/s_cexp.c	/^cexp(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
cexp_ovfl	libpi/libm/s_cexp.c	/^cexp_ovfl = 0x4096b8e4;			\/* (MAX_EXP - MIN_DENORM_EXP) * ln2 *\/$/;"	v	typeref:typename:const u_int32_t	file:
cexp_ovfl	libpi/libm/s_cexpf.c	/^cexp_ovfl = 0x43400074;		\/* (MAX_EXP - MIN_DENORM_EXP) * ln2 *\/$/;"	v	typeref:typename:const u_int32_t	file:
cexpf	libpi/libm/s_cexpf.c	/^cexpf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
cexpl	libpi/libm/s_cexpl.c	/^cexpl(long double complex z)$/;"	f	typeref:typename:long double complex
check	Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	Makefile	/^check: TARGET=check$/;"	t
check	labs/1-dynamic-code-gen/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/1-dynamic-code-gen/Makefile	/^check: TARGET=check$/;"	t
check	labs/1-dynamic-code-gen/code/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/1-dynamic-code-gen/code/Makefile	/^check: TARGET=check$/;"	t
check	labs/10-i2c-accel/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/10-i2c-accel/Makefile	/^check: TARGET=check$/;"	t
check	labs/11-memcheck-trap/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/11-memcheck-trap/Makefile	/^check: TARGET=check$/;"	t
check	labs/12-verilog-blink/code/2-adder/sim.cc	/^void check(Vadder* dut, uint32_t a, uint32_t b) {$/;"	f	typeref:typename:void
check	labs/14-reloc-bootloader/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/14-reloc-bootloader/Makefile	/^check: TARGET=check$/;"	t
check	labs/16-eraser/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/16-eraser/Makefile	/^check: TARGET=check$/;"	t
check	labs/17-i2s/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/17-i2s/Makefile	/^check: TARGET=check$/;"	t
check	labs/18-ptag/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/18-ptag/Makefile	/^check: TARGET=check$/;"	t
check	labs/2-ir/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/2-ir/Makefile	/^check: TARGET=check$/;"	t
check	labs/3-digital-analyzer/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/3-digital-analyzer/Makefile	/^check: TARGET=check$/;"	t
check	labs/3-digital-analyzer/code/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/3-digital-analyzer/code/Makefile	/^check: TARGET=check$/;"	t
check	labs/4-ws2812b/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/4-ws2812b/Makefile	/^check: TARGET=check$/;"	t
check	labs/5-malloc+gc/1-malloc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/5-malloc+gc/1-malloc/Makefile	/^check: TARGET=check$/;"	t
check	labs/5-malloc+gc/2-ckalloc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/5-malloc+gc/2-ckalloc/Makefile	/^check: TARGET=check$/;"	t
check	labs/5-malloc+gc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/5-malloc+gc/Makefile	/^check: TARGET=check$/;"	t
check	labs/6-debug-alloc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/6-debug-alloc/Makefile	/^check: TARGET=check$/;"	t
check	labs/7-mem-protection/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/7-mem-protection/Makefile	/^check: TARGET=check$/;"	t
check	labs/8-i2c-adc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/8-i2c-adc/Makefile	/^check: TARGET=check$/;"	t
check	labs/9-memcheck-stat/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/9-memcheck-stat/Makefile	/^check: TARGET=check$/;"	t
check	labs/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
check	labs/Makefile	/^check: TARGET=check$/;"	t
check_align	labs/4-ws2812b/weird-timing/weird-timing.c	/^void check_align(void) { $/;"	f	typeref:typename:void
check_bitfield	libpi/libc/helper-macros.h	/^#define check_bitfield(/;"	d
check_clock_div	labs/8-i2c-adc/code/i2c.c	/^#	define check_clock_div(/;"	d	file:
check_delay	labs/4-ws2812b/code/0-timing-check.c	/^static void check_delay(unsigned delay) {$/;"	f	typeref:typename:void	file:
check_dev_addr	labs/8-i2c-adc/code/i2c.c	/^#	define check_dev_addr(/;"	d	file:
check_dlen	labs/8-i2c-adc/code/i2c.c	/^#	define check_dlen(/;"	d	file:
check_layout	labs/8-i2c-adc/code/i2c.c	/^static void check_layout(void) { $/;"	f	typeref:typename:void	file:
check_no_leak	labs/5-malloc+gc/code/ck-gc.c	/^void check_no_leak(void) {$/;"	f	typeref:typename:void
check_no_leak	labs/6-debug-alloc/code/ck-gc.c	/^void check_no_leak(void) {$/;"	f	typeref:typename:void
check_no_leak	labs/9-memcheck-stat/starter-code/ck-gc.c	/^void check_no_leak(void) {$/;"	f	typeref:typename:void
check_no_reuse	labs/1-dynamic-code-gen/prelab-code-pi/2-bug-self-modify.c	/^int check_no_reuse(void) { $/;"	f	typeref:typename:int
check_off	libpi/libc/helper-macros.h	/^#define check_off(/;"	d
check_off_static	libpi/libc/helper-macros.h	/^#define check_off_static(/;"	d
check_on	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^static volatile int init_p, check_on;$/;"	v	typeref:typename:volatile int	file:
check_one_inst	labs/1-dynamic-code-gen/code/unix-side/check-encodings.c	/^void check_one_inst(char *insts, uint32_t inst) {$/;"	f	typeref:typename:void
check_reg	labs/1-dynamic-code-gen/code/unix-side/armv6-insts.h	/^static inline void check_reg(uint8_t reg) {$/;"	f	typeref:typename:void
check_reuse	labs/1-dynamic-code-gen/prelab-code-pi/2-bug-self-modify.c	/^int check_reuse(void) { $/;"	f	typeref:typename:int
check_should_leak	labs/5-malloc+gc/code/ck-gc.c	/^unsigned check_should_leak(void) {$/;"	f	typeref:typename:unsigned
check_should_leak	labs/6-debug-alloc/code/ck-gc.c	/^unsigned check_should_leak(void) {$/;"	f	typeref:typename:unsigned
check_should_leak	labs/9-memcheck-stat/starter-code/ck-gc.c	/^unsigned check_should_leak(void) {$/;"	f	typeref:typename:unsigned
check_timings	labs/4-ws2812b/code/0-timing-check.c	/^void check_timings(int pin, int die_on_error_p) {$/;"	f	typeref:typename:void
checked	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^static volatile unsigned checked = 0, skipped = 0;$/;"	v	typeref:typename:volatile unsigned	file:
checkt0h	labs/4-ws2812b/code/0-timing-check.c	/^static void checkt0h(unsigned pin) {$/;"	f	typeref:typename:void	file:
checkt0l	labs/4-ws2812b/code/0-timing-check.c	/^static void checkt0l(unsigned pin) {$/;"	f	typeref:typename:void	file:
checkt1h	labs/4-ws2812b/code/0-timing-check.c	/^static void checkt1h(unsigned pin) {$/;"	f	typeref:typename:void	file:
checkt1l	labs/4-ws2812b/code/0-timing-check.c	/^static void checkt1l(unsigned pin) {$/;"	f	typeref:typename:void	file:
checktreset	labs/4-ws2812b/code/0-timing-check.c	/^static void checktreset(unsigned pin) {$/;"	f	typeref:typename:void	file:
child_clean_exit_noblk	libunix/get-exitcode.c	/^int child_clean_exit_noblk(int pid, int *status) {$/;"	f	typeref:typename:int
chip	libpi/include/spi.h	/^    unsigned chip;$/;"	m	struct:__anon17b873790108	typeref:typename:unsigned
chip_0_ce	libpi/include/spi.h	/^        chip_0_ce       = 8,$/;"	e	enum:spi_mk::__anon17b873790303
chip_1_ce	libpi/include/spi.h	/^        chip_1_ce       = 7,$/;"	e	enum:spi_mk::__anon17b873790303
cimag	libpi/libm/s_cimag.c	/^cimag(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double
cimagf	libpi/libm/s_cimagf.c	/^cimagf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float
cimagl	libpi/libm/s_cimagl.c	/^cimagl(long double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
cin	labs/12-verilog-blink/code/2-adder/adder.sv	/^        input logic a, b, cin,$/;"	p	module:full_adder
ck_blk	labs/5-malloc+gc/2-ckalloc/ck-interface.h	/^typedef struct ck_blk {$/;"	s
ck_blk	labs/5-malloc+gc/code/ck-interface.h	/^typedef struct ck_blk {$/;"	s
ck_blk	labs/6-debug-alloc/code/ck-interface.h	/^typedef struct ck_blk {$/;"	s
ck_blk	labs/9-memcheck-stat/starter-code/ck-interface.h	/^typedef struct ck_blk {$/;"	s
ck_blk_id	labs/5-malloc+gc/code/ckalloc copy.h	/^static unsigned ck_blk_id(void *p) {$/;"	f	typeref:typename:unsigned
ck_blk_id	labs/6-debug-alloc/code/ckalloc copy.h	/^static unsigned ck_blk_id(void *p) {$/;"	f	typeref:typename:unsigned
ck_blk_id	labs/6-debug-alloc/code/ckalloc.h	/^static unsigned ck_blk_id(void *p) {$/;"	f	typeref:typename:unsigned
ck_blk_id	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static unsigned ck_blk_id(void *p) {$/;"	f	typeref:typename:unsigned
ck_blk_id	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static unsigned ck_blk_id(void *p) {$/;"	f	typeref:typename:unsigned
ck_blk_id	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^static unsigned ck_blk_id(void *p) {$/;"	f	typeref:typename:unsigned
ck_blk_id	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^static unsigned ck_blk_id(void *p) {$/;"	f	typeref:typename:unsigned
ck_blk_id	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^static unsigned ck_blk_id(void *p) {$/;"	f	typeref:typename:unsigned
ck_blk_id	libpi/include/ckalloc.h	/^static unsigned ck_blk_id(void *p) {$/;"	f	typeref:typename:unsigned
ck_blk_t	labs/5-malloc+gc/2-ckalloc/ck-interface.h	/^struct ck_blk ck_blk_t;$/;"	v	typeref:struct:ck_blk
ck_blk_t	labs/5-malloc+gc/2-ckalloc/ck-interface.h	/^typedef union kr_header ck_blk_t;$/;"	t	typeref:union:kr_header
ck_blk_t	labs/5-malloc+gc/2-ckalloc/ck-interface.h	/^} ck_blk_t;$/;"	t	typeref:struct:ck_blk
ck_blk_t	labs/5-malloc+gc/code/ck-interface.h	/^struct ck_blk ck_blk_t;$/;"	v	typeref:struct:ck_blk
ck_blk_t	labs/5-malloc+gc/code/ck-interface.h	/^typedef union kr_header ck_blk_t;$/;"	t	typeref:union:kr_header
ck_blk_t	labs/5-malloc+gc/code/ck-interface.h	/^} ck_blk_t;$/;"	t	typeref:struct:ck_blk
ck_blk_t	labs/6-debug-alloc/code/ck-interface.h	/^struct ck_blk ck_blk_t;$/;"	v	typeref:struct:ck_blk
ck_blk_t	labs/6-debug-alloc/code/ck-interface.h	/^typedef union kr_header ck_blk_t;$/;"	t	typeref:union:kr_header
ck_blk_t	labs/6-debug-alloc/code/ck-interface.h	/^} ck_blk_t;$/;"	t	typeref:struct:ck_blk
ck_blk_t	labs/9-memcheck-stat/starter-code/ck-interface.h	/^struct ck_blk ck_blk_t;$/;"	v	typeref:struct:ck_blk
ck_blk_t	labs/9-memcheck-stat/starter-code/ck-interface.h	/^typedef union kr_header ck_blk_t;$/;"	t	typeref:union:kr_header
ck_blk_t	labs/9-memcheck-stat/starter-code/ck-interface.h	/^} ck_blk_t;$/;"	t	typeref:struct:ck_blk
ck_check_redzones	labs/5-malloc+gc/code/ckalloc.c	/^int ck_check_redzones(hdr_t *h, const void* sentinal) {$/;"	f	typeref:typename:int
ck_check_redzones	labs/6-debug-alloc/code/ckalloc.c	/^int ck_check_redzones(hdr_t *h, const void* sentinal) {$/;"	f	typeref:typename:int
ck_check_redzones	labs/9-memcheck-stat/starter-code/ckalloc.c	/^int ck_check_redzones(hdr_t *h, const void* sentinal) {$/;"	f	typeref:typename:int
ck_check_udata	labs/5-malloc+gc/code/ckalloc.c	/^int ck_check_udata(hdr_t *h) {$/;"	f	typeref:typename:int
ck_check_udata	labs/6-debug-alloc/code/ckalloc.c	/^int ck_check_udata(hdr_t *h) {$/;"	f	typeref:typename:int
ck_check_udata	labs/9-memcheck-stat/starter-code/ckalloc.c	/^int ck_check_udata(hdr_t *h) {$/;"	f	typeref:typename:int
ck_debug	labs/5-malloc+gc/code/ckalloc copy.h	/^#define ck_debug(/;"	d
ck_debug	labs/6-debug-alloc/code/ckalloc copy.h	/^#define ck_debug(/;"	d
ck_debug	labs/6-debug-alloc/code/ckalloc.h	/^#define ck_debug(/;"	d
ck_debug	labs/9-memcheck-stat/starter-code/ckalloc.h	/^#define ck_debug(/;"	d
ck_debug	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^#define ck_debug(/;"	d
ck_debug	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^#define ck_debug(/;"	d
ck_debug	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^#define ck_debug(/;"	d
ck_debug	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^#define ck_debug(/;"	d
ck_debug	libpi/include/ckalloc.h	/^#define ck_debug(/;"	d
ck_error	labs/5-malloc+gc/code/ckalloc copy.h	/^#define ck_error(/;"	d
ck_error	labs/6-debug-alloc/code/ckalloc copy.h	/^#define ck_error(/;"	d
ck_error	labs/6-debug-alloc/code/ckalloc.h	/^#define ck_error(/;"	d
ck_error	labs/9-memcheck-stat/starter-code/ckalloc.h	/^#define ck_error(/;"	d
ck_error	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^#define ck_error(/;"	d
ck_error	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^#define ck_error(/;"	d
ck_error	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^#define ck_error(/;"	d
ck_error	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^#define ck_error(/;"	d
ck_error	libpi/include/ckalloc.h	/^#define ck_error(/;"	d
ck_find_leaks	labs/5-malloc+gc/code/ck-gc.c	/^unsigned ck_find_leaks(int warn_no_start_ref_p) {$/;"	f	typeref:typename:unsigned
ck_find_leaks	labs/6-debug-alloc/code/ck-gc.c	/^unsigned ck_find_leaks(int warn_no_start_ref_p) {$/;"	f	typeref:typename:unsigned
ck_find_leaks	labs/9-memcheck-stat/starter-code/ck-gc.c	/^unsigned ck_find_leaks(int warn_no_start_ref_p) {$/;"	f	typeref:typename:unsigned
ck_first_hdr	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^hdr_t *ck_first_hdr(void) {$/;"	f	typeref:typename:hdr_t *
ck_first_hdr	labs/5-malloc+gc/code/ckalloc.c	/^hdr_t *ck_first_hdr(void) {$/;"	f	typeref:typename:hdr_t *
ck_first_hdr	labs/6-debug-alloc/code/ckalloc.c	/^hdr_t *ck_first_hdr(void) {$/;"	f	typeref:typename:hdr_t *
ck_first_hdr	labs/9-memcheck-stat/starter-code/ckalloc.c	/^hdr_t *ck_first_hdr(void) {$/;"	f	typeref:typename:hdr_t *
ck_gc	labs/5-malloc+gc/code/ck-gc.c	/^unsigned ck_gc(void) {$/;"	f	typeref:typename:unsigned
ck_gc	labs/6-debug-alloc/code/ck-gc.c	/^unsigned ck_gc(void) {$/;"	f	typeref:typename:unsigned
ck_gc	labs/9-memcheck-stat/starter-code/ck-gc.c	/^unsigned ck_gc(void) {$/;"	f	typeref:typename:unsigned
ck_get_rz1	labs/5-malloc+gc/code/ckalloc copy.h	/^static inline uint8_t *ck_get_rz1(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz1	labs/6-debug-alloc/code/ckalloc copy.h	/^static inline uint8_t *ck_get_rz1(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz1	labs/6-debug-alloc/code/ckalloc.h	/^static inline uint8_t *ck_get_rz1(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz1	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static inline uint8_t *ck_get_rz1(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz1	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static inline uint8_t *ck_get_rz1(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz1	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^static inline uint8_t *ck_get_rz1(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz1	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^static inline uint8_t *ck_get_rz1(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz1	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^static inline uint8_t *ck_get_rz1(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz1	libpi/include/ckalloc.h	/^static inline uint8_t *ck_get_rz1(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz2	labs/5-malloc+gc/code/ckalloc copy.h	/^static inline uint8_t *ck_get_rz2(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz2	labs/6-debug-alloc/code/ckalloc copy.h	/^static inline uint8_t *ck_get_rz2(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz2	labs/6-debug-alloc/code/ckalloc.h	/^static inline uint8_t *ck_get_rz2(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz2	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static inline uint8_t *ck_get_rz2(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz2	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static inline uint8_t *ck_get_rz2(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz2	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^static inline uint8_t *ck_get_rz2(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz2	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^static inline uint8_t *ck_get_rz2(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz2	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^static inline uint8_t *ck_get_rz2(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_get_rz2	libpi/include/ckalloc.h	/^static inline uint8_t *ck_get_rz2(hdr_t *h) {$/;"	f	typeref:typename:uint8_t *
ck_hdr	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr	labs/5-malloc+gc/code/ckalloc copy.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr	labs/6-debug-alloc/code/ckalloc copy.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr	labs/6-debug-alloc/code/ckalloc.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr	labs/9-memcheck-stat/starter-code/ckalloc.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr	libpi/include/ckalloc.h	/^typedef struct ck_hdr {$/;"	s
ck_hdr_end	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^void *ck_hdr_end(hdr_t *h) {$/;"	f	typeref:typename:void *
ck_hdr_end	labs/5-malloc+gc/code/ckalloc.c	/^void *ck_hdr_end(hdr_t *h) {$/;"	f	typeref:typename:void *
ck_hdr_end	labs/6-debug-alloc/code/ckalloc.c	/^void *ck_hdr_end(hdr_t *h) {$/;"	f	typeref:typename:void *
ck_hdr_end	labs/9-memcheck-stat/starter-code/ckalloc.c	/^void *ck_hdr_end(hdr_t *h) {$/;"	f	typeref:typename:void *
ck_hdr_start	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^void *ck_hdr_start(hdr_t *h) {$/;"	f	typeref:typename:void *
ck_hdr_start	labs/5-malloc+gc/code/ckalloc.c	/^void *ck_hdr_start(hdr_t *h) {$/;"	f	typeref:typename:void *
ck_hdr_start	labs/6-debug-alloc/code/ckalloc.c	/^void *ck_hdr_start(hdr_t *h) {$/;"	f	typeref:typename:void *
ck_hdr_start	labs/9-memcheck-stat/starter-code/ckalloc.c	/^void *ck_hdr_start(hdr_t *h) {$/;"	f	typeref:typename:void *
ck_heap_errors	labs/5-malloc+gc/code/ckalloc.c	/^int ck_heap_errors(void) {$/;"	f	typeref:typename:int
ck_heap_errors	labs/6-debug-alloc/code/ckalloc.c	/^int ck_heap_errors(void) {$/;"	f	typeref:typename:int
ck_heap_errors	labs/9-memcheck-stat/starter-code/ckalloc.c	/^int ck_heap_errors(void) {$/;"	f	typeref:typename:int
ck_illegal_offset	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static inline int ck_illegal_offset(hdr_t *h, void *addr) {$/;"	f	typeref:typename:int
ck_illegal_offset	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static inline int ck_illegal_offset(hdr_t *h, void *addr) {$/;"	f	typeref:typename:int
ck_illegal_offset	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^static inline int ck_illegal_offset(hdr_t *h, void *addr) {$/;"	f	typeref:typename:int
ck_illegal_offset	libpi/include/ckalloc.h	/^static inline int ck_illegal_offset(hdr_t *h, void *addr) {$/;"	f	typeref:typename:int
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc.h	/^#define ck_mem_checked_pc(/;"	d
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc.h	/^int (ck_mem_checked_pc)(uint32_t pc);$/;"	v	typeref:typename:int ()(uint32_t pc)
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^#define ck_mem_checked_pc(/;"	d
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^int (ck_mem_checked_pc)(uint32_t pc);$/;"	v	typeref:typename:int ()(uint32_t pc)
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^#define ck_mem_checked_pc(/;"	d
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^int (ck_mem_checked_pc)(uint32_t pc);$/;"	v	typeref:typename:int ()(uint32_t pc)
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^#define ck_mem_checked_pc(/;"	d
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^int (ck_mem_checked_pc)(uint32_t pc);$/;"	v	typeref:typename:int ()(uint32_t pc)
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^#define ck_mem_checked_pc(/;"	d
ck_mem_checked_pc	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^int (ck_mem_checked_pc)(uint32_t pc);$/;"	v	typeref:typename:int ()(uint32_t pc)
ck_mem_checked_pc	libpi/include/ckalloc.h	/^#define ck_mem_checked_pc(/;"	d
ck_mem_checked_pc	libpi/include/ckalloc.h	/^int (ck_mem_checked_pc)(uint32_t pc);$/;"	v	typeref:typename:int ()(uint32_t pc)
ck_mem_init	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^void ck_mem_init(void) { $/;"	f	typeref:typename:void
ck_mem_interrupt	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^void ck_mem_interrupt(uint32_t pc) {$/;"	f	typeref:typename:void
ck_mem_off	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^void ck_mem_off(void) {$/;"	f	typeref:typename:void
ck_mem_on	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^void ck_mem_on(void) {$/;"	f	typeref:typename:void
ck_mem_set_range	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^void ck_mem_set_range(void *start, void *end) {$/;"	f	typeref:typename:void
ck_mem_stats	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^unsigned ck_mem_stats(int clear_stats_p) { $/;"	f	typeref:typename:unsigned
ck_nbytes	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_nbytes	labs/5-malloc+gc/code/ckalloc copy.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_nbytes	labs/6-debug-alloc/code/ckalloc copy.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_nbytes	labs/6-debug-alloc/code/ckalloc.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_nbytes	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_nbytes	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_nbytes	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_nbytes	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_nbytes	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_nbytes	libpi/include/ckalloc.h	/^static inline unsigned ck_nbytes(hdr_t *h) {$/;"	f	typeref:typename:unsigned
ck_next_hdr	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^hdr_t *ck_next_hdr(hdr_t *p) {$/;"	f	typeref:typename:hdr_t *
ck_next_hdr	labs/5-malloc+gc/code/ckalloc.c	/^hdr_t *ck_next_hdr(hdr_t *p) {$/;"	f	typeref:typename:hdr_t *
ck_next_hdr	labs/6-debug-alloc/code/ckalloc.c	/^hdr_t *ck_next_hdr(hdr_t *p) {$/;"	f	typeref:typename:hdr_t *
ck_next_hdr	labs/9-memcheck-stat/starter-code/ckalloc.c	/^hdr_t *ck_next_hdr(hdr_t *p) {$/;"	f	typeref:typename:hdr_t *
ck_panic	labs/5-malloc+gc/code/ckalloc copy.h	/^#define ck_panic(/;"	d
ck_panic	labs/6-debug-alloc/code/ckalloc copy.h	/^#define ck_panic(/;"	d
ck_panic	labs/6-debug-alloc/code/ckalloc.h	/^#define ck_panic(/;"	d
ck_panic	labs/9-memcheck-stat/starter-code/ckalloc.h	/^#define ck_panic(/;"	d
ck_panic	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^#define ck_panic(/;"	d
ck_panic	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^#define ck_panic(/;"	d
ck_panic	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^#define ck_panic(/;"	d
ck_panic	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^#define ck_panic(/;"	d
ck_panic	libpi/include/ckalloc.h	/^#define ck_panic(/;"	d
ck_ptr_in_block	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^unsigned ck_ptr_in_block(hdr_t *h, void *ptr) {$/;"	f	typeref:typename:unsigned
ck_ptr_in_block	labs/5-malloc+gc/code/ckalloc.c	/^unsigned ck_ptr_in_block(hdr_t *h, void *ptr) {$/;"	f	typeref:typename:unsigned
ck_ptr_in_block	labs/6-debug-alloc/code/ckalloc.c	/^unsigned ck_ptr_in_block(hdr_t *h, void *ptr) {$/;"	f	typeref:typename:unsigned
ck_ptr_in_block	labs/9-memcheck-stat/starter-code/ckalloc.c	/^unsigned ck_ptr_in_block(hdr_t *h, void *ptr) {$/;"	f	typeref:typename:unsigned
ck_ptr_is_alloced	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^int ck_ptr_is_alloced(void *ptr) {$/;"	f	typeref:typename:int
ck_ptr_is_alloced	labs/5-malloc+gc/code/ckalloc.c	/^hdr_t* ck_ptr_is_alloced(void *ptr) {$/;"	f	typeref:typename:hdr_t *
ck_ptr_is_alloced	labs/6-debug-alloc/code/ckalloc.c	/^hdr_t* ck_ptr_is_alloced(void *ptr) {$/;"	f	typeref:typename:hdr_t *
ck_ptr_is_alloced	labs/9-memcheck-stat/starter-code/ckalloc.c	/^hdr_t* ck_ptr_is_alloced(void *ptr) {$/;"	f	typeref:typename:hdr_t *
ck_ptr_to_hdr	labs/5-malloc+gc/code/ckalloc.c	/^hdr_t* ck_ptr_to_hdr(void* ptr) {$/;"	f	typeref:typename:hdr_t *
ck_ptr_to_hdr	labs/6-debug-alloc/code/ckalloc.c	/^hdr_t* ck_ptr_to_hdr(void* ptr) {$/;"	f	typeref:typename:hdr_t *
ck_ptr_to_hdr	labs/9-memcheck-stat/starter-code/ckalloc.c	/^hdr_t* ck_ptr_to_hdr(void* ptr) {$/;"	f	typeref:typename:hdr_t *
ck_verbose_set	labs/5-malloc+gc/code/ckalloc copy.h	/^static inline void ck_verbose_set(int v) {$/;"	f	typeref:typename:void
ck_verbose_set	labs/6-debug-alloc/code/ckalloc copy.h	/^static inline void ck_verbose_set(int v) {$/;"	f	typeref:typename:void
ck_verbose_set	labs/6-debug-alloc/code/ckalloc.h	/^static inline void ck_verbose_set(int v) {$/;"	f	typeref:typename:void
ck_verbose_set	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static inline void ck_verbose_set(int v) {$/;"	f	typeref:typename:void
ck_verbose_set	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static inline void ck_verbose_set(int v) {$/;"	f	typeref:typename:void
ck_verbose_set	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^static inline void ck_verbose_set(int v) {$/;"	f	typeref:typename:void
ck_verbose_set	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^static inline void ck_verbose_set(int v) {$/;"	f	typeref:typename:void
ck_verbose_set	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^static inline void ck_verbose_set(int v) {$/;"	f	typeref:typename:void
ck_verbose_set	libpi/include/ckalloc.h	/^static inline void ck_verbose_set(int v) {$/;"	f	typeref:typename:void
ckalloc	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^#define ckalloc(/;"	d
ckalloc	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc	labs/5-malloc+gc/code/ckalloc copy.h	/^#define ckalloc(/;"	d
ckalloc	labs/5-malloc+gc/code/ckalloc copy.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc	labs/6-debug-alloc/code/ckalloc copy.h	/^#define ckalloc(/;"	d
ckalloc	labs/6-debug-alloc/code/ckalloc copy.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc	labs/6-debug-alloc/code/ckalloc.h	/^#define ckalloc(/;"	d
ckalloc	labs/6-debug-alloc/code/ckalloc.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc.h	/^#define ckalloc(/;"	d
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^#define ckalloc(/;"	d
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^#define ckalloc(/;"	d
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^#define ckalloc(/;"	d
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^#define ckalloc(/;"	d
ckalloc	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc	libpi/include/ckalloc.h	/^#define ckalloc(/;"	d
ckalloc	libpi/include/ckalloc.h	/^void *(ckalloc)(uint32_t nbytes, src_loc_t loc);$/;"	v	typeref:typename:void * ()(uint32_t nbytes,src_loc_t loc)
ckalloc.h	.vscode/settings.json	/^		"ckalloc.h": "c",$/;"	s	object:files.associations
ckalloc_end	labs/9-memcheck-stat/starter-code/ckalloc.c	/^void ckalloc_end(void) {}/;"	f	typeref:typename:void
ckalloc_start	labs/9-memcheck-stat/starter-code/ckalloc.c	/^void ckalloc_start(void) {}$/;"	f	typeref:typename:void
ckfree	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^#define ckfree(/;"	d
ckfree	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
ckfree	labs/5-malloc+gc/code/ckalloc copy.h	/^#define ckfree(/;"	d
ckfree	labs/5-malloc+gc/code/ckalloc copy.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
ckfree	labs/6-debug-alloc/code/ckalloc copy.h	/^#define ckfree(/;"	d
ckfree	labs/6-debug-alloc/code/ckalloc copy.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
ckfree	labs/6-debug-alloc/code/ckalloc.h	/^#define ckfree(/;"	d
ckfree	labs/6-debug-alloc/code/ckalloc.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
ckfree	labs/9-memcheck-stat/starter-code/ckalloc.h	/^#define ckfree(/;"	d
ckfree	labs/9-memcheck-stat/starter-code/ckalloc.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
ckfree	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^#define ckfree(/;"	d
ckfree	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
ckfree	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^#define ckfree(/;"	d
ckfree	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
ckfree	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^#define ckfree(/;"	d
ckfree	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
ckfree	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^#define ckfree(/;"	d
ckfree	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
ckfree	libpi/include/ckalloc.h	/^#define ckfree(/;"	d
ckfree	libpi/include/ckalloc.h	/^void (ckfree)(void *addr, src_loc_t loc);$/;"	v	typeref:typename:void ()(void * addr,src_loc_t loc)
clean	Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	Makefile	/^clean: TARGET=clean$/;"	t
clean	Makefile	/^clean:$/;"	t
clean	labs/1-dynamic-code-gen/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/1-dynamic-code-gen/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/1-dynamic-code-gen/Makefile	/^clean:$/;"	t
clean	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^clean:$/;"	t
clean	labs/1-dynamic-code-gen/code/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/1-dynamic-code-gen/code/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/1-dynamic-code-gen/code/Makefile	/^clean:$/;"	t
clean	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^clean :$/;"	t
clean	labs/1-dynamic-code-gen/prelab-code-unix/Makefile	/^clean:$/;"	t
clean	labs/10-i2c-accel/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/10-i2c-accel/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/10-i2c-accel/Makefile	/^clean:$/;"	t
clean	labs/11-memcheck-trap/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/11-memcheck-trap/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/11-memcheck-trap/Makefile	/^clean:$/;"	t
clean	labs/11-memcheck-trap/code/Makefile	/^clean::$/;"	t
clean	labs/11-memcheck-trap/code/tests/Makefile	/^clean:$/;"	t
clean	labs/12-verilog-blink/code/0-light/Makefile	/^clean:$/;"	t
clean	labs/12-verilog-blink/code/1-mux/Makefile	/^clean:$/;"	t
clean	labs/12-verilog-blink/code/2-adder/Makefile	/^clean:$/;"	t
clean	labs/12-verilog-blink/code/3-blink/Makefile	/^clean:$/;"	t
clean	labs/12-verilog-blink/code/empty/Makefile	/^clean:$/;"	t
clean	labs/13-verilog-uart/1-rx/Makefile	/^clean:$/;"	t
clean	labs/13-verilog-uart/2-tx/Makefile	/^clean:$/;"	t
clean	labs/14-reloc-bootloader/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/14-reloc-bootloader/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/14-reloc-bootloader/Makefile	/^clean:$/;"	t
clean	labs/15-stepper-motor/alex-code/Makefile	/^clean:$/;"	t
clean	labs/16-eraser/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/16-eraser/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/16-eraser/Makefile	/^clean:$/;"	t
clean	labs/17-i2s/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/17-i2s/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/17-i2s/Makefile	/^clean:$/;"	t
clean	labs/18-ptag/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/18-ptag/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/18-ptag/Makefile	/^clean:$/;"	t
clean	labs/18-ptag/ptag-linker/Makefile	/^clean :$/;"	t
clean	labs/18-ptag/reloc-install-pi/Makefile	/^clean::$/;"	t
clean	labs/2-ir/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/2-ir/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/2-ir/Makefile	/^clean:$/;"	t
clean	labs/3-digital-analyzer/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/3-digital-analyzer/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/3-digital-analyzer/Makefile	/^clean:$/;"	t
clean	labs/3-digital-analyzer/code/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/3-digital-analyzer/code/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/3-digital-analyzer/code/Makefile	/^clean:$/;"	t
clean	labs/4-ws2812b/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/4-ws2812b/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/4-ws2812b/Makefile	/^clean:$/;"	t
clean	labs/5-malloc+gc/1-malloc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/5-malloc+gc/1-malloc/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/5-malloc+gc/1-malloc/Makefile	/^clean:$/;"	t
clean	labs/5-malloc+gc/2-ckalloc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/5-malloc+gc/2-ckalloc/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/5-malloc+gc/2-ckalloc/Makefile	/^clean:$/;"	t
clean	labs/5-malloc+gc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/5-malloc+gc/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/5-malloc+gc/Makefile	/^clean:$/;"	t
clean	labs/6-debug-alloc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/6-debug-alloc/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/6-debug-alloc/Makefile	/^clean:$/;"	t
clean	labs/7-mem-protection/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/7-mem-protection/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/7-mem-protection/Makefile	/^clean:$/;"	t
clean	labs/8-i2c-adc/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/8-i2c-adc/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/8-i2c-adc/Makefile	/^clean:$/;"	t
clean	labs/9-memcheck-stat/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/9-memcheck-stat/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/9-memcheck-stat/Makefile	/^clean:$/;"	t
clean	labs/9-memcheck-stat/starter-code/tests-stat/Makefile	/^clean:$/;"	t
clean	labs/Makefile	/^all check clean: $(SUBDIRS)$/;"	t
clean	labs/Makefile	/^clean: TARGET=clean$/;"	t
clean	labs/Makefile	/^clean:$/;"	t
clean	libpi/libc/Makefile	/^clean:$/;"	t
clean	libpi/libm/Makefile	/^clean :$/;"	t
clean	libpi/manifest.mk	/^clean::$/;"	t
clean	libpi/staff-src/Makefile	/^clean:$/;"	t
clean	libunix/staff-rules.mk	/^clean:$/;"	t
clean_exit	libunix/demand.h	/^#define clean_exit(/;"	d
clean_reboot	labs/5-malloc+gc/2-ckalloc/unix-libpi.c	/^void clean_reboot(void) { exit(0); }$/;"	f	typeref:typename:void
clean_reboot	libpi/staff-src/clean-reboot.c	/^void clean_reboot(void) {$/;"	f	typeref:typename:void
cleanall	labs/15-stepper-motor/use-float/Makefile	/^cleanall:$/;"	t
cleanall	libpi/libc/Makefile	/^cleanall: clean$/;"	t
cleanall	libpi/staff-src/Makefile	/^cleanall: clean$/;"	t
clear	labs/8-i2c-adc/code/i2c.c	/^		clear:2,	\/\/ 4:5 fifo clear$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:2	file:
client_handler	labs/11-memcheck-trap/code/memtrace.c	/^static memtrace_fn_t client_handler;$/;"	v	typeref:typename:memtrace_fn_t	file:
clk	labs/12-verilog-blink/code/0-light/led_top.sv	/^        input logic clk,$/;"	p	module:led_top
clk	labs/12-verilog-blink/code/0-light/led_top_BACKUP_15082.sv	/^        input logic clk,$/;"	p	module:led_top
clk	labs/12-verilog-blink/code/0-light/led_top_BASE_15082.sv	/^        input logic clk,$/;"	p	module:led_top
clk	labs/12-verilog-blink/code/0-light/led_top_LOCAL_15082.sv	/^        input logic clk,$/;"	p	module:led_top
clk	labs/12-verilog-blink/code/0-light/led_top_REMOTE_15082.sv	/^        input logic clk,$/;"	p	module:led_top
clk	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^        input logic clk,$/;"	p	module:blink_top
clk	labs/12-verilog-blink/code/3-blink/counter.sv	/^        input  logic clk, rst,$/;"	p	module:counter
clk	labs/12-verilog-blink/code/empty/empty.sv	/^        input logic clk,$/;"	p	module:empty
clk	labs/13-verilog-uart/1-rx/counter.sv	/^        input  logic clk, rst,$/;"	p	module:counter
clk	labs/13-verilog-uart/1-rx/uart_rx.sv	/^        input logic clk, rst,$/;"	p	module:uart_rx
clk	labs/13-verilog-uart/1-rx/uart_top.sv	/^        input logic clk,$/;"	p	module:uart_top
clk	labs/13-verilog-uart/2-tx/counter.sv	/^        input  logic clk, rst,$/;"	p	module:counter
clk	labs/13-verilog-uart/2-tx/flag_buf.sv	/^        input logic clk, rst,$/;"	p	module:flag_buf
clk	labs/13-verilog-uart/2-tx/uart_rx.sv	/^        input logic clk, rst,$/;"	p	module:uart_rx
clk	labs/13-verilog-uart/2-tx/uart_top.sv	/^        input logic clk,$/;"	p	module:uart_top
clk	labs/13-verilog-uart/2-tx/uart_tx.sv	/^        input logic clk, rst,$/;"	p	module:uart_tx
clk	libpi/include/spi.h	/^        clk      = 11,$/;"	e	enum:spi_mk::__anon17b873790303
clk	libpi/include/spi.h	/^    unsigned mosi,miso,clk,ce;$/;"	m	struct:__anon17b873790108	typeref:typename:unsigned
clk_sys	fpga/upduino/top.v	/^    wire clk_sys;$/;"	n	module:top
clktk	labs/8-i2c-adc/code/i2c.c	/^		clktk:1,	\/\/ :9 clock stretch timeout$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
clock_delay	labs/8-i2c-adc/code/i2c.c	/^	uint32_t clock_delay;$/;"	m	struct:RPI_i2c	typeref:typename:uint32_t	file:
clock_div	labs/8-i2c-adc/code/i2c.c	/^	uint32_t clock_div;$/;"	m	struct:RPI_i2c	typeref:typename:uint32_t	file:
clock_stretch_timeout	labs/8-i2c-adc/code/i2c.c	/^	uint32_t clock_stretch_timeout;$/;"	m	struct:RPI_i2c	typeref:typename:uint32_t	file:
clog	libpi/libm/s_clog.c	/^clog(double complex z)$/;"	f	typeref:typename:double complex
clogf	libpi/libm/s_clogf.c	/^clogf(float complex z)$/;"	f	typeref:typename:float complex
clogl	libpi/libm/s_clogl.c	/^clogl(long double complex z)$/;"	f	typeref:typename:long double complex
close_brace	labs/17-i2s/py/generate_lut.py	/^close_brace = '}'$/;"	v
close_nofail	libunix/staff-libunix.h	/^#define close_nofail(/;"	d
close_open_fds	libunix/close-open-fds.c	/^void close_open_fds(void) {$/;"	f	typeref:typename:void
close_open_fds_except	libunix/close-open-fds.c	/^void close_open_fds_except(int fd) {$/;"	f	typeref:typename:void
clr_flag	labs/13-verilog-uart/2-tx/flag_buf.sv	/^        input logic clr_flag, set_flag,$/;"	p	module:flag_buf
cm_regs	labs/17-i2s/code/i2s.c	/^volatile cm_regs_t *cm_regs = (volatile cm_regs_t *)CM_REGS_BASE;$/;"	v	typeref:typename:volatile cm_regs_t *
cm_regs_t	labs/17-i2s/code/i2s.h	/^} cm_regs_t;$/;"	t	typeref:struct:__anon9a6dce560708
cnt	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^static volatile unsigned cnt = 0;$/;"	v	typeref:typename:volatile unsigned	file:
cnt	labs/14-reloc-bootloader/code/0-test-reloc.c	/^volatile int cnt = 1;$/;"	v	typeref:typename:volatile int
cnt	labs/15-stepper-motor/alex-code/Q.h	/^    unsigned cnt;$/;"	m	struct:Q	typeref:typename:unsigned
cnt	labs/18-ptag/code/0-test-reloc.c	/^volatile int cnt = 1;$/;"	v	typeref:typename:volatile int
cnt	labs/9-memcheck-stat/timer-int/main.c	/^static volatile unsigned cnt, period, period_sum;$/;"	v	typeref:typename:volatile unsigned	file:
cnt	labs/9-memcheck-stat/timer-int/timer.c	/^static volatile unsigned cnt, period, period_sum;$/;"	v	typeref:typename:volatile unsigned	file:
cnt	libpi/libc/Q.h	/^    unsigned cnt;$/;"	m	struct:Q	typeref:typename:unsigned
cntl	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint cntl;$/;"	m	struct:AuxPeriphs	file:
cntl	libpi/include/uart.h	/^        cntl,$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
code	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^    uint32_t *code;$/;"	m	struct:__anon5c8cf91e0108	typeref:typename:uint32_t *
code	labs/18-ptag/ptag-linker/ptag-structs.h	/^    uint32_t code[0];      \/\/ rest of the actual code.$/;"	m	struct:ptag_prog	typeref:typename:uint32_t[0]
code	labs/18-ptag/reloc-install-pi/memmap.h	/^    const void *code;$/;"	m	struct:__anona789db680108	typeref:typename:const void *
code_addr	labs/18-ptag/ptag-linker/ptag-structs.h	/^    uint32_t code_addr;         \/\/ where the code should run.$/;"	m	struct:ptag_prog	typeref:typename:uint32_t
code_addr	labs/18-ptag/reloc-install-pi/memmap.h	/^    uint32_t code_addr;$/;"	m	struct:__anona789db680108	typeref:typename:uint32_t
code_crc	labs/18-ptag/ptag-linker/ptag-structs.h	/^    uint32_t code_crc;$/;"	m	struct:ptag_prog	typeref:typename:uint32_t
code_link	labs/1-dynamic-code-gen/code/unix-side/code-gen.c	/^void code_link(code_t *c) {$/;"	f	typeref:typename:void
code_mk	labs/1-dynamic-code-gen/code/unix-side/code-gen.c	/^void code_mk(code_t *c, void *code, unsigned n) {$/;"	f	typeref:typename:void
code_nbytes	labs/18-ptag/ptag-linker/ptag-structs.h	/^    uint32_t code_nbytes;       \/\/ code size in bytes.$/;"	m	struct:ptag_prog	typeref:typename:uint32_t
code_push	labs/1-dynamic-code-gen/code/unix-side/code-gen.c	/^uint32_t *code_push(code_t *c, uint32_t inst) {$/;"	f	typeref:typename:uint32_t *
code_t	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^} code_t;$/;"	t	typeref:struct:__anon5c8cf91e0108
color	libpi/include/color.h	/^struct color {$/;"	s
color_distance	libpi/include/color.h	/^static inline unsigned color_distance(color_t a, color_t b) {$/;"	f	typeref:typename:unsigned
color_eq	libpi/include/color.h	/^static inline int color_eq(color_t a, color_t b) {$/;"	f	typeref:typename:int
color_hsv	libpi/include/color.h	/^static inline color_t color_hsv(int h, uint8_t s, uint8_t v) {$/;"	f	typeref:typename:color_t
color_hsva	libpi/include/color.h	/^static inline color_t color_hsva(int h, uint8_t s, uint8_t v, uint8_t a) {$/;"	f	typeref:typename:color_t
color_rgb	libpi/include/color.h	/^static inline color_t color_rgb(uint8_t r, uint8_t g, uint8_t b) {$/;"	f	typeref:typename:color_t
color_rgba	libpi/include/color.h	/^static inline color_t color_rgba(uint8_t r, uint8_t g, uint8_t b, uint8_t a) {$/;"	f	typeref:typename:color_t
color_t	libpi/include/color.h	/^typedef struct color color_t;$/;"	t	typeref:struct:color
compensation	labs/4-ws2812b/code/WS2812B.h	/^static unsigned const compensation = 16;$/;"	v	typeref:typename:unsigned const
complex	libpi/libm/include/openlibm_complex.h	/^#define complex /;"	d
config_reg	labs/15-stepper-motor/code-sw-uart/ads1115.h	/^enum { conversion_reg = 0, config_reg = 1 };$/;"	e	enum:__anond57cccd90103
config_reg	labs/15-stepper-motor/code/ads1115.h	/^enum { conversion_reg = 0, config_reg = 1 };$/;"	e	enum:__anon441fe4f90103
config_reg	labs/8-i2c-adc/code/ads1115.h	/^enum { conversion_reg = 0, config_reg = 1 };$/;"	e	enum:__anon85fca37d0103
conj	libpi/libm/s_conj.c	/^conj(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
conjf	libpi/libm/s_conjf.c	/^conjf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
conjl	libpi/libm/s_conjl.c	/^conjl(long double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT long double complex
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$126
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$127
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$128
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$129
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$130
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$131
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$132
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$133
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$134
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$135
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$136
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$137
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$138
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$139
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$140
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$141
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$142
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$143
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$144
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$145
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$146
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$147
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$148
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$149
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$150
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$151
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$152
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$153
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$154
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$155
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$156
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$157
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$158
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$159
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$160
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$90
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$91
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$92
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$93
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$94
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$95
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$96
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$97
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$98
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$100
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$101
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$102
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$103
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$104
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$105
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$106
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$107
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$99
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$117
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$118
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$119
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$120
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$121
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$122
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$123
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$124
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$125
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$108
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$109
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$110
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$111
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$112
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$113
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$114
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$115
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$116
connections	labs/12-verilog-blink/code/0-light/led_top.json	/^          "connections": {$/;"	o	object:modules.top.cells.rgb
control	labs/8-i2c-adc/code/i2c.c	/^	c_register control;$/;"	m	struct:RPI_i2c	typeref:typename:c_register	file:
control_reg1	labs/7-mem-protection/code/armv6-cp15.h	/^typedef struct control_reg1 {$/;"	s
control_reg1	libpi/include/armv6-cp15.h	/^typedef struct control_reg1 {$/;"	s
conversion_reg	labs/15-stepper-motor/code-sw-uart/ads1115.h	/^enum { conversion_reg = 0, config_reg = 1 };$/;"	e	enum:__anond57cccd90103
conversion_reg	labs/15-stepper-motor/code/ads1115.h	/^enum { conversion_reg = 0, config_reg = 1 };$/;"	e	enum:__anon441fe4f90103
conversion_reg	labs/8-i2c-adc/code/ads1115.h	/^enum { conversion_reg = 0, config_reg = 1 };$/;"	e	enum:__anon85fca37d0103
convert_generic	labs/2-ir/code/tsop.c	/^unsigned convert_generic(struct readings *r, unsigned n) {$/;"	f	typeref:typename:unsigned
convert_nec	labs/2-ir/code/tsop.c	/^unsigned convert_nec(struct readings *r, unsigned n) {$/;"	f	typeref:typename:unsigned
copysign	libpi/libm/s_copysign.c	/^copysign(double x, double y)$/;"	f	typeref:typename:OLM_DLLEXPORT double
copysignf	libpi/libm/s_copysignf.c	/^copysignf(float x, float y)$/;"	f	typeref:typename:OLM_DLLEXPORT float
copysignl	libpi/libm/s_copysignl.c	/^copysignl(long double x, long double y)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
core.bitop	labs/20-d/code/libd/core/bitop.d	/^module core.bitop;$/;"	M
core.exception	labs/20-d/code/libd/core/exception.d	/^module core.exception;$/;"	M
core_freq	labs/20-d/code/kernel/sys.d	/^alias core_freq = sys.core_freq;$/;"	a	file:
cos	libpi/libm/s_cos.c	/^cos(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
cos_table	libpi/include/trig-tables.h	/^static const uint16_t cos_table[91] = {$/;"	v	typeref:typename:const uint16_t[91]
cosf	libpi/libm/s_cosf.c	/^cosf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
cosl	libpi/libm/s_cosl.c	/^cosl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
count	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^    logic [$clog2(M)-1:0] count;$/;"	r	module:blink_top
counter	labs/12-verilog-blink/code/3-blink/counter.sv	/^module counter$/;"	m
counter	labs/13-verilog-uart/1-rx/counter.sv	/^module counter$/;"	m
counter	labs/13-verilog-uart/2-tx/counter.sv	/^module counter$/;"	m
cout	labs/12-verilog-blink/code/2-adder/adder.sv	/^        output logic cout, s$/;"	p	module:full_adder
cp	libpi/libm/e_pow.c	/^cp    =  9.61796693925975554329e-01, \/* 0x3FEEC709, 0xDC3A03FD =2\/(3ln2) *\/$/;"	v	typeref:typename:const double	file:
cp	libpi/libm/e_powf.c	/^cp    =  9.6179670095e-01, \/* 0x3f76384f =2\/(3ln2) *\/$/;"	v	typeref:typename:const float	file:
cp15_ctrl_reg1_t	labs/7-mem-protection/code/armv6-cp15.h	/^} cp15_ctrl_reg1_t;$/;"	t	typeref:struct:control_reg1
cp15_ctrl_reg1_t	libpi/include/armv6-cp15.h	/^} cp15_ctrl_reg1_t;$/;"	t	typeref:struct:control_reg1
cp15_tlb_config_t	labs/7-mem-protection/code/armv6-cp15.h	/^} cp15_tlb_config_t;$/;"	t	typeref:struct:tlb_config
cp15_tlb_config_t	libpi/include/armv6-cp15.h	/^} cp15_tlb_config_t;$/;"	t	typeref:struct:tlb_config
cp15_tlb_reg_t	labs/7-mem-protection/code/armv6-cp15.h	/^} cp15_tlb_reg_t;$/;"	t	typeref:struct:__anon5bc741ce0108
cp15_tlb_reg_t	libpi/include/armv6-cp15.h	/^} cp15_tlb_reg_t;$/;"	t	typeref:struct:__anon3553e6df0108
cp_asm	libpi/include/asm-helpers.h	/^#define cp_asm(/;"	d
cp_asm_get	libpi/include/asm-helpers.h	/^#define cp_asm_get(/;"	d
cp_asm_set	libpi/include/asm-helpers.h	/^#define cp_asm_set(/;"	d
cp_h	libpi/libm/e_pow.c	/^cp_h  =  9.61796700954437255859e-01, \/* 0x3FEEC709, 0xE0000000 =(float)cp *\/$/;"	v	typeref:typename:const double	file:
cp_h	libpi/libm/e_powf.c	/^cp_h  =  9.6191406250e-01, \/* 0x3f764000 =12b cp *\/$/;"	v	typeref:typename:const float	file:
cp_l	libpi/libm/e_pow.c	/^cp_l  = -7.02846165095275826516e-09, \/* 0xBE3E2FE0, 0x145B01F5 =tail of cp_h*\/$/;"	v	typeref:typename:const double	file:
cp_l	libpi/libm/e_powf.c	/^cp_l  = -1.1736857402e-04, \/* 0xb8f623c6 =tail of cp_h *\/$/;"	v	typeref:typename:const float	file:
cp_mk	libpi/include/asm-helpers.h	/^#define cp_mk(/;"	d
cp_mk_get	libpi/include/asm-helpers.h	/^#define cp_mk_get(/;"	d
cp_mk_set	libpi/include/asm-helpers.h	/^#define cp_mk_set(/;"	d
cpow	libpi/libm/s_cpow.c	/^cpow(double complex a, double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
cpowf	libpi/libm/s_cpowf.c	/^cpowf(float complex a, float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
cpowl	libpi/libm/s_cpowl.c	/^cpowl(long double complex a, long double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT long double complex
cproj	libpi/libm/s_cproj.c	/^cproj(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
cprojf	libpi/libm/s_cprojf.c	/^cprojf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
cprojl	libpi/libm/s_cprojl.c	/^cprojl(long double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT long double complex
cpsr_get	libpi/include/rpi-interrupts.h	/^static inline uint32_t cpsr_get(void) {$/;"	f	typeref:typename:uint32_t
cpsr_set	libpi/include/rpi-interrupts.h	/^static inline void cpsr_set(uint32_t cpsr) {$/;"	f	typeref:typename:void
cpu	labs/20-d/cpu.d	/^module cpu;$/;"	M
cpy_out	labs/14-reloc-bootloader/code/cpyjmp.c	/^#define cpy_out(/;"	d	file:
cpyjmp	labs/14-reloc-bootloader/code/cpyjmp.c	/^void cpyjmp(uint32_t code_dst, const void *code, unsigned nbytes) {$/;"	f	typeref:typename:void
cpyjmp_check	labs/14-reloc-bootloader/code/cpyjmp.c	/^void cpyjmp_check(void) {$/;"	f	typeref:typename:void
cpyjmp_default	labs/14-reloc-bootloader/code/cpyjmp.h	/^cpyjmp_default(uint32_t code_dst, const void *code, unsigned nbytes) {$/;"	f	typeref:typename:void
cpyjmp_default	labs/18-ptag/code/cpyjmp.h	/^cpyjmp_default(uint32_t code_dst, const void *code, unsigned nbytes) {$/;"	f	typeref:typename:void
cpyjmp_internal	labs/14-reloc-bootloader/code/cpyjmp.c	/^cpyjmp_internal(uint32_t code_dst, const void *code, unsigned nbytes) {$/;"	f	typeref:typename:void	file:
cpyjmp_lowest_reloc_addr	labs/14-reloc-bootloader/code/cpyjmp.h	/^enum { cpyjmp_lowest_reloc_addr = HIGHEST_USED_ADDR };$/;"	e	enum:__anond76d1b570103
cpyjmp_relocate	labs/14-reloc-bootloader/code/cpyjmp.c	/^cpyjmp_t cpyjmp_relocate(uint32_t addr) {$/;"	f	typeref:typename:cpyjmp_t
cpyjmp_t	labs/14-reloc-bootloader/code/cpyjmp.h	/^   void (*cpyjmp_t)(uint32_t code_dst, const void *code, unsigned nbytes) $/;"	t	typeref:typename:void (*)(uint32_t code_dst,const void * code,unsigned nbytes)
cpyjmp_t	labs/18-ptag/code/cpyjmp.h	/^   void (*cpyjmp_t)(uint32_t code_dst, const void *code, unsigned nbytes) $/;"	t	typeref:typename:void (*)(uint32_t code_dst,const void * code,unsigned nbytes)
cq_ckpt	libpi/libc/circular.h	/^static inline unsigned cq_ckpt(cq_t *c) { return c->tail; }$/;"	f	typeref:typename:unsigned
cq_empty	libpi/libc/circular.h	/^static inline int cq_empty(cq_t *q) { return q->head == q->tail; }$/;"	f	typeref:typename:int
cq_full	libpi/libc/circular.h	/^static inline int cq_full(cq_t *q) { return (q->head+1) % (CQ_N) == q->tail; }$/;"	f	typeref:typename:int
cq_init	libpi/libc/circular.h	/^static inline void cq_init(cq_t *c, unsigned errors_fatal_p) {$/;"	f	typeref:typename:void
cq_nelem	libpi/libc/circular.h	/^static inline unsigned cq_nelem(cq_t *q) { return (q->head - q->tail) % (CQ_N); }$/;"	f	typeref:typename:unsigned
cq_nspace	libpi/libc/circular.h	/^static inline unsigned cq_nspace(cq_t *q) { return (CQ_N-1) - cq_nelem(q); }$/;"	f	typeref:typename:unsigned
cq_ok	libpi/libc/circular.h	/^static inline void cq_ok(cq_t *c) {$/;"	f	typeref:typename:void
cq_peek	libpi/libc/circular.h	/^static inline int cq_peek(cq_t *c, cqe_t *e) {$/;"	f	typeref:typename:int
cq_peek_n	libpi/libc/circular.h	/^static inline int cq_peek_n(cq_t *c, cqe_t *v, unsigned n) {$/;"	f	typeref:typename:int
cq_peek_ptr	libpi/libc/circular.h	/^static inline cqe_t *cq_peek_ptr(cq_t *c) {$/;"	f	typeref:typename:cqe_t *
cq_pop	libpi/libc/circular.h	/^static inline cqe_t cq_pop(cq_t *c) {$/;"	f	typeref:typename:cqe_t
cq_pop32	libpi/libc/circular.h	/^static inline uint32_t cq_pop32(cq_t *c) {$/;"	f	typeref:typename:uint32_t
cq_pop32_noblk	libpi/libc/circular.h	/^static inline int cq_pop32_noblk(cq_t *c, uint32_t *x) {$/;"	f	typeref:typename:int
cq_pop_n	libpi/libc/circular.h	/^static inline void cq_pop_n(cq_t *c, void *data, unsigned n) {$/;"	f	typeref:typename:void
cq_pop_n_noblk	libpi/libc/circular.h	/^static inline int cq_pop_n_noblk(cq_t *q, void *data, unsigned n) {$/;"	f	typeref:typename:int
cq_pop_nonblock	libpi/libc/circular.h	/^static inline int cq_pop_nonblock(cq_t *c, cqe_t *e) {$/;"	f	typeref:typename:int
cq_print	libpi/libc/circular.h	/^static inline void cq_print(cq_t *c) {$/;"	f	typeref:typename:void
cq_push	libpi/libc/circular.h	/^static inline int cq_push(cq_t *c, cqe_t x) {$/;"	f	typeref:typename:int
cq_push32	libpi/libc/circular.h	/^static inline int cq_push32(cq_t *c, uint32_t x) {$/;"	f	typeref:typename:int
cq_push_n	libpi/libc/circular.h	/^static inline int cq_push_n(cq_t *c, const void *data, unsigned n) {$/;"	f	typeref:typename:int
cq_restore	libpi/libc/circular.h	/^static inline void cq_restore(cq_t *c, unsigned ckpt) { c->tail = ckpt; }$/;"	f	typeref:typename:void
cq_t	libpi/libc/circular.h	/^} cq_t;$/;"	t	typeref:typename:volatile struct __anon096bd7b80108
cqe_mk	libpi/libc/circular.h	/^    static inline cqe_t cqe_mk(void) { return 0; }$/;"	f	typeref:typename:cqe_t
cqe_t	libpi/libc/circular.h	/^    typedef CQE_T cqe_t;$/;"	t	typeref:typename:CQE_T
cqe_t	libpi/libc/circular.h	/^    typedef unsigned char cqe_t;$/;"	t	typeref:typename:unsigned char
crc32	labs/20-d/code/tools/piprog/crc32.go	/^func crc32(buf []byte) uint32 {$/;"	f	package:main	typeref:typename:uint32
crc32_tab	libpi/libc/crc.c	/^static uint32_t crc32_tab[] = {$/;"	v	typeref:typename:uint32_t[]	file:
crc32_tab	libunix/crc.c	/^static uint32_t crc32_tab[] = {$/;"	v	typeref:typename:uint32_t[]	file:
crc32inc	labs/20-d/code/tools/piprog/crc32.go	/^func crc32inc(buf []byte, crc uint32) uint32 {$/;"	f	package:main	typeref:typename:uint32
crc32tab	labs/20-d/code/tools/piprog/crc32.go	/^var crc32tab = []uint32{$/;"	v	package:main
creal	libpi/libm/s_creal.c	/^creal(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double
crealf	libpi/libm/s_crealf.c	/^crealf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float
creall	libpi/libm/s_creall.c	/^creall(long double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
create_file	libunix/creat-file.c	/^int create_file(const char *name) {$/;"	f	typeref:typename:int
creator	labs/12-verilog-blink/code/0-light/led_top.json	/^  "creator": "Yosys 0.22 (git sha1 f109fa3d4c5, clang 14.0.0 -fPIC -Os)",$/;"	s
critical_paths	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	a
cs	labs/17-i2s/code/i2s.h	/^    uint32_t cs;        \/\/ control and status$/;"	m	struct:__anon9a6dce560208	typeref:typename:uint32_t
csin	libpi/libm/s_csin.c	/^csin(double complex z)$/;"	f	typeref:typename:double complex
csin	libpi/libm/s_csinh.c	/^csin(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
csinf	libpi/libm/s_csinf.c	/^csinf(float complex z)$/;"	f	typeref:typename:float complex
csinf	libpi/libm/s_csinhf.c	/^csinf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
csinh	libpi/libm/s_csinh.c	/^csinh(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
csinhf	libpi/libm/s_csinhf.c	/^csinhf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
csinhl	libpi/libm/s_csinhl.c	/^csinhl(long double complex z)$/;"	f	typeref:typename:long double complex
csinl	libpi/libm/s_csinl.c	/^csinl(long double complex z)$/;"	f	typeref:typename:long double complex
csqrt	libpi/libm/s_csqrt.c	/^csqrt(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
csqrtf	libpi/libm/s_csqrtf.c	/^csqrtf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
csqrtl	libpi/libm/s_csqrtl.c	/^csqrtl(long double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT long double complex
ctags	libunix/staff-rules.mk	/^ctags: $/;"	t
ctan	libpi/libm/s_ctan.c	/^ctan(double complex z)$/;"	f	typeref:typename:double complex
ctan	libpi/libm/s_ctanh.c	/^ctan(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
ctanf	libpi/libm/s_ctanf.c	/^ctanf(float complex z)$/;"	f	typeref:typename:float complex
ctanf	libpi/libm/s_ctanhf.c	/^ctanf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
ctanh	libpi/libm/s_ctanh.c	/^ctanh(double complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT double complex
ctanhf	libpi/libm/s_ctanhf.c	/^ctanhf(float complex z)$/;"	f	typeref:typename:OLM_DLLEXPORT float complex
ctanhl	libpi/libm/s_ctanhl.c	/^ctanhl(long double complex z)$/;"	f	typeref:typename:long double complex
ctanl	libpi/libm/s_ctanl.c	/^ctanl(long double complex z)$/;"	f	typeref:typename:long double complex
ctansl	libpi/libm/s_ctanl.c	/^ctansl(long double complex z)$/;"	f	typeref:typename:long double	file:
cur_thread_id	labs/11-memcheck-trap/code/checker-eraser.c	/^static int cur_thread_id = 0;$/;"	v	typeref:typename:int	file:
custom_loader	libpi/staff-src/custom-loader.c	/^void custom_loader(void) {$/;"	f	typeref:typename:void
cyc_is_timeout	labs/3-digital-analyzer/code/scope/cycle.h	/^static inline int cyc_is_timeout(unsigned start, unsigned n, unsigned t) {$/;"	f	typeref:typename:int
cyc_per_sec	libpi/staff-src/cycle-per-sec.c	/^unsigned cyc_per_sec(void) {$/;"	f	typeref:typename:unsigned
cyc_timeout	labs/3-digital-analyzer/code/scope/cycle.h	/^static inline int cyc_timeout(unsigned start, unsigned n) {$/;"	f	typeref:typename:int
cycle_cnt_get	labs/4-ws2812b/fake-pi/fake-pi.c	/^unsigned cycle_cnt_get(void) {$/;"	f	typeref:typename:unsigned
cycle_cnt_init	labs/4-ws2812b/fake-pi/fake-pi.c	/^void cycle_cnt_init(void) {$/;"	f	typeref:typename:void
cycle_cnt_init	libpi/include/cycle-count.h	/^#define cycle_cnt_init(/;"	d
cycle_cnt_read	labs/4-ws2812b/fake-pi/fake-pi.c	/^unsigned cycle_cnt_read(void) {$/;"	f	typeref:typename:unsigned
cycle_cnt_read	libpi/include/cycle-count.h	/^#define cycle_cnt_read(/;"	d
cycle_cnt_read_fast	labs/3-digital-analyzer/code/scope/cycle.S	/^cycle_cnt_read_fast:$/;"	l
cycle_cnt_read_fast	labs/3-digital-analyzer/code/scope/scope.c	/^static inline unsigned cycle_cnt_read_fast() {$/;"	f	typeref:typename:unsigned	file:
cycle_cnt_read_fast	labs/3-digital-analyzer/code/test-gen/test-gen.c	/^static inline unsigned cycle_cnt_read_fast() {$/;"	f	typeref:typename:unsigned	file:
cycle_diff	labs/4-ws2812b/fake-pi/fake-pi.c	/^static unsigned cycle_diff(void) {$/;"	f	typeref:typename:unsigned	file:
cycle_per_bit	libpi/include/sw-uart.h	/^    uint32_t cycle_per_bit;  \/\/ cycles between each bit.$/;"	m	struct:__anon6dce2d000108	typeref:typename:uint32_t
cycles	labs/20-d/code/kernel/arch/arm/timer.d	/^    uint cycles() {$/;"	f
cycles	labs/20-d/code/kernel/arch/riscv32/timer.d	/^uint cycles() {$/;"	f
cycles_to_nanosec	libpi/include/rpi-constants.h	/^#define cycles_to_nanosec(/;"	d
d	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^        double d;$/;"	m	union:align	typeref:typename:double	file:
d	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^        double d;$/;"	m	union:align	typeref:typename:double	file:
d	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^        double d;$/;"	m	union:align	typeref:typename:double	file:
d	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^        double d;$/;"	m	union:align	typeref:typename:double	file:
d	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^        double d;$/;"	m	union:align	typeref:typename:double	file:
d	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^        double d;$/;"	m	union:align	typeref:typename:double	file:
d	labs/5-malloc+gc/code/kr-malloc.h	/^        double d;$/;"	m	union:align	typeref:typename:double
d	labs/6-debug-alloc/code/kr-malloc.h	/^        double d;$/;"	m	union:align	typeref:typename:double
d	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^        double d;$/;"	m	union:align	typeref:typename:double
d	libpi/libm/fpmath.h	/^	double	d;$/;"	m	union:IEEEd2bits	typeref:typename:double
d	libpi/libm/s_nan.c	/^		double d;$/;"	m	union:nan::__anon5f8ec1b7010a	typeref:typename:double	file:
data	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    parameter data = 2'b10;$/;"	c	module:uart_rx
data	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	enum:uart_rx.state_t
data	labs/13-verilog-uart/2-tx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	typedef:uart_rx.state_t
data	labs/13-verilog-uart/2-tx/uart_tx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	typedef:uart_tx.state_t
data	labs/17-i2s/py/text_to_wav.py	/^data = data - 2**31$/;"	v
data	labs/17-i2s/py/text_to_wav.py	/^data = data.astype(np.int32)$/;"	v
data	labs/17-i2s/py/text_to_wav.py	/^data = np.genfromtxt("dump.txt", converters={0: lambda s: int(s, 16)})$/;"	v
data	labs/18-ptag/ptag-linker/ptag-structs.h	/^    uint8_t data[0];$/;"	m	struct:ptag_hdr	typeref:typename:uint8_t[0]
data	labs/20-d/code/tools/piprog/loader.go	/^	data []byte$/;"	m	struct:main.Segment	typeref:typename:[]byte
data_abort_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^data_abort_asm:$/;"	l
data_abort_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^data_abort_asm:$/;"	l
data_abort_full_except	labs/11-memcheck-trap/code/full-except.c	/^void data_abort_full_except(uint32_t regs[17], uint32_t spsr, uint32_t pc) {$/;"	f	typeref:typename:void
data_abort_handler	labs/11-memcheck-trap/code/full-except.c	/^static full_except_t prefetch_handler, data_abort_handler;$/;"	v	typeref:typename:full_except_t	file:
data_abort_memtrace	labs/11-memcheck-trap/code/memtrace.c	/^data_abort_memtrace(uint32_t *regs, uint32_t spsr, uint32_t pc) {$/;"	f	typeref:typename:void	file:
data_abort_print_reason	labs/11-memcheck-trap/code/memtrace-internal.h	/^data_abort_print_reason(uint32_t pc) {$/;"	f	typeref:typename:uint32_t
data_abort_vector	labs/11-memcheck-trap/code/tests/03-test.c	/^void data_abort_vector(unsigned pc) {$/;"	f	typeref:typename:void
data_abort_vector	labs/9-memcheck-stat/starter-code/interrupts-c.c	/^void data_abort_vector(unsigned pc) {$/;"	f	typeref:typename:void
data_abort_vector	labs/9-memcheck-stat/timer-int/interrupts-c.c	/^void data_abort_vector(unsigned pc) {$/;"	f	typeref:typename:void
data_abort_vector	libpi/staff-src/default-handler-data-abort.c	/^void data_abort_vector(unsigned pc) { INT_UNHANDLED("data abort", pc); }$/;"	f	typeref:typename:void
dd	libpi/libm/s_fma.c	/^struct dd {$/;"	s	file:
dd	libpi/libm/s_fmal.c	/^struct dd {$/;"	s	file:
dd_add	libpi/libm/s_fma.c	/^dd_add(double a, double b)$/;"	f	typeref:struct:dd	file:
dd_add	libpi/libm/s_fmal.c	/^dd_add(long double a, long double b)$/;"	f	typeref:struct:dd	file:
dd_mul	libpi/libm/s_fma.c	/^dd_mul(double a, double b)$/;"	f	typeref:struct:dd	file:
dd_mul	libpi/libm/s_fmal.c	/^dd_mul(long double a, long double b)$/;"	f	typeref:struct:dd	file:
debug	labs/4-ws2812b/fake-pi/rpi.h	/^#define debug(/;"	d
debug	libpi/libc/assert.h	/^#define debug(/;"	d
debug	libunix/demand.h	/^#   define debug(/;"	d
dec	libpi/libm/e_sqrtl.c	/^dec(long double x)$/;"	f	typeref:typename:long double	file:
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_LUT4.netnames.I0.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_LUT4.netnames.I1.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_LUT4.netnames.I2.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_LUT4.netnames.I3.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_RAM40_4K.netnames.RE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_RAM40_4K.netnames.WE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_RAM40_4KNR.netnames.RE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_RAM40_4KNR.netnames.WE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.RE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.WE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_RAM40_4KNW.netnames.RE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0",$/;"	s	object:modules.SB_RAM40_4KNW.netnames.WE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0000000000000000",$/;"	s	object:modules.SB_RAM40_4K.netnames.MASK.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0000000000000000",$/;"	s	object:modules.SB_RAM40_4KNR.netnames.MASK.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0000000000000000",$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.MASK.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "0000000000000000",$/;"	s	object:modules.SB_RAM40_4KNW.netnames.MASK.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFE.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFER.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFES.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFESR.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFESS.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFNE.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFNER.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFNES.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFNESR.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_DFFNESS.netnames.E.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_GB_IO.netnames.CLOCK_ENABLE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_IO.netnames.CLOCK_ENABLE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_RAM40_4K.netnames.RCLKE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_RAM40_4K.netnames.WCLKE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_RAM40_4KNR.netnames.RCLKE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_RAM40_4KNR.netnames.WCLKE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.RCLKE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.WCLKE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_RAM40_4KNW.netnames.RCLKE.attributes
defaultvalue	labs/12-verilog-blink/code/0-light/led_top.json	/^            "defaultvalue": "1",$/;"	s	object:modules.SB_RAM40_4KNW.netnames.WCLKE.attributes
degrees	labs/4-ws2812b/fake-pi/pi-random.c	/^    int degrees[MAX_TYPES];$/;"	m	struct:random_poly_info	typeref:typename:int[]	file:
delay_cyc	labs/3-digital-analyzer/code/scope/cycle.h	/^static inline void delay_cyc(unsigned ncycles) {$/;"	f	typeref:typename:void
delay_cycles	labs/4-ws2812b/fake-pi/fake-pi.c	/^void delay_cycles(unsigned ncycles) {$/;"	f	typeref:typename:void
delay_cycles	libpi/staff-src/delay-ncycles.c	/^void delay_cycles(unsigned ticks) {$/;"	f	typeref:typename:void
delay_ms	labs/20-d/code/kernel/timer.d	/^void delay_ms(uint ms) {$/;"	f
delay_ms	libpi/staff-src/timer.c	/^void delay_ms(unsigned ms) {$/;"	f	typeref:typename:void
delay_ncycles	labs/4-ws2812b/code/WS2812B.h	/^static inline void delay_ncycles(unsigned start_cyc, unsigned n_cyc) {$/;"	f	typeref:typename:void
delay_ncycles	libpi/include/cycle-util.h	/^static inline unsigned delay_ncycles(unsigned start, unsigned n) {$/;"	f	typeref:typename:unsigned
delay_sec	libpi/staff-src/timer.c	/^void delay_sec(unsigned sec) {$/;"	f	typeref:typename:void
delay_state	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^struct delay_state {$/;"	s	file:
delay_us	labs/20-d/code/kernel/arch/aarch64/timer.d	/^void delay_us(uint us) {$/;"	f
delay_us	labs/20-d/code/kernel/arch/arm/timer.d	/^void delay_us(uint us) {$/;"	f
delay_us	labs/20-d/code/kernel/arch/riscv32/timer.d	/^void delay_us(uint us) {$/;"	f
delay_us	labs/20-d/code/kernel/timer.d	/^alias delay_us = timer.delay_us;$/;"	a	file:
delay_us	libpi/staff-src/timer.c	/^void delay_us(unsigned us) {$/;"	f	typeref:typename:void
delay_us_yield	labs/15-stepper-motor/code-sw-uart/delay-yield.h	/^static inline void delay_us_yield(unsigned us) {$/;"	f	typeref:typename:void
demand	libpi/libc/assert.h	/^#define demand(/;"	d
demand	libunix/demand.h	/^#   define demand(/;"	d
derive_op_rrr	labs/1-dynamic-code-gen/code/unix-side/check-encodings.c	/^void derive_op_rrr(const char *name, const char *opcode, $/;"	f	typeref:typename:void
destroyed	labs/20-d/code/progs/alloc/main.d	/^    bool destroyed = false;$/;"	m	struct:Foo	file:
dev_addr	labs/8-i2c-adc/code/ads1115.c	/^    enum { dev_addr = 0x48 };$/;"	e	enum:ads1115_config::__anon85fca3780103	file:
dev_addr	labs/8-i2c-adc/code/i2c.c	/^	uint32_t 	dev_addr;$/;"	m	struct:RPI_i2c	typeref:typename:uint32_t	file:
dev_barrier	libpi/staff-src/mem-barrier.S	/^dev_barrier:$/;"	l
die	libunix/demand.h	/^#define die(/;"	d
digittoint	libpi/libm/s_nan.c	/^static __inline int digittoint(int c) {$/;"	f	typeref:typename:int	file:
din	labs/13-verilog-uart/2-tx/flag_buf.sv	/^        input logic [W-1:0] din,$/;"	p	module:flag_buf
din	labs/13-verilog-uart/2-tx/uart_tx.sv	/^        input logic [7:0] din,     \/\/ data to send (user must keep data valid$/;"	p	module:uart_tx
dir	labs/15-stepper-motor/alex-code/stepper.h	/^    unsigned dir;$/;"	m	struct:__anonb5b47c130208	typeref:typename:unsigned
dir	labs/15-stepper-motor/code/circle-test.c	/^    enum { dir = 21, step = 20 };$/;"	e	enum:notmain::__anon54cd7b530203	file:
dir_delay	labs/15-stepper-motor/code-sw-uart/a4988.h	/^    unsigned dir_delay; \/\/ how long to wait after setting dir pin$/;"	m	struct:__anon737612970208	typeref:typename:unsigned
dir_delay	labs/15-stepper-motor/code/a4988.h	/^    unsigned dir_delay; \/\/ how long to wait after setting dir pin$/;"	m	struct:__anonb834a2b70208	typeref:typename:unsigned
dir_delay	labs/15-stepper-motor/code/circle-test.c	/^enum { dir_delay = 0, step_delay = 0 };$/;"	e	enum:__anon54cd7b530103	file:
dir_pin	labs/15-stepper-motor/code-sw-uart/a4988.h	/^    unsigned dir_pin;   \/\/ pin to set direction.$/;"	m	struct:__anon737612970208	typeref:typename:unsigned
dir_pin	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    enum { dir_pin = 21, step_pin = 20 };$/;"	e	enum:th_notmain::__anon82501d840203	file:
dir_pin	labs/15-stepper-motor/code/a4988.h	/^    unsigned dir_pin;   \/\/ pin to set direction.$/;"	m	struct:__anonb834a2b70208	typeref:typename:unsigned
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "inout",$/;"	s	object:modules.SB_GB_IO.ports.PACKAGE_PIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "inout",$/;"	s	object:modules.SB_IO.ports.PACKAGE_PIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "inout",$/;"	s	object:modules.SB_IO_I3C.ports.PACKAGE_PIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "inout",$/;"	s	object:modules.SB_IO_OD.ports.PACKAGEPIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_LC.ports.CEN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_LC.ports.CIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_LC.ports.CLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_LC.ports.I0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_LC.ports.I1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_LC.ports.I2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_LC.ports.I3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_LC.ports.SR
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_10
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_11
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_12
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_13
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_14
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_15
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_8
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.MASK_9
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_10
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_8
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RADDR_9
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.RE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_10
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_8
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WADDR_9
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_10
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_11
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_12
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_13
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_14
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_15
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_8
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WDATA_9
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.ICESTORM_RAM.ports.WE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_CARRY.ports.CI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_CARRY.ports.I0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_CARRY.ports.I1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFF.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFF.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFE.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFE.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFE.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFER.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFER.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFER.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFER.ports.R
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFES.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFES.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFES.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFES.ports.S
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFESR.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFESR.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFESR.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFESR.ports.R
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFESS.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFESS.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFESS.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFESS.ports.S
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFN.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFN.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNE.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNE.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNE.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNER.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNER.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNER.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNER.ports.R
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNES.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNES.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNES.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNES.ports.S
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNESR.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNESR.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNESR.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNESR.ports.R
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNESS.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNESS.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNESS.ports.E
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNESS.ports.S
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNR.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNR.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNR.ports.R
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNS.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNS.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNS.ports.S
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNSR.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNSR.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNSR.ports.R
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNSS.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNSS.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFNSS.ports.S
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFR.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFR.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFR.ports.R
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFS.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFS.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFS.ports.S
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFSR.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFSR.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFSR.ports.R
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFSS.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFSS.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_DFFSS.ports.S
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_FILTER_50NS.ports.FILTERIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_GB.ports.USER_SIGNAL_TO_GLOBAL_BUFFER
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_GB_IO.ports.CLOCK_ENABLE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_GB_IO.ports.D_OUT_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_GB_IO.ports.D_OUT_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_GB_IO.ports.INPUT_CLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_GB_IO.ports.LATCH_INPUT_VALUE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_GB_IO.ports.OUTPUT_CLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_GB_IO.ports.OUTPUT_ENABLE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.CLKHFEN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.CLKHFPU
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM8
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_HFOSC.ports.TRIM9
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBADRI0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBADRI1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBADRI2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBADRI3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBADRI4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBADRI5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBADRI6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBADRI7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBCLKI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBDATI0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBDATI1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBDATI2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBDATI3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBDATI4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBDATI5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBDATI6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBDATI7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBRWI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SBSTBI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SCLI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_I2C.ports.SDAI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO.ports.CLOCK_ENABLE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO.ports.D_OUT_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO.ports.D_OUT_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO.ports.INPUT_CLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO.ports.LATCH_INPUT_VALUE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO.ports.OUTPUT_CLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO.ports.OUTPUT_ENABLE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_I3C.ports.CLOCK_ENABLE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_I3C.ports.D_OUT_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_I3C.ports.D_OUT_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_I3C.ports.INPUT_CLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_I3C.ports.LATCH_INPUT_VALUE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_I3C.ports.OUTPUT_CLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_I3C.ports.OUTPUT_ENABLE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_I3C.ports.PU_ENB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_I3C.ports.WEAK_PU_ENB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_OD.ports.CLOCKENABLE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_OD.ports.DOUT0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_OD.ports.DOUT1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_OD.ports.INPUTCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_OD.ports.LATCHINPUTVALUE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_OD.ports.OUTPUTCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_IO_OD.ports.OUTPUTENABLE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDADDR0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDADDR1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDADDR2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDADDR3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDCS
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDDAT0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDDAT1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDDAT2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDDAT3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDDAT4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDDAT5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDDAT6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDDAT7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDDEN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDEXE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDRST
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LED_DRV_CUR.ports.EN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LFOSC.ports.CLKLFEN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LFOSC.ports.CLKLFPU
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LUT4.ports.I0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LUT4.ports.I1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LUT4.ports.I2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_LUT4.ports.I3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.A
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.ACCUMCI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.ADDSUBBOT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.ADDSUBTOP
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.AHOLD
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.B
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.BHOLD
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.C
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.CE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.CHOLD
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.CI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.CLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.D
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.DHOLD
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.IRSTBOT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.IRSTTOP
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.OHOLDBOT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.OHOLDTOP
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.OLOADBOT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.OLOADTOP
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.ORSTBOT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.ORSTTOP
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_MAC16.ports.SIGNEXTIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.BYPASS
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.DYNAMICDELAY
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.EXTFEEDBACK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.LATCHINPUTVALUE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.REFERENCECLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.RESETB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.SCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.SDI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.BYPASS
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.DYNAMICDELAY
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.EXTFEEDBACK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.LATCHINPUTVALUE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.PACKAGEPIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.RESETB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.SCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.SDI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.BYPASS
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.DYNAMICDELAY
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.EXTFEEDBACK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.LATCHINPUTVALUE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.PACKAGEPIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.RESETB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.SCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.SDI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_CORE.ports.BYPASS
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_CORE.ports.DYNAMICDELAY
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_CORE.ports.EXTFEEDBACK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_CORE.ports.LATCHINPUTVALUE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_CORE.ports.REFERENCECLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_CORE.ports.RESETB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_CORE.ports.SCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_CORE.ports.SDI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_PAD.ports.BYPASS
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_PAD.ports.DYNAMICDELAY
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_PAD.ports.EXTFEEDBACK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_PAD.ports.LATCHINPUTVALUE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_PAD.ports.PACKAGEPIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_PAD.ports.RESETB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_PAD.ports.SCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_PLL40_PAD.ports.SDI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.MASK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.RADDR
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.RCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.RCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.RE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.WADDR
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.WCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.WCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.WDATA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4K.ports.WE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.MASK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.RADDR
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.RCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.RCLKN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.RE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.WADDR
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.WCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.WCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.WDATA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNR.ports.WE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.MASK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.RADDR
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.RCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.RCLKN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.RE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.WADDR
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.WCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.WCLKN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.WDATA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.WE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.MASK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.RADDR
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.RCLK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.RCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.RE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.WADDR
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.WCLKE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.WCLKN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.WDATA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RAM40_4KNW.ports.WE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGBA_DRV.ports.CURREN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGBA_DRV.ports.RGB0PWM
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGBA_DRV.ports.RGB1PWM
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGBA_DRV.ports.RGB2PWM
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGBA_DRV.ports.RGBLEDEN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGB_DRV.ports.RGB0PWM
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGB_DRV.ports.RGB1PWM
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGB_DRV.ports.RGB2PWM
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGB_DRV.ports.RGBLEDEN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_RGB_DRV.ports.RGBPU
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.MI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBADRI0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBADRI1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBADRI2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBADRI3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBADRI4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBADRI5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBADRI6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBADRI7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBCLKI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBDATI0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBDATI1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBDATI2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBDATI3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBDATI4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBDATI5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBDATI6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBDATI7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBRWI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SBSTBI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SCKI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SCSNI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPI.ports.SI
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPRAM256KA.ports.ADDRESS
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPRAM256KA.ports.CHIPSELECT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPRAM256KA.ports.CLOCK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPRAM256KA.ports.DATAIN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPRAM256KA.ports.MASKWREN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPRAM256KA.ports.POWEROFF
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPRAM256KA.ports.SLEEP
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPRAM256KA.ports.STANDBY
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_SPRAM256KA.ports.WREN
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_WARMBOOT.ports.BOOT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_WARMBOOT.ports.S0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.SB_WARMBOOT.ports.S1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "input",$/;"	s	object:modules.top.ports.serial_rxd
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_LC.ports.COUT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_LC.ports.LO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_LC.ports.O
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_10
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_11
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_12
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_13
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_14
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_15
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_8
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.ICESTORM_RAM.ports.RDATA_9
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_CARRY.ports.CO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFF.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFE.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFER.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFES.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFESR.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFESS.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFN.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFNE.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFNER.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFNES.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFNESR.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFNESS.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFNR.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFNS.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFNSR.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFNSS.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFR.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFS.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFSR.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_DFFSS.ports.Q
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_FILTER_50NS.ports.FILTEROUT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_GB.ports.GLOBAL_BUFFER_OUTPUT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_GB_IO.ports.D_IN_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_GB_IO.ports.D_IN_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_GB_IO.ports.GLOBAL_BUFFER_OUTPUT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_HFOSC.ports.CLKHF
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.I2CIRQ
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.I2CWKUP
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SBACKO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SBDATO0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SBDATO1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SBDATO2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SBDATO3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SBDATO4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SBDATO5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SBDATO6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SBDATO7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SCLO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SCLOE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SDAO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_I2C.ports.SDAOE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_IO.ports.D_IN_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_IO.ports.D_IN_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_IO_I3C.ports.D_IN_0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_IO_I3C.ports.D_IN_1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_IO_OD.ports.DIN0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_IO_OD.ports.DIN1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_LEDDA_IP.ports.LEDDON
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_LEDDA_IP.ports.PWMOUT0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_LEDDA_IP.ports.PWMOUT1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_LEDDA_IP.ports.PWMOUT2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_LED_DRV_CUR.ports.LEDPU
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_LFOSC.ports.CLKLF
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_LUT4.ports.O
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_MAC16.ports.ACCUMCO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_MAC16.ports.CO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_MAC16.ports.O
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_MAC16.ports.SIGNEXTOUT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.LOCK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.PLLOUTCOREA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.PLLOUTCOREB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.PLLOUTGLOBALA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.PLLOUTGLOBALB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_CORE.ports.SDO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.LOCK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.PLLOUTCOREA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.PLLOUTCOREB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.PLLOUTGLOBALA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.PLLOUTGLOBALB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2F_PAD.ports.SDO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.LOCK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.PLLOUTCOREA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.PLLOUTCOREB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.PLLOUTGLOBALA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.PLLOUTGLOBALB
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_2_PAD.ports.SDO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_CORE.ports.LOCK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_CORE.ports.PLLOUTCORE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_CORE.ports.PLLOUTGLOBAL
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_CORE.ports.SDO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_PAD.ports.LOCK
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_PAD.ports.PLLOUTCORE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_PAD.ports.PLLOUTGLOBAL
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_PLL40_PAD.ports.SDO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RAM40_4K.ports.RDATA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RAM40_4KNR.ports.RDATA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RAM40_4KNRNW.ports.RDATA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RAM40_4KNW.ports.RDATA
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RGBA_DRV.ports.RGB0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RGBA_DRV.ports.RGB1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RGBA_DRV.ports.RGB2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RGB_DRV.ports.RGB0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RGB_DRV.ports.RGB1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_RGB_DRV.ports.RGB2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MCSNO0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MCSNO1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MCSNO2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MCSNO3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MCSNOE0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MCSNOE1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MCSNOE2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MCSNOE3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.MOE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SBACKO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SBDATO0
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SBDATO1
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SBDATO2
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SBDATO3
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SBDATO4
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SBDATO5
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SBDATO6
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SBDATO7
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SCKO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SCKOE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SO
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SOE
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SPIIRQ
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPI.ports.SPIWKUP
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.SB_SPRAM256KA.ports.DATAOUT
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.top.ports.led_blue
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.top.ports.led_green
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.top.ports.led_red
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.top.ports.serial_txd
direction	labs/12-verilog-blink/code/0-light/led_top.json	/^          "direction": "output",$/;"	s	object:modules.top.ports.spi_cs
disable_cache	libpi/staff-src/cache.c	/^void disable_cache(void) {$/;"	f	typeref:typename:void
div	labs/13-verilog-uart/1-rx/uart_top.sv	/^    localparam div = (48 * 1000 * 1000) \/ (19200*16);$/;"	c	module:uart_top
div	libpi/include/spi.h	/^    unsigned div;$/;"	m	struct:__anon17b873790108	typeref:typename:unsigned
divide	labs/15-stepper-motor/alex-code/math-helpers.h	/^static inline unsigned divide(unsigned dividend, unsigned divisor) { $/;"	f	typeref:typename:unsigned
divlu	libpi/include/integer-math.h	/^static inline uint32_t divlu(uint64_t a, uint32_t b) {$/;"	f	typeref:typename:uint32_t
dlen	labs/8-i2c-adc/code/i2c.c	/^	uint32_t dlen; 			\/\/ number of bytes to xmit, recv$/;"	m	struct:RPI_i2c	typeref:typename:uint32_t	file:
dmb	libpi/staff-src/mem-barrier.S	/^dmb:$/;"	l
do_test	labs/11-memcheck-trap/code/tests/04-test.c	/^static void do_test(void) {$/;"	f	typeref:typename:void	file:
do_test	labs/11-memcheck-trap/code/tests/05-test.c	/^static void do_test(void) {$/;"	f	typeref:typename:void	file:
dom	labs/7-mem-protection/code/pinned-vm.h	/^             dom,       \/\/ domain id$/;"	m	struct:__anon867efaea0608	typeref:typename:uint32_t
dom	labs/7-mem-protection/code/procmap.h	/^    unsigned dom;$/;"	m	struct:__anonf182ebee0108	typeref:typename:unsigned
dom	libpi/include/pinned-vm.h	/^             dom,       \/\/ domain id$/;"	m	struct:__anon7d92c1db0608	typeref:typename:uint32_t
dom	libpi/include/procmap.h	/^    unsigned dom;$/;"	m	struct:__anon2266429f0108	typeref:typename:unsigned
dom_ids	libpi/include/procmap.h	/^    unsigned dom_ids;       \/\/ all the domain ids in use.$/;"	m	struct:__anon2266429f0308	typeref:typename:unsigned
dom_perm	libpi/include/procmap.h	/^dom_perm(uint32_t doms, unsigned perm) {$/;"	f	typeref:typename:uint32_t
domain_access_ctrl_get	labs/7-mem-protection/code/mmu.c	/^uint32_t domain_access_ctrl_get(void) {$/;"	f	typeref:typename:uint32_t
domain_access_ctrl_set	labs/7-mem-protection/code/mmu.c	/^void domain_access_ctrl_set(uint32_t r) {$/;"	f	typeref:typename:void
done	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^    volatile int done;$/;"	m	struct:delay_state	typeref:typename:volatile int	file:
done	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    volatile int done;$/;"	m	struct:motor_context	typeref:typename:volatile int	file:
done	labs/8-i2c-adc/code/i2c.c	/^		done:1, 	\/\/ :1$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
dout	labs/13-verilog-uart/1-rx/uart_rx.sv	/^        output logic [7:0] dout    \/\/ output data$/;"	p	module:uart_rx
dout	labs/13-verilog-uart/2-tx/flag_buf.sv	/^        output logic [W-1:0] dout$/;"	p	module:flag_buf
dout	labs/13-verilog-uart/2-tx/uart_rx.sv	/^        output logic [7:0] dout    \/\/ output data$/;"	p	module:uart_rx
dp_h	libpi/libm/e_pow.c	/^dp_h[] = { 0.0, 5.84962487220764160156e-01,}, \/* 0x3FE2B803, 0x40000000 *\/$/;"	v	typeref:typename:const double[]	file:
dp_h	libpi/libm/e_powf.c	/^dp_h[] = { 0.0, 5.84960938e-01,}, \/* 0x3f15c000 *\/$/;"	v	typeref:typename:const float[]	file:
dp_l	libpi/libm/e_pow.c	/^dp_l[] = { 0.0, 1.35003920212974897128e-08,}, \/* 0x3E4CFDEB, 0x43CFD006 *\/$/;"	v	typeref:typename:const double[]	file:
dp_l	libpi/libm/e_powf.c	/^dp_l[] = { 0.0, 1.56322085e-06,}, \/* 0x35d1cfdc *\/$/;"	v	typeref:typename:const float[]	file:
dps	labs/10-i2c-accel/code/gyro.c	/^    unsigned dps;$/;"	m	struct:__anonc807f0d20208	typeref:typename:unsigned	file:
dps_to_scale	labs/10-i2c-accel/code/gyro.c	/^static int dps_to_scale(unsigned dps) {$/;"	f	typeref:typename:int	file:
dreq	labs/17-i2s/code/i2s.h	/^    uint32_t dreq;      \/\/ dma request level$/;"	m	struct:__anon9a6dce560208	typeref:typename:uint32_t
dsb	labs/20-d/code/kernel/arch/aarch64/cpu.d	/^void dsb() {$/;"	f
dsb	labs/20-d/code/kernel/arch/arm/cpu.d	/^    void dsb() {$/;"	f
dsb	labs/20-d/code/kernel/arch/riscv32/cpu.d	/^void dsb() {$/;"	f
dsb	labs/20-d/code/kernel/cpu.d	/^alias dsb = cpu.dsb;$/;"	a	file:
dsb	labs/20-d/cpu.d	/^void dsb() {$/;"	f
dsb	libpi/staff-src/mem-barrier.S	/^dsb:$/;"	l
dstart	labs/20-d/code/kernel/dstart.d	/^extern (C) void dstart() {$/;"	f
dstart	labs/20-d/code/kernel/dstart.d	/^module dstart;$/;"	M
dtype	libpi/libm/s_llrint.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_llrintf.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_llrintl.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_llround.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_llroundf.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_llroundl.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_lrint.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_lrintf.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_lrintl.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_lround.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_lroundf.c	/^#define dtype	/;"	d	file:
dtype	libpi/libm/s_lroundl.c	/^#define dtype	/;"	d	file:
dtype_max	libpi/libm/s_lround.c	/^static const type dtype_max = DTYPE_MAX + 0.5;$/;"	v	typeref:typename:const type	file:
dtype_min	libpi/libm/s_lround.c	/^static const type dtype_min = DTYPE_MIN - 0.5;$/;"	v	typeref:typename:const type	file:
dummy	libpi/staff-src/put-get.S	/^dummy:$/;"	l
dump_raw	labs/3-digital-analyzer/code/scope/samples.h	/^static void dump_raw(log_ent_t *l, unsigned n) {$/;"	f	typeref:typename:void
dump_samples	labs/3-digital-analyzer/code/scope/samples.h	/^dump_samples(log_ent_t *l, unsigned n, unsigned period) {$/;"	f	typeref:typename:unsigned
duration	labs/15-stepper-motor/alex-code/national_anthem.c	/^    unsigned duration;$/;"	m	struct:__anon60bf3c9d0208	typeref:typename:unsigned	file:
dynamic code gen on pi.	labs/1-dynamic-code-gen/code/0-jump/README.md	/^## dynamic code gen on pi.$/;"	s
dynamic code gen on pi.	labs/1-dynamic-code-gen/code/1-hello/README.md	/^## dynamic code gen on pi.$/;"	s
dynamic code gen on pi.	labs/1-dynamic-code-gen/code/2-int-compiler/README.md	/^## dynamic code gen on pi.$/;"	s
dynamic code gen on pi.	labs/1-dynamic-code-gen/code/pi-side/README.md	/^## dynamic code gen on pi.$/;"	s
e	libpi/libm/aarch64_fpmath.h	/^	long double	e;$/;"	m	union:IEEEl2bits	typeref:typename:long double
e	libpi/libm/amd64_fpmath.h	/^	long double	e;$/;"	m	union:IEEEl2bits	typeref:typename:long double
e	libpi/libm/i386_fpmath.h	/^	long double	e;$/;"	m	union:IEEEl2bits	typeref:typename:long double
e	libpi/libm/mips_fpmath.h	/^	long double	e;$/;"	m	union:IEEEl2bits	typeref:typename:long double
e	libpi/libm/powerpc_fpmath.h	/^	long double	e;$/;"	m	union:IEEEl2bits	typeref:typename:long double
echo	libpi/include/hc-sr04.h	/^    unsigned trigger, echo;$/;"	m	struct:__anonf3b4be6e0108	typeref:typename:unsigned
efx	libpi/libm/s_erf.c	/^efx =  1.28379167095512586316e-01, \/* 0x3FC06EBA, 0x8214DB69 *\/$/;"	v	typeref:typename:const double	file:
efx	libpi/libm/s_erff.c	/^efx =  1.2837916613e-01, \/* 0x3e0375d4 *\/$/;"	v	typeref:typename:const float	file:
efx8	libpi/libm/s_erf.c	/^efx8=  1.02703333676410069053e+00, \/* 0x3FF06EBA, 0x8214DB69 *\/$/;"	v	typeref:typename:const double	file:
efx8	libpi/libm/s_erff.c	/^efx8=  1.0270333290e+00, \/* 0x3f8375d4 *\/$/;"	v	typeref:typename:const float	file:
eighth	labs/15-stepper-motor/alex-code/national_anthem.c	/^unsigned eighth = quarter\/2;$/;"	v	typeref:typename:unsigned
emit	libpi/libc/va-printk.c	/^emit(unsigned base, char *dst, int n, int val, int width, int signed_p) {$/;"	f	typeref:typename:char *	file:
emit_rrr	labs/1-dynamic-code-gen/code/unix-side/check-encodings.c	/^uint32_t emit_rrr(const char *op, const char *d, const char *s1, const char *s2) {$/;"	f	typeref:typename:uint32_t
emplaceInit	labs/20-d/code/libd/ulib/alloc.d	/^void emplaceInit(T, Args...)(T* val, Args args) {$/;"	f
empty	labs/12-verilog-blink/code/empty/empty.sv	/^module empty$/;"	m
enable_cache	libpi/staff-src/cache.c	/^void enable_cache(void) {$/;"	f	typeref:typename:void
enable_fpu	libpi/staff-src/fp-support.S	/^enable_fpu:$/;"	l
end	labs/20-d/code/libd/ulib/alloc.d	/^    uintptr end;$/;"	m	struct:Bump	file:
end_check	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^    end_check = (uint32_t)&__code_end__,$/;"	v	typeref:typename:uint32_t	file:
end_nocheck	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^    end_nocheck = (uint32_t)ckalloc_end;$/;"	v	typeref:typename:uint32_t	file:
end_ptr	labs/4-ws2812b/fake-pi/pi-random.h	/^    int32_t *end_ptr;       \/* Pointer behind state table.  *\/$/;"	m	struct:pi_random_data	typeref:typename:int32_t *
eraser_handler	labs/11-memcheck-trap/code/checker-eraser.c	/^static int eraser_handler(uint32_t pc, uint32_t addr, unsigned load_p) {$/;"	f	typeref:typename:int	file:
eraser_init	labs/11-memcheck-trap/code/checker-eraser.c	/^void eraser_init(void) {$/;"	f	typeref:typename:void
eraser_lock	labs/11-memcheck-trap/code/checker-eraser.c	/^void eraser_lock(void *l) {$/;"	f	typeref:typename:void
eraser_mark_alloc	labs/11-memcheck-trap/code/checker-eraser.c	/^void eraser_mark_alloc(void *addr, unsigned nbytes) {$/;"	f	typeref:typename:void
eraser_mark_free	labs/11-memcheck-trap/code/checker-eraser.c	/^void eraser_mark_free(void *addr, unsigned nbytes) {$/;"	f	typeref:typename:void
eraser_set_thread_id	labs/11-memcheck-trap/code/checker-eraser.c	/^void eraser_set_thread_id(int tid) {$/;"	f	typeref:typename:void
eraser_unlock	labs/11-memcheck-trap/code/checker-eraser.c	/^void eraser_unlock(void *l) {$/;"	f	typeref:typename:void
eraser_verbose_set	labs/11-memcheck-trap/code/eraser.h	/^static inline void eraser_verbose_set(int v_p) {$/;"	f	typeref:typename:void
erf	libpi/libm/s_erf.c	/^erf(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
erfc	libpi/libm/s_erf.c	/^erfc(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
erfcf	libpi/libm/s_erff.c	/^erfcf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
erff	libpi/libm/s_erff.c	/^erff(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
err	labs/8-i2c-adc/code/i2c.c	/^		err:1,		\/\/ :8 acck error$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
errors_fatal_p	libpi/libc/circular.h	/^    unsigned errors_fatal_p:1;$/;"	m	struct:__anon096bd7b80108	typeref:typename:unsigned:1
erx	libpi/libm/s_erf.c	/^erx =  8.45062911510467529297e-01, \/* 0x3FEB0AC1, 0x60000000 *\/$/;"	v	typeref:typename:const double	file:
erx	libpi/libm/s_erff.c	/^erx  =  8.42697144e-01F, \/*  0x1.af7600p-1.  erf(1) rounded to 16 bits. *\/$/;"	v	typeref:typename:const float	file:
etrace	labs/11-memcheck-trap/code/checker-eraser.c	/^#define etrace(/;"	d	file:
exists	labs/20-d/code/libd/ulib/option.d	/^    bool exists = false;$/;"	m	struct:Option	file:
exists	labs/20-d/code/tools/piprog/piprog.go	/^func exists(f string) bool {$/;"	f	package:main	typeref:typename:bool
exists	labs/20-d/code/tools/rduart/rduart.go	/^func exists(f string) bool {$/;"	f	package:main	typeref:typename:bool
exists	libunix/tty-gone.c	/^int exists(const char *name) {$/;"	f	typeref:typename:int
exit	labs/20-d/code/libd/ulib/sys.d	/^void exit(ubyte code) {$/;"	f
exit_code	labs/4-ws2812b/fake-pi/fake-pi.c	/^int exit_code(int pid) {$/;"	f	typeref:typename:int
exit_success	libpi/libc/assert.h	/^#define exit_success(/;"	d
exp	libpi/libm/aarch64_fpmath.h	/^		unsigned int	exp	:15;$/;"	m	struct:IEEEl2bits::__anone759e7150108	typeref:typename:unsigned int:15
exp	libpi/libm/amd64_fpmath.h	/^		unsigned int	exp	:15;$/;"	m	struct:IEEEl2bits::__anonce00f2c80108	typeref:typename:unsigned int:15
exp	libpi/libm/fpmath.h	/^		unsigned int	exp	:11;$/;"	m	struct:IEEEd2bits::__anon6c5c43ed0208	typeref:typename:unsigned int:11
exp	libpi/libm/fpmath.h	/^		unsigned int	exp	:8;$/;"	m	struct:IEEEf2bits::__anon6c5c43ed0108	typeref:typename:unsigned int:8
exp	libpi/libm/i386_fpmath.h	/^		unsigned int	exp	:15;$/;"	m	struct:IEEEl2bits::__anon770de1160108	typeref:typename:unsigned int:15
exp	libpi/libm/math_private_openbsd.h	/^    int exp:16;$/;"	m	struct:__anon6a3cd49b070a::__anon6a3cd49b0808	typeref:typename:int:16
exp	libpi/libm/math_private_openbsd.h	/^    int exp:16;$/;"	m	struct:__anon6a3cd49b090a::__anon6a3cd49b0a08	typeref:typename:int:16
exp	libpi/libm/mips_fpmath.h	/^		unsigned int	exp	:11;$/;"	m	struct:IEEEl2bits::__anon2aabf4a50108	typeref:typename:unsigned int:11
exp	libpi/libm/powerpc_fpmath.h	/^		unsigned int		exp	:11;$/;"	m	struct:IEEEl2bits::__anon31d1ae8c0108	typeref:typename:unsigned int:11
exp2	libpi/libm/s_exp2.c	/^exp2(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
exp2f	libpi/libm/s_exp2f.c	/^exp2f(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
exp2ft	libpi/libm/s_exp2f.c	/^static const double exp2ft[TBLSIZE] = {$/;"	v	typeref:typename:const double[]	file:
exp_ovfl	libpi/libm/s_cexp.c	/^exp_ovfl  = 0x40862e42,			\/* high bits of MAX_EXP * ln2 ~= 710 *\/$/;"	v	typeref:typename:const u_int32_t	file:
exp_ovfl	libpi/libm/s_cexpf.c	/^exp_ovfl  = 0x42b17218,		\/* MAX_EXP * ln2 ~= 88.722839355 *\/$/;"	v	typeref:typename:const u_int32_t	file:
expected	labs/11-memcheck-trap/code/tests/7-purify-no-bug.c	/^unsigned expected = 45;$/;"	v	typeref:typename:unsigned
expected_off	labs/18-ptag/ptag-linker/ptag-structs.h	/^    uint32_t expected_off;      \/\/ expected offset in the .bin file.$/;"	m	struct:ptag_hdr	typeref:typename:uint32_t
expected_pc	labs/11-memcheck-trap/code/tests/03-test.c	/^static volatile uint32_t expected_pc;$/;"	v	typeref:typename:volatile uint32_t	file:
expected_pc	labs/11-memcheck-trap/code/tests/04-test.c	/^static volatile uint32_t expected_pc;$/;"	v	typeref:typename:volatile uint32_t	file:
expected_pc	labs/11-memcheck-trap/code/tests/05-test.c	/^static volatile uint32_t expected_pc;$/;"	v	typeref:typename:volatile uint32_t	file:
expm1	libpi/libm/s_expm1.c	/^expm1(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
expm1f	libpi/libm/s_expm1f.c	/^expm1f(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
expsign	libpi/libm/aarch64_fpmath.h	/^		unsigned int	expsign	:16;$/;"	m	struct:IEEEl2bits::__anone759e7150208	typeref:typename:unsigned int:16
expsign	libpi/libm/amd64_fpmath.h	/^		unsigned int	expsign	:16;$/;"	m	struct:IEEEl2bits::__anonce00f2c80208	typeref:typename:unsigned int:16
expsign	libpi/libm/i386_fpmath.h	/^		unsigned int 	expsign	:16;$/;"	m	struct:IEEEl2bits::__anon770de1160208	typeref:typename:unsigned int:16
f	libpi/libm/fpmath.h	/^	float	f;$/;"	m	union:IEEEf2bits	typeref:typename:float
f	libpi/libm/include/openlibm_complex.h	/^		double complex f;$/;"	m	union:CMPLX::__anonca84086d020a	typeref:typename:double complex
f	libpi/libm/include/openlibm_complex.h	/^		float complex f;$/;"	m	union:CMPLXF::__anonca84086d010a	typeref:typename:float complex
f	libpi/libm/include/openlibm_complex.h	/^		long double complex f;$/;"	m	union:CMPLXL::__anonca84086d030a	typeref:typename:long double complex
f	libpi/libm/s_nan.c	/^		float f;$/;"	m	union:nanf::__anon5f8ec1b7020a	typeref:typename:float	file:
fabs	libpi/libm/s_fabs.c	/^fabs(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
fabsf	libpi/libm/s_fabsf.c	/^fabsf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
fabsl	libpi/libm/s_fabsl.c	/^fabsl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
fake_cycle_cnt_v	labs/4-ws2812b/fake-pi/fake-pi.c	/^static unsigned fake_cycle_cnt_v;$/;"	v	typeref:typename:unsigned	file:
fake_pi_exit	labs/4-ws2812b/fake-pi/fake-pi.c	/^void fake_pi_exit(void) {$/;"	f	typeref:typename:void
fake_random_calls	labs/4-ws2812b/fake-pi/fake-random.c	/^unsigned fake_random_calls(void) {$/;"	f	typeref:typename:unsigned
fake_random_init	labs/4-ws2812b/fake-pi/fake-random.c	/^void fake_random_init(void) {$/;"	f	typeref:typename:void
fake_random_seed	labs/4-ws2812b/fake-pi/fake-random.c	/^void fake_random_seed(unsigned x) {$/;"	f	typeref:typename:void
fancy_check	labs/4-ws2812b/fake-pi/fake-pi.c	/^void fancy_check(int N) {$/;"	f	typeref:typename:void
fast_gpio_read	labs/3-digital-analyzer/code/scope/scope.c	/^static inline unsigned fast_gpio_read(unsigned pin) {$/;"	f	typeref:typename:unsigned	file:
fast_gpio_write	labs/3-digital-analyzer/code/test-gen/test-gen.c	/^static inline void fast_gpio_write(unsigned pin, unsigned val) {$/;"	f	typeref:typename:void	file:
fast_hash	libpi/libc/hash.c	/^uint32_t fast_hash(const void * _data, uint32_t len) {$/;"	f	typeref:typename:uint32_t
fast_hash	libunix/fast-hash.c	/^uint32_t fast_hash(const void * _data, uint32_t len) {$/;"	f	typeref:typename:uint32_t
fast_hash_inc	libpi/libc/hash.c	/^uint32_t fast_hash_inc(const void * _data, uint32_t len, uint32_t hash) {$/;"	f	typeref:typename:uint32_t
fast_hash_inc	libunix/fast-hash.c	/^uint32_t fast_hash_inc(const void * _data, uint32_t len, uint32_t hash) {$/;"	f	typeref:typename:uint32_t
fast_hash_inc32	libpi/libc/fast-hash32.h	/^static inline uint32_t fast_hash_inc32(const void * _data, uint32_t len, uint32_t hash) {$/;"	f	typeref:typename:uint32_t
fast_hash_inc32	libunix/fast-hash32.h	/^static inline uint32_t fast_hash_inc32(const void * _data, uint32_t len, uint32_t hash) {$/;"	f	typeref:typename:uint32_t
fast_interrupt_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^fast_interrupt_asm:$/;"	l
fast_interrupt_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^fast_interrupt_asm:$/;"	l
fast_interrupt_vector	labs/9-memcheck-stat/starter-code/interrupts-c.c	/^void fast_interrupt_vector(unsigned pc) {$/;"	f	typeref:typename:void
fast_interrupt_vector	labs/9-memcheck-stat/timer-int/interrupts-c.c	/^void fast_interrupt_vector(unsigned pc) {$/;"	f	typeref:typename:void
fast_interrupt_vector	libpi/staff-src/default-handler-fast.c	/^void fast_interrupt_vector(unsigned pc) { INT_UNHANDLED("fast", pc); }$/;"	f	typeref:typename:void
fatal	libunix/demand.h	/^#define fatal(/;"	d
fcreate_file	libunix/creat-file.c	/^FILE *fcreate_file(const char *name) {$/;"	f	typeref:typename:FILE *
fd	labs/18-ptag/ptag-linker/ptag-linker.c	/^    int fd;$/;"	m	struct:__anon291b96c30108	typeref:typename:int	file:
fd	libunix/pi-tag.h	/^    int fd;$/;"	m	struct:__anon35c05d470108	typeref:typename:int
feclearexcept	libpi/libm/include/openlibm_fenv_amd64.h	/^feclearexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
feclearexcept	libpi/libm/include/openlibm_fenv_arm.h	/^feclearexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
feclearexcept	libpi/libm/include/openlibm_fenv_i387.h	/^feclearexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
feclearexcept	libpi/libm/include/openlibm_fenv_mips.h	/^feclearexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
feclearexcept	libpi/libm/include/openlibm_fenv_powerpc.h	/^feclearexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
fedisableexcept	libpi/libm/include/openlibm_fenv_arm.h	/^fedisableexcept(int __mask)$/;"	f	typeref:typename:int
fedisableexcept	libpi/libm/include/openlibm_fenv_mips.h	/^fedisableexcept(int __mask)$/;"	f	typeref:typename:int
fedisableexcept	libpi/libm/include/openlibm_fenv_powerpc.h	/^fedisableexcept(int __mask)$/;"	f	typeref:typename:int
feenableexcept	libpi/libm/include/openlibm_fenv_arm.h	/^feenableexcept(int __mask)$/;"	f	typeref:typename:int
feenableexcept	libpi/libm/include/openlibm_fenv_mips.h	/^feenableexcept(int __mask)$/;"	f	typeref:typename:int
feenableexcept	libpi/libm/include/openlibm_fenv_powerpc.h	/^feenableexcept(int __mask)$/;"	f	typeref:typename:int
fegetenv	libpi/libm/include/openlibm_fenv_arm.h	/^fegetenv(fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fegetenv	libpi/libm/include/openlibm_fenv_mips.h	/^fegetenv(fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fegetenv	libpi/libm/include/openlibm_fenv_powerpc.h	/^fegetenv(fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fegetexcept	libpi/libm/include/openlibm_fenv_amd64.h	/^fegetexcept(void)$/;"	f	typeref:typename:int
fegetexcept	libpi/libm/include/openlibm_fenv_arm.h	/^fegetexcept(void)$/;"	f	typeref:typename:int
fegetexcept	libpi/libm/include/openlibm_fenv_i387.h	/^fegetexcept(void)$/;"	f	typeref:typename:int
fegetexcept	libpi/libm/include/openlibm_fenv_mips.h	/^fegetexcept(void)$/;"	f	typeref:typename:int
fegetexcept	libpi/libm/include/openlibm_fenv_powerpc.h	/^fegetexcept(void)$/;"	f	typeref:typename:int
fegetexceptflag	libpi/libm/include/openlibm_fenv_amd64.h	/^fegetexceptflag(fexcept_t *__flagp, int __excepts)$/;"	f	typeref:typename:__fenv_static int
fegetexceptflag	libpi/libm/include/openlibm_fenv_arm.h	/^fegetexceptflag(fexcept_t *__flagp, int __excepts)$/;"	f	typeref:typename:__fenv_static int
fegetexceptflag	libpi/libm/include/openlibm_fenv_i387.h	/^fegetexceptflag(fexcept_t *__flagp, int __excepts)$/;"	f	typeref:typename:__fenv_static int
fegetexceptflag	libpi/libm/include/openlibm_fenv_mips.h	/^fegetexceptflag(fexcept_t *__flagp, int __excepts)$/;"	f	typeref:typename:__fenv_static int
fegetexceptflag	libpi/libm/include/openlibm_fenv_powerpc.h	/^fegetexceptflag(fexcept_t *__flagp, int __excepts)$/;"	f	typeref:typename:__fenv_static int
fegetround	libpi/libm/include/openlibm_fenv_amd64.h	/^fegetround(void)$/;"	f	typeref:typename:__fenv_static int
fegetround	libpi/libm/include/openlibm_fenv_arm.h	/^fegetround(void)$/;"	f	typeref:typename:__fenv_static int
fegetround	libpi/libm/include/openlibm_fenv_i387.h	/^fegetround(void)$/;"	f	typeref:typename:__fenv_static int
fegetround	libpi/libm/include/openlibm_fenv_mips.h	/^fegetround(void)$/;"	f	typeref:typename:__fenv_static int
fegetround	libpi/libm/include/openlibm_fenv_powerpc.h	/^fegetround(void)$/;"	f	typeref:typename:__fenv_static int
feholdexcept	libpi/libm/include/openlibm_fenv_arm.h	/^feholdexcept(fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
feholdexcept	libpi/libm/include/openlibm_fenv_mips.h	/^feholdexcept(fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
feholdexcept	libpi/libm/include/openlibm_fenv_powerpc.h	/^feholdexcept(fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fence	libpi/libc/circular.h	/^    unsigned fence;$/;"	m	struct:__anon096bd7b80108	typeref:typename:unsigned
fenv_t	libpi/libm/include/openlibm_fenv_amd64.h	/^} fenv_t;$/;"	t	typeref:struct:__anonc3a02a7f0108
fenv_t	libpi/libm/include/openlibm_fenv_arm.h	/^typedef	uint32_t	fenv_t;$/;"	t	typeref:typename:uint32_t
fenv_t	libpi/libm/include/openlibm_fenv_i387.h	/^} fenv_t;$/;"	t	typeref:struct:__anonfd1f5e0e0108
fenv_t	libpi/libm/include/openlibm_fenv_mips.h	/^typedef	uint32_t	fenv_t;$/;"	t	typeref:typename:uint32_t
fenv_t	libpi/libm/include/openlibm_fenv_powerpc.h	/^typedef	__uint32_t	fenv_t;$/;"	t	typeref:typename:__uint32_t
feraiseexcept	libpi/libm/include/openlibm_fenv_arm.h	/^feraiseexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
feraiseexcept	libpi/libm/include/openlibm_fenv_mips.h	/^feraiseexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
feraiseexcept	libpi/libm/include/openlibm_fenv_powerpc.h	/^feraiseexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
fesetenv	libpi/libm/include/openlibm_fenv_amd64.h	/^fesetenv(const fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fesetenv	libpi/libm/include/openlibm_fenv_arm.h	/^fesetenv(const fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fesetenv	libpi/libm/include/openlibm_fenv_i387.h	/^fesetenv(const fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fesetenv	libpi/libm/include/openlibm_fenv_mips.h	/^fesetenv(const fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fesetenv	libpi/libm/include/openlibm_fenv_powerpc.h	/^fesetenv(const fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fesetexceptflag	libpi/libm/include/openlibm_fenv_arm.h	/^fesetexceptflag(const fexcept_t *__flagp, int __excepts)$/;"	f	typeref:typename:__fenv_static int
fesetexceptflag	libpi/libm/include/openlibm_fenv_mips.h	/^fesetexceptflag(const fexcept_t *__flagp, int __excepts)$/;"	f	typeref:typename:__fenv_static int
fesetexceptflag	libpi/libm/include/openlibm_fenv_powerpc.h	/^fesetexceptflag(const fexcept_t *__flagp, int __excepts)$/;"	f	typeref:typename:__fenv_static int
fesetround	libpi/libm/include/openlibm_fenv_amd64.h	/^fesetround(int __round)$/;"	f	typeref:typename:__fenv_static int
fesetround	libpi/libm/include/openlibm_fenv_arm.h	/^fesetround(int __round)$/;"	f	typeref:typename:__fenv_static int
fesetround	libpi/libm/include/openlibm_fenv_i387.h	/^fesetround(int __round)$/;"	f	typeref:typename:__fenv_static int
fesetround	libpi/libm/include/openlibm_fenv_mips.h	/^fesetround(int __round)$/;"	f	typeref:typename:__fenv_static int
fesetround	libpi/libm/include/openlibm_fenv_powerpc.h	/^fesetround(int __round)$/;"	f	typeref:typename:__fenv_static int
fetestexcept	libpi/libm/include/openlibm_fenv_amd64.h	/^fetestexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
fetestexcept	libpi/libm/include/openlibm_fenv_arm.h	/^fetestexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
fetestexcept	libpi/libm/include/openlibm_fenv_i387.h	/^fetestexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
fetestexcept	libpi/libm/include/openlibm_fenv_mips.h	/^fetestexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
fetestexcept	libpi/libm/include/openlibm_fenv_powerpc.h	/^fetestexcept(int __excepts)$/;"	f	typeref:typename:__fenv_static int
feupdateenv	libpi/libm/include/openlibm_fenv_arm.h	/^feupdateenv(const fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
feupdateenv	libpi/libm/include/openlibm_fenv_mips.h	/^feupdateenv(const fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
feupdateenv	libpi/libm/include/openlibm_fenv_powerpc.h	/^feupdateenv(const fenv_t *__envp)$/;"	f	typeref:typename:__fenv_static int
fexcept_t	libpi/libm/include/openlibm_fenv_amd64.h	/^typedef	uint16_t	fexcept_t;$/;"	t	typeref:typename:uint16_t
fexcept_t	libpi/libm/include/openlibm_fenv_arm.h	/^typedef	uint32_t	fexcept_t;$/;"	t	typeref:typename:uint32_t
fexcept_t	libpi/libm/include/openlibm_fenv_i387.h	/^typedef	uint16_t	fexcept_t;$/;"	t	typeref:typename:uint16_t
fexcept_t	libpi/libm/include/openlibm_fenv_mips.h	/^typedef	uint32_t	fexcept_t;$/;"	t	typeref:typename:uint32_t
fexcept_t	libpi/libm/include/openlibm_fenv_powerpc.h	/^typedef	__uint32_t	fexcept_t;$/;"	t	typeref:typename:__uint32_t
fft_fixed_cfft	labs/17-i2s/code/fft.c	/^int32_t fft_fixed_cfft(int16_t *real, int16_t *imag, int16_t log2_len, unsigned inverse) {$/;"	f	typeref:typename:int32_t
fft_fixed_mul	labs/17-i2s/code/fft.h	/^inline int32_t fft_fixed_mul(int16_t a, int16_t b) {$/;"	f	typeref:typename:int32_t
fft_fixed_mul_q15	labs/17-i2s/code/fft.h	/^inline int16_t fft_fixed_mul_q15(int16_t a, int16_t b) {$/;"	f	typeref:typename:int16_t
fft_fixed_rfft	labs/17-i2s/code/fft.c	/^int32_t fft_fixed_rfft(int16_t *data, int32_t log2_len, unsigned inverse) {$/;"	f	typeref:typename:int32_t
fifo	labs/17-i2s/code/i2s.h	/^    uint32_t fifo;      \/\/ fifo data $/;"	m	struct:__anon9a6dce560208	typeref:typename:uint32_t
fifo	labs/8-i2c-adc/code/i2c.c	/^	uint32_t fifo;$/;"	m	struct:RPI_i2c	typeref:typename:uint32_t	file:
file	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^    const char *file;$/;"	m	struct:__anondeff7e440108	typeref:typename:const char *
file	labs/5-malloc+gc/code/src-loc.h	/^    const char *file;$/;"	m	struct:__anon54aeb4e70108	typeref:typename:const char *
file	labs/6-debug-alloc/code/src-loc.h	/^    const char *file;$/;"	m	struct:__anon2313347a0108	typeref:typename:const char *
file	labs/9-memcheck-stat/starter-code/src-loc.h	/^    const char *file;$/;"	m	struct:__anon1bda27960108	typeref:typename:const char *
file	libpi/include/src-loc.h	/^    const char *file;$/;"	m	struct:__anon661f88200108	typeref:typename:const char *
file_append	labs/18-ptag/ptag-linker/ptag-linker.c	/^void file_append(file_t *f, const char *file_name) {$/;"	f	typeref:typename:void
file_append_bytes	labs/18-ptag/ptag-linker/ptag-linker.c	/^void file_append_bytes(file_t *f, const void *data, unsigned nbytes) {$/;"	f	typeref:typename:void
file_mk	labs/18-ptag/ptag-linker/ptag-linker.c	/^file_t file_mk(const char *file_name) {$/;"	f	typeref:typename:file_t
file_t	labs/18-ptag/ptag-linker/ptag-linker.c	/^} file_t;$/;"	t	typeref:struct:__anon291b96c30108	file:
files.associations	.vscode/settings.json	/^	"files.associations": {$/;"	o
filter	libunix/find-ttyusb.c	/^static int filter(const struct dirent *d) {$/;"	f	typeref:typename:int	file:
find_pi_binary	labs/18-ptag/ptag-linker/ptag-linker.c	/^const char *find_pi_binary(const char *s) { return s; }$/;"	f	typeref:typename:const char *
find_reg_offset	labs/1-dynamic-code-gen/code/unix-side/check-encodings.c	/^unsigned *find_reg_offset(const char* opcode, const char** variable_regs, uint8_t which_reg) {$/;"	f	typeref:typename:unsigned *
find_ttyusb	libunix/find-ttyusb.c	/^char *find_ttyusb(void) {$/;"	f	typeref:typename:char *
find_ttyusb_first	libunix/find-ttyusb.c	/^char *find_ttyusb_first(void) {$/;"	f	typeref:typename:char *
find_ttyusb_last	libunix/find-ttyusb.c	/^char *find_ttyusb_last(void) {$/;"	f	typeref:typename:char *
first_init	labs/15-stepper-motor/alex-code/stepper-int.c	/^static int first_init = 1;$/;"	v	typeref:typename:int	file:
fixed	labs/17-i2s/py/generate_lut.py	/^        fixed = int(raw * (2**15 - 1))$/;"	v
flag	labs/13-verilog-uart/2-tx/flag_buf.sv	/^        output logic flag,$/;"	p	module:flag_buf
flag_buf	labs/13-verilog-uart/2-tx/flag_buf.sv	/^module flag_buf$/;"	m
flag_next	labs/13-verilog-uart/2-tx/flag_buf.sv	/^    logic flag_reg, flag_next;$/;"	r	module:flag_buf
flag_reg	labs/13-verilog-uart/2-tx/flag_buf.sv	/^    logic flag_reg, flag_next;$/;"	r	module:flag_buf
float_t	libpi/libm/e_log10f.c	/^#define float_t /;"	d	file:
float_t	libpi/libm/e_log2f.c	/^#define float_t /;"	d	file:
floor	libpi/libm/s_floor.c	/^floor(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
floorf	libpi/libm/s_floorf.c	/^floorf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
floorl	libpi/libm/s_floorl.c	/^floorl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
flush	labs/20-d/code/libd/ulib/io.d	/^    void flush() {$/;"	f	struct:File
flush_all_caches	libpi/staff-src/cache-flush.S	/^flush_all_caches:$/;"	l
fma	libpi/libm/s_fma.c	/^fma(double x, double y, double z)$/;"	f	typeref:typename:OLM_DLLEXPORT double
fmaf	libpi/libm/s_fmaf.c	/^fmaf(float x, float y, float z)$/;"	f	typeref:typename:OLM_DLLEXPORT float
fmal	libpi/libm/s_fmal.c	/^fmal(long double x, long double y, long double z)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
fmax	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o
fmax	libpi/libm/s_fmax.c	/^fmax(double x, double y)$/;"	f	typeref:typename:OLM_DLLEXPORT double
fmaxf	libpi/libm/s_fmaxf.c	/^fmaxf(float x, float y)$/;"	f	typeref:typename:OLM_DLLEXPORT float
fmaxl	libpi/libm/s_fmaxl.c	/^fmaxl(long double x, long double y)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
fmin	libpi/libm/s_fmin.c	/^fmin(double x, double y)$/;"	f	typeref:typename:OLM_DLLEXPORT double
fminf	libpi/libm/s_fminf.c	/^fminf(float x, float y)$/;"	f	typeref:typename:OLM_DLLEXPORT float
fminl	libpi/libm/s_fminl.c	/^fminl(long double x, long double y)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
fmodl	libpi/libm/e_fmodl.c	/^fmodl(long double x, long double y)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
fn	labs/11-memcheck-trap/code/tests/7-purify-no-bug.c	/^static int fn(void) {$/;"	f	typeref:typename:int	file:
fn	libpi/include/rpi-thread.h	/^    void (*fn)(void *arg);$/;"	m	struct:rpi_thread	typeref:typename:void (*)(void * arg)
fn	libpi/libm/s_llrint.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_llrintf.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_llrintl.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_llround.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_llroundf.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_llroundl.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_lrint.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_lrint.c	/^fn(type x)$/;"	f	typeref:typename:OLM_DLLEXPORT dtype
fn	libpi/libm/s_lrintf.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_lrintl.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_lround.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_lround.c	/^fn(type x)$/;"	f	typeref:typename:OLM_DLLEXPORT dtype
fn	libpi/libm/s_lroundf.c	/^#define	fn	/;"	d	file:
fn	libpi/libm/s_lroundl.c	/^#define	fn	/;"	d	file:
foo	labs/1-dynamic-code-gen/code/1-hello/hello.c	/^void foo(int x) { $/;"	f	typeref:typename:void
footer	labs/17-i2s/py/generate_lut.py	/^footer = """};$/;"	v
force	Makefile	/^	force :;$/;"	t
force	labs/1-dynamic-code-gen/Makefile	/^	force :;$/;"	t
force	labs/1-dynamic-code-gen/code/Makefile	/^	force :;$/;"	t
force	labs/10-i2c-accel/Makefile	/^	force :;$/;"	t
force	labs/11-memcheck-trap/Makefile	/^	force :;$/;"	t
force	labs/14-reloc-bootloader/Makefile	/^	force :;$/;"	t
force	labs/16-eraser/Makefile	/^	force :;$/;"	t
force	labs/17-i2s/Makefile	/^	force :;$/;"	t
force	labs/18-ptag/Makefile	/^	force :;$/;"	t
force	labs/2-ir/Makefile	/^	force :;$/;"	t
force	labs/3-digital-analyzer/Makefile	/^	force :;$/;"	t
force	labs/3-digital-analyzer/code/Makefile	/^	force :;$/;"	t
force	labs/4-ws2812b/Makefile	/^	force :;$/;"	t
force	labs/5-malloc+gc/1-malloc/Makefile	/^	force :;$/;"	t
force	labs/5-malloc+gc/2-ckalloc/Makefile	/^	force :;$/;"	t
force	labs/5-malloc+gc/Makefile	/^	force :;$/;"	t
force	labs/6-debug-alloc/Makefile	/^	force :;$/;"	t
force	labs/7-mem-protection/Makefile	/^	force :;$/;"	t
force	labs/8-i2c-adc/Makefile	/^	force :;$/;"	t
force	labs/9-memcheck-stat/Makefile	/^	force :;$/;"	t
force	labs/Makefile	/^	force :;$/;"	t
forward	labs/15-stepper-motor/code-sw-uart/a4988.h	/^enum { forward = 0, backward = 1, off = 2 };$/;"	e	enum:__anon737612970103
forward	labs/15-stepper-motor/code/a4988.h	/^enum { forward = 0, backward = 1, off = 2 };$/;"	e	enum:__anonb834a2b70103
fp	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^        void (*fp)(void);$/;"	m	union:align	typeref:typename:void (*)(void)	file:
fp	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^        void (*fp)(void);$/;"	m	union:align	typeref:typename:void (*)(void)	file:
fp	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^        void (*fp)(void);$/;"	m	union:align	typeref:typename:void (*)(void)	file:
fp	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^        void (*fp)(void);$/;"	m	union:align	typeref:typename:void (*)(void)	file:
fp	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^        void (*fp)(void);$/;"	m	union:align	typeref:typename:void (*)(void)	file:
fp	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^        void (*fp)(void);$/;"	m	union:align	typeref:typename:void (*)(void)	file:
fp	labs/5-malloc+gc/code/kr-malloc.h	/^        void (*fp)(void);$/;"	m	union:align	typeref:typename:void (*)(void)
fp	labs/6-debug-alloc/code/kr-malloc.h	/^        void (*fp)(void);$/;"	m	union:align	typeref:typename:void (*)(void)
fp	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^        void (*fp)(void);$/;"	m	union:align	typeref:typename:void (*)(void)
fp_get_frac	libpi/libc/va-printk.c	/^static unsigned fp_get_frac(double d) {$/;"	f	typeref:typename:unsigned	file:
fp_get_integral	libpi/libc/va-printk.c	/^static long fp_get_integral(double d) {$/;"	f	typeref:typename:long	file:
fp_is_enabled	libpi/staff-src/fp-support.S	/^fp_is_enabled: .word 1$/;"	l
fpclassify	libpi/libm/include/openlibm_math.h	/^#define	fpclassify(/;"	d
fptr	labs/4-ws2812b/fake-pi/pi-random.h	/^    int32_t *fptr;      \/* Front pointer.  *\/$/;"	m	struct:pi_random_data	typeref:typename:int32_t *
free	labs/20-d/code/libd/ulib/alloc.d	/^    void free(T)(T[] arr) {$/;"	f	struct:Allocator
free	labs/5-malloc+gc/1-malloc/kr-malloc.h	/^#   define free /;"	d
free	labs/5-malloc+gc/2-ckalloc/kr-malloc.h	/^#   define free /;"	d
free	labs/5-malloc+gc/code/kr-malloc.h	/^#   define free /;"	d
free	labs/6-debug-alloc/code/kr-malloc.h	/^#   define free /;"	d
free	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^#   define free /;"	d
freePtr	labs/20-d/code/libd/ulib/alloc.d	/^    void freePtr(void* ptr) {$/;"	f	struct:Bump
freePtr	labs/20-d/code/libd/ulib/alloc.d	/^    void freePtr(void* ptr) {$/;"	f	struct:Kr
freep	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^static Header *freep = NULL;$/;"	v	typeref:typename:Header *	file:
freep	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^static Header *freep = NULL;$/;"	v	typeref:typename:Header *	file:
freep	labs/5-malloc+gc/code/kr-malloc.c	/^static Header *freep = NULL;$/;"	v	typeref:typename:Header *	file:
freep	labs/6-debug-alloc/code/kr-malloc.c	/^static Header *freep = NULL;$/;"	v	typeref:typename:Header *	file:
freep	labs/9-memcheck-stat/starter-code/kr-malloc.c	/^static Header *freep = NULL;$/;"	v	typeref:typename:Header *	file:
frexp	libpi/libm/s_frexp.c	/^frexp(double x, int *eptr)$/;"	f	typeref:typename:OLM_DLLEXPORT double
frexpf	libpi/libm/s_frexpf.c	/^frexpf(float x, int *eptr)$/;"	f	typeref:typename:OLM_DLLEXPORT float
frexpl	libpi/libm/s_frexpl.c	/^frexpl(long double x, int *ex)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
full	labs/13-verilog-uart/2-tx/uart_top.sv	/^    logic full;$/;"	r	module:uart_top
full_adder	labs/12-verilog-blink/code/2-adder/adder.sv	/^module full_adder$/;"	m
full_except_get_vec	labs/11-memcheck-trap/code/full-except.h	/^static inline void * full_except_get_vec(void) {$/;"	f	typeref:typename:void *
full_except_install	labs/11-memcheck-trap/code/full-except.c	/^void full_except_install(int override_p) {$/;"	f	typeref:typename:void
full_except_set_data_abort	labs/11-memcheck-trap/code/full-except.c	/^full_except_t full_except_set_data_abort(full_except_t h) {$/;"	f	typeref:typename:full_except_t
full_except_set_prefetch	labs/11-memcheck-trap/code/full-except.c	/^full_except_t full_except_set_prefetch(full_except_t h) {$/;"	f	typeref:typename:full_except_t
full_except_t	labs/11-memcheck-trap/code/full-except.h	/^typedef void (*full_except_t)(uint32_t regs[17], uint32_t spsr, uint32_t pc);$/;"	t	typeref:typename:void (*)(uint32_t regs[17],uint32_t spsr,uint32_t pc)
func	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^    const char *func;$/;"	m	struct:__anondeff7e440108	typeref:typename:const char *
func	labs/5-malloc+gc/code/src-loc.h	/^    const char *func;$/;"	m	struct:__anon54aeb4e70108	typeref:typename:const char *
func	labs/6-debug-alloc/code/src-loc.h	/^    const char *func;$/;"	m	struct:__anon2313347a0108	typeref:typename:const char *
func	labs/9-memcheck-stat/starter-code/src-loc.h	/^    const char *func;$/;"	m	struct:__anon1bda27960108	typeref:typename:const char *
func	libpi/include/src-loc.h	/^    const char *func;$/;"	m	struct:__anon661f88200108	typeref:typename:const char *
g	labs/10-i2c-accel/code/accel.c	/^    unsigned g;$/;"	m	struct:__anonc6c336a90208	typeref:typename:unsigned	file:
g	labs/4-ws2812b/code/neopixel.c	/^    uint8_t r,g,b;$/;"	m	struct:neo_pixel	typeref:typename:uint8_t	file:
g	libpi/include/color.h	/^  uint8_t g:8;$/;"	m	struct:color	typeref:typename:uint8_t:8
gcc.attribute	labs/20-d/code/libd/gcc/attribute.d	/^module gcc.attribute;$/;"	M
gcc.builtins	labs/20-d/code/libd/gcc/builtins.d	/^module gcc.builtins;$/;"	M
gcc_mb	libpi/include/rpi.h	/^#define gcc_mb(/;"	d
generic_call_int	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void generic_call_int(int_fp *intv, unsigned n) { $/;"	f	typeref:typename:void
get	labs/20-d/code/libd/ulib/bits.d	/^T get(T)(T x, uint ub, uint lb) if (isInt!T) {$/;"	f
get	labs/20-d/code/libd/ulib/bits.d	/^bool get(T)(T x, uint bit) if (isInt!T) {$/;"	f
get	labs/20-d/code/libd/ulib/option.d	/^    T get() {$/;"	f	struct:Option
get	labs/20-d/code/libd/ulib/sum.d	/^    S get(S)() if (meta.contains!(S, T)) {$/;"	f	struct:Sum
get16bits	libpi/libc/fast-hash32.h	/^#define get16bits(/;"	d
get16bits	libpi/libc/hash.c	/^#define get16bits(/;"	d	file:
get16bits	libunix/fast-hash.c	/^#define get16bits(/;"	d	file:
get16bits	libunix/fast-hash32.h	/^#define get16bits(/;"	d
get32	libpi/include/rpi.h	/^unsigned (get32)(const volatile void *addr);$/;"	v	typeref:typename:unsigned ()(const volatile void * addr)
get32	libpi/staff-start.S	/^get32:$/;"	l
get32_T	libpi/libc/helper-macros.h	/^#define get32_T(/;"	d
get8	libpi/staff-src/put-get.S	/^get8:$/;"	l
get_idx	labs/17-i2s/code/tests/7-fft-freqviz.c	/^int get_idx(int freq) {$/;"	f	typeref:typename:int
get_raw_time	labs/4-ws2812b/code/0-timing-check.c	/^#define get_raw_time(/;"	d	file:
get_readings	labs/2-ir/code/tsop.c	/^static int get_readings(int in, struct readings *r, unsigned N) {$/;"	f	typeref:typename:int	file:
get_shadow_lr	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^get_shadow_lr:$/;"	l
get_shadow_lr	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^get_shadow_lr:$/;"	l
get_uint32	libunix/put-get.c	/^uint32_t get_uint32(int fd) {$/;"	f	typeref:typename:uint32_t
get_uint8	libunix/put-get.c	/^uint8_t get_uint8(int fd) {$/;"	f	typeref:typename:uint8_t
global_p	labs/5-malloc+gc/code/tests-2.0/part2-test2-no-leak.c	/^char *global_p;$/;"	v	typeref:typename:char *
global_p	labs/5-malloc+gc/code/tests-3.0/part2-test2-no-leak.c	/^char *global_p;$/;"	v	typeref:typename:char *
global_p	labs/5-malloc+gc/code/tests/part2-test2.c	/^char *global_p;$/;"	v	typeref:typename:char *
global_p	labs/6-debug-alloc/code/tests-2.0/part2-test2-no-leak.c	/^char *global_p;$/;"	v	typeref:typename:char *
global_p	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test2-no-leak.c	/^char *global_p;$/;"	v	typeref:typename:char *
goal_steps	labs/15-stepper-motor/alex-code/stepper-int.h	/^    int goal_steps;$/;"	m	struct:stepper_position_t	typeref:typename:int
gpio_clr0	labs/4-ws2812b/fake-pi/fake-pi.c	/^    gpio_clr0  = (GPIO_BASE + 0x28),$/;"	e	enum:__anon01e4c7190203	file:
gpio_clr0	libpi/src/gpio.c	/^static const unsigned gpio_clr0  = (GPIO_BASE + 0x28);$/;"	v	typeref:typename:const unsigned	file:
gpio_clr0_v	labs/4-ws2812b/fake-pi/fake-pi.c	/^        gpio_clr0_v;$/;"	v	typeref:typename:unsigned	file:
gpio_func_t	libpi/include/gpio.h	/^} gpio_func_t;$/;"	t	typeref:enum:__anonf2ca087c0103
gpio_lev0	libpi/src/gpio.c	/^static const unsigned gpio_lev0  = (GPIO_BASE + 0x34);$/;"	v	typeref:typename:const unsigned	file:
gpio_read	libpi/src/gpio.c	/^int gpio_read(unsigned pin) {$/;"	f	typeref:typename:int
gpio_set0	labs/4-ws2812b/fake-pi/fake-pi.c	/^    gpio_set0  = (GPIO_BASE + 0x1C),$/;"	e	enum:__anon01e4c7190203	file:
gpio_set0	libpi/src/gpio.c	/^static const unsigned gpio_set0  = (GPIO_BASE + 0x1C);$/;"	v	typeref:typename:const unsigned	file:
gpio_set0_v	labs/4-ws2812b/fake-pi/fake-pi.c	/^        gpio_set0_v,$/;"	v	typeref:typename:unsigned	file:
gpio_set_function	libpi/src/gpio.c	/^void gpio_set_function(unsigned pin, gpio_func_t func) {$/;"	f	typeref:typename:void
gpio_set_input	libpi/src/gpio.c	/^void gpio_set_input(unsigned pin) {$/;"	f	typeref:typename:void
gpio_set_off	labs/4-ws2812b/code/WS2812B.h	/^#define gpio_set_off /;"	d
gpio_set_off	libpi/src/gpio.c	/^void gpio_set_off(unsigned pin) {$/;"	f	typeref:typename:void
gpio_set_off_raw	labs/4-ws2812b/code/WS2812B.h	/^static inline void gpio_set_off_raw(unsigned pin) {$/;"	f	typeref:typename:void
gpio_set_on	labs/4-ws2812b/code/WS2812B.h	/^#define gpio_set_on /;"	d
gpio_set_on	libpi/src/gpio.c	/^void gpio_set_on(unsigned pin) {$/;"	f	typeref:typename:void
gpio_set_on_raw	labs/4-ws2812b/code/WS2812B.h	/^static inline void gpio_set_on_raw(unsigned pin) {$/;"	f	typeref:typename:void
gpio_set_output	libpi/src/gpio.c	/^void gpio_set_output(unsigned pin) {$/;"	f	typeref:typename:void
gpio_write	labs/4-ws2812b/code/WS2812B.h	/^#define gpio_write /;"	d
gpio_write	libpi/src/gpio.c	/^void gpio_write(unsigned pin, unsigned v) {$/;"	f	typeref:typename:void
gpu_freq	labs/20-d/code/kernel/sys.d	/^alias gpu_freq = sys.gpu_freq;$/;"	a	file:
gray	labs/17-i2s/code/i2s.h	/^    uint32_t gray;      \/\/ gray mode control$/;"	m	struct:__anon9a6dce560208	typeref:typename:uint32_t
gyro_1000dps	labs/10-i2c-accel/code/gyro.c	/^    gyro_1000dps = 0b10,$/;"	e	enum:__anonc807f0d20303	file:
gyro_2000dps	labs/10-i2c-accel/code/gyro.c	/^    gyro_2000dps = 0b11,$/;"	e	enum:__anonc807f0d20303	file:
gyro_250dps	labs/10-i2c-accel/code/gyro.c	/^    gyro_250dps  = 0b00,$/;"	e	enum:__anonc807f0d20303	file:
gyro_500dps	labs/10-i2c-accel/code/gyro.c	/^    gyro_500dps  = 0b01,$/;"	e	enum:__anonc807f0d20303	file:
gyro_config_reg	labs/10-i2c-accel/code/gyro.c	/^    gyro_config_reg = 0x1b,$/;"	e	enum:__anonc807f0d20303	file:
gyro_has_data	labs/10-i2c-accel/code/gyro.c	/^int gyro_has_data(const gyro_t *h) {$/;"	f	typeref:typename:int
gyro_rd	labs/10-i2c-accel/code/gyro.c	/^imu_xyz_t gyro_rd(const gyro_t *h) {$/;"	f	typeref:typename:imu_xyz_t
gyro_scale	labs/10-i2c-accel/code/gyro.c	/^imu_xyz_t gyro_scale(gyro_t *h, imu_xyz_t xyz) {$/;"	f	typeref:typename:imu_xyz_t
gyro_t	labs/10-i2c-accel/code/gyro.c	/^} gyro_t;$/;"	t	typeref:struct:__anonc807f0d20208	file:
h	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^    hdr_t *h = addr - sizeof(hdr_t);$/;"	v	typeref:typename:hdr_t *
h	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^    hdr_t *h = kr_malloc(nbytes + sizeof(hdr_t));$/;"	v	typeref:typename:hdr_t *
h	labs/5-malloc+gc/code/ckalloc.c	/^    hdr_t *h = addr - sizeof(hdr_t);$/;"	v	typeref:typename:hdr_t *
h	labs/5-malloc+gc/code/ckalloc.c	/^    hdr_t *h = kr_malloc(nbytes + sizeof(hdr_t) + REDZONE_NBYTES); \/\/first redzone is in heade/;"	v	typeref:typename:hdr_t *
h	labs/6-debug-alloc/code/ckalloc.c	/^    hdr_t *h = addr - sizeof(hdr_t);$/;"	v	typeref:typename:hdr_t *
h	labs/6-debug-alloc/code/ckalloc.c	/^    hdr_t *h = kr_malloc(nbytes + sizeof(hdr_t) + REDZONE_NBYTES); \/\/first redzone is in heade/;"	v	typeref:typename:hdr_t *
h	labs/9-memcheck-stat/starter-code/ckalloc.c	/^    hdr_t *h = addr - sizeof(hdr_t);$/;"	v	typeref:typename:hdr_t *
h	labs/9-memcheck-stat/starter-code/ckalloc.c	/^    hdr_t *h = kr_malloc(nbytes + sizeof(hdr_t) + REDZONE_NBYTES); \/\/first redzone is in heade/;"	v	typeref:typename:hdr_t *
halF	libpi/libm/e_exp.c	/^halF[2]	= {0.5,-0.5,},$/;"	v	typeref:typename:const double[2]	file:
halF	libpi/libm/e_expf.c	/^halF[2]	= {0.5,-0.5,},$/;"	v	typeref:typename:const float[2]	file:
half	labs/15-stepper-motor/alex-code/national_anthem.c	/^unsigned half =  whole\/2;$/;"	v	typeref:typename:unsigned
half	libpi/libm/e_cosh.c	/^static const double one = 1.0, half=0.5, huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
half	libpi/libm/e_coshf.c	/^static const float one = 1.0, half=0.5, huge = 1.0e30;$/;"	v	typeref:typename:const float	file:
half	libpi/libm/e_lgamma_r.c	/^half=  5.00000000000000000000e-01, \/* 0x3FE00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
half	libpi/libm/e_lgammaf_r.c	/^half=  5.0000000000e-01, \/* 0x3f000000 *\/$/;"	v	typeref:typename:const float	file:
half	libpi/libm/k_sin.c	/^half =  5.00000000000000000000e-01, \/* 0x3FE00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
half	libpi/libm/s_erf.c	/^half=  5.00000000000000000000e-01, \/* 0x3FE00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
half	libpi/libm/s_erff.c	/^half=  5.0000000000e-01, \/* 0x3F000000 *\/$/;"	v	typeref:typename:const float	file:
half	libpi/libm/s_sincos.c	/^half =  5.00000000000000000000e-01, \/* 0x3FE00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
half_adder	labs/12-verilog-blink/code/2-adder/adder.sv	/^module half_adder$/;"	m
half_addr_u	labs/12-verilog-blink/code/2-adder/adder.sv	/^    half_adder half_addr_u (.c(c[0]), .s(sum[0]), .a(a[0]), .b(b[0]));$/;"	i	module:adder	typeref:module:half_adder
has	labs/20-d/code/libd/ulib/option.d	/^    bool has() {$/;"	f	struct:Option
has	labs/20-d/code/libd/ulib/sum.d	/^    bool has(S)() if (meta.contains!(S, T)) {$/;"	f	struct:Sum
hc_sr04_t	libpi/include/hc-sr04.h	/^} hc_sr04_t;$/;"	t	typeref:struct:__anonf3b4be6e0108
hdlname	labs/12-verilog-blink/code/0-light/led_top.json	/^            "hdlname": "top led_b",$/;"	s	object:modules.top.netnames.top.led_b.attributes
hdlname	labs/12-verilog-blink/code/0-light/led_top.json	/^            "hdlname": "top led_g",$/;"	s	object:modules.top.netnames.top.led_g.attributes
hdlname	labs/12-verilog-blink/code/0-light/led_top.json	/^            "hdlname": "top led_r",$/;"	s	object:modules.top.netnames.top.led_r.attributes
hdlname	labs/12-verilog-blink/code/0-light/led_top.json	/^            "hdlname": "top rst",$/;"	s	object:modules.top.netnames.top.rst.attributes
hdlname	labs/12-verilog-blink/code/0-light/led_top.json	/^            "hdlname": "top rx",$/;"	s	object:modules.top.netnames.top.rx.attributes
hdlname	labs/12-verilog-blink/code/0-light/led_top.json	/^            "hdlname": "top tx",$/;"	s	object:modules.top.netnames.top.tx.attributes
hdlname	labs/12-verilog-blink/code/0-light/led_top.json	/^        "hdlname": "\\\\top",$/;"	s	object:modules.top.attributes
hdr	labs/18-ptag/reloc-install-pi/ptag.h	/^    ptag_hdr_t *hdr;$/;"	m	struct:ptag	typeref:typename:ptag_hdr_t *
hdr_print	labs/5-malloc+gc/code/ckalloc copy.h	/^static void inline hdr_print(hdr_t *h) {$/;"	f	typeref:typename:void
hdr_print	labs/6-debug-alloc/code/ckalloc copy.h	/^static void inline hdr_print(hdr_t *h) {$/;"	f	typeref:typename:void
hdr_print	labs/6-debug-alloc/code/ckalloc.h	/^static void inline hdr_print(hdr_t *h) {$/;"	f	typeref:typename:void
hdr_print	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static void inline hdr_print(hdr_t *h) {$/;"	f	typeref:typename:void
hdr_print	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static void inline hdr_print(hdr_t *h) {$/;"	f	typeref:typename:void
hdr_print	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^static void inline hdr_print(hdr_t *h) {$/;"	f	typeref:typename:void
hdr_print	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^static void inline hdr_print(hdr_t *h) {$/;"	f	typeref:typename:void
hdr_print	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^static void inline hdr_print(hdr_t *h) {$/;"	f	typeref:typename:void
hdr_print	libpi/include/ckalloc.h	/^static void inline hdr_print(hdr_t *h) {$/;"	f	typeref:typename:void
hdr_t	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
hdr_t	labs/5-malloc+gc/code/ckalloc copy.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
hdr_t	labs/6-debug-alloc/code/ckalloc copy.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
hdr_t	labs/6-debug-alloc/code/ckalloc.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
hdr_t	labs/9-memcheck-stat/starter-code/ckalloc.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
hdr_t	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
hdr_t	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
hdr_t	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
hdr_t	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
hdr_t	libpi/include/ckalloc.h	/^} hdr_t;$/;"	t	typeref:struct:ck_hdr
head	labs/15-stepper-motor/alex-code/Q.h	/^    E *head, *tail;$/;"	m	struct:Q	typeref:typename:E *
head	libpi/libc/Q.h	/^    E *head, *tail;$/;"	m	struct:Q	typeref:typename:E *
head	libpi/libc/circular.h	/^    volatile unsigned head, tail;$/;"	m	struct:__anon096bd7b80108	typeref:typename:volatile unsigned
header	labs/17-i2s/py/generate_lut.py	/^header = \\$/;"	v
header	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^typedef union header { \/* block header *\/$/;"	u	file:
header	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^typedef union header { \/* block header *\/$/;"	u	file:
header	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^typedef union header { \/* block header *\/$/;"	u	file:
header	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^typedef union header { \/* block header *\/$/;"	u	file:
header	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^typedef union header { \/* block header *\/$/;"	u	file:
header	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^typedef union header { \/* block header *\/$/;"	u	file:
header	labs/5-malloc+gc/code/kr-malloc.h	/^typedef union header { \/* block header *\/$/;"	u
header	labs/6-debug-alloc/code/kr-malloc.h	/^typedef union header { \/* block header *\/$/;"	u
header	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^typedef union header { \/* block header *\/$/;"	u
header_exp	labs/2-ir/code/tsop.c	/^const unsigned header_exp = 4500;$/;"	v	typeref:typename:const unsigned
heap_end	labs/11-memcheck-trap/code/checker-eraser.c	/^static void * heap_start, *heap_end;$/;"	v	typeref:typename:void *	file:
heap_end	labs/11-memcheck-trap/code/checker-purify.c	/^static void * heap_end;$/;"	v	typeref:typename:void *	file:
heap_end	labs/5-malloc+gc/code/ck-gc.c	/^static void * heap_end;$/;"	v	typeref:typename:void *	file:
heap_end	labs/5-malloc+gc/code/ckalloc copy.h	/^    void *heap_end;$/;"	m	struct:heap_info	typeref:typename:void *
heap_end	labs/6-debug-alloc/code/ck-gc.c	/^static void * heap_end;$/;"	v	typeref:typename:void *	file:
heap_end	labs/6-debug-alloc/code/ckalloc copy.h	/^    void *heap_end;$/;"	m	struct:heap_info	typeref:typename:void *
heap_end	labs/6-debug-alloc/code/ckalloc.h	/^    void *heap_end;$/;"	m	struct:heap_info	typeref:typename:void *
heap_end	labs/9-memcheck-stat/starter-code/ck-gc.c	/^static void * heap_end;$/;"	v	typeref:typename:void *	file:
heap_end	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    void *heap_end;$/;"	m	struct:heap_info	typeref:typename:void *
heap_end	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    void *heap_end;$/;"	m	struct:heap_info	typeref:typename:void *
heap_end	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    void *heap_end;$/;"	m	struct:heap_info	typeref:typename:void *
heap_end	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    void *heap_end;$/;"	m	struct:heap_info	typeref:typename:void *
heap_end	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    void *heap_end;$/;"	m	struct:heap_info	typeref:typename:void *
heap_end	libpi/include/ckalloc.h	/^    void *heap_end;$/;"	m	struct:heap_info	typeref:typename:void *
heap_info	labs/5-malloc+gc/code/ckalloc copy.h	/^struct heap_info {$/;"	s
heap_info	labs/6-debug-alloc/code/ckalloc copy.h	/^struct heap_info {$/;"	s
heap_info	labs/6-debug-alloc/code/ckalloc.h	/^struct heap_info {$/;"	s
heap_info	labs/9-memcheck-stat/starter-code/ckalloc.h	/^struct heap_info {$/;"	s
heap_info	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^struct heap_info {$/;"	s
heap_info	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^struct heap_info {$/;"	s
heap_info	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^struct heap_info {$/;"	s
heap_info	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^struct heap_info {$/;"	s
heap_info	libpi/include/ckalloc.h	/^struct heap_info {$/;"	s
heap_start	labs/11-memcheck-trap/code/checker-eraser.c	/^static void * heap_start, *heap_end;$/;"	v	typeref:typename:void *	file:
heap_start	labs/11-memcheck-trap/code/checker-purify.c	/^static void * heap_start;$/;"	v	typeref:typename:void *	file:
heap_start	labs/5-malloc+gc/code/ck-gc.c	/^static void * heap_start;$/;"	v	typeref:typename:void *	file:
heap_start	labs/5-malloc+gc/code/ckalloc copy.h	/^    void *heap_start;$/;"	m	struct:heap_info	typeref:typename:void *
heap_start	labs/6-debug-alloc/code/ck-gc.c	/^static void * heap_start;$/;"	v	typeref:typename:void *	file:
heap_start	labs/6-debug-alloc/code/ckalloc copy.h	/^    void *heap_start;$/;"	m	struct:heap_info	typeref:typename:void *
heap_start	labs/6-debug-alloc/code/ckalloc.h	/^    void *heap_start;$/;"	m	struct:heap_info	typeref:typename:void *
heap_start	labs/9-memcheck-stat/starter-code/ck-gc.c	/^static void * heap_start;$/;"	v	typeref:typename:void *	file:
heap_start	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    void *heap_start;$/;"	m	struct:heap_info	typeref:typename:void *
heap_start	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    void *heap_start;$/;"	m	struct:heap_info	typeref:typename:void *
heap_start	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    void *heap_start;$/;"	m	struct:heap_info	typeref:typename:void *
heap_start	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    void *heap_start;$/;"	m	struct:heap_info	typeref:typename:void *
heap_start	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    void *heap_start;$/;"	m	struct:heap_info	typeref:typename:void *
heap_start	libpi/include/ckalloc.h	/^    void *heap_start;$/;"	m	struct:heap_info	typeref:typename:void *
heartbeat	libpi/staff-src/watchdog.c	/^static unsigned heartbeat = 0;$/;"	v	typeref:typename:unsigned	file:
hello	labs/1-dynamic-code-gen/code/1-hello/hello.c	/^void hello(void) { $/;"	f	typeref:typename:void
hello.main	labs/20-d/code/progs/alloc/main.d	/^module hello.main;$/;"	M
hello.main	labs/20-d/code/progs/hello/main.d	/^module hello.main;$/;"	M
hi	libpi/libm/s_fma.c	/^	double hi;$/;"	m	struct:dd	typeref:typename:double	file:
hi	libpi/libm/s_fmal.c	/^	long double hi;$/;"	m	struct:dd	typeref:typename:long double	file:
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.CEN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.CIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.CLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.COUT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.I0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.I1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.I2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.I3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.LO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.O
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_LC.netnames.SR
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_10
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_11
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_12
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_13
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_14
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_15
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_8
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.MASK_9
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_10
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_8
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RADDR_9
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_10
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_11
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_12
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_13
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_14
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_15
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_8
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RDATA_9
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.RE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_10
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_8
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WADDR_9
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_10
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_11
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_12
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_13
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_14
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_15
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_8
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WDATA_9
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.ICESTORM_RAM.netnames.WE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_CARRY.netnames.CI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_CARRY.netnames.CO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_CARRY.netnames.I0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_CARRY.netnames.I1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFF.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFF.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFF.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFE.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFE.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFE.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFE.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFER.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFER.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFER.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFER.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFER.netnames.R
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFES.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFES.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFES.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFES.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFES.netnames.S
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESR.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESR.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESR.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESR.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESR.netnames.R
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESS.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESS.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESS.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESS.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFESS.netnames.S
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFN.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFN.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFN.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNE.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNE.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNE.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNE.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNER.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNER.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNER.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNER.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNER.netnames.R
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNES.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNES.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNES.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNES.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNES.netnames.S
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESR.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESR.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESR.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESR.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESR.netnames.R
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESS.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESS.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESS.netnames.E
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESS.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNESS.netnames.S
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNR.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNR.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNR.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNR.netnames.R
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNS.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNS.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNS.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNS.netnames.S
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNSR.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNSR.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNSR.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNSR.netnames.R
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNSS.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNSS.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNSS.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFNSS.netnames.S
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFR.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFR.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFR.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFR.netnames.R
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFS.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFS.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFS.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFS.netnames.S
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFSR.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFSR.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFSR.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFSR.netnames.R
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFSS.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFSS.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFSS.netnames.Q
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_DFFSS.netnames.S
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_FILTER_50NS.netnames.FILTERIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_FILTER_50NS.netnames.FILTEROUT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB.netnames.GLOBAL_BUFFER_OUTPUT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB.netnames.USER_SIGNAL_TO_GLOBAL_BUFFER
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.CLOCK_ENABLE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.D_IN_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.D_IN_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.D_OUT_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.D_OUT_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.GLOBAL_BUFFER_OUTPUT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.INPUT_CLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.LATCH_INPUT_VALUE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.OUTPUT_CLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.OUTPUT_ENABLE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_GB_IO.netnames.PACKAGE_PIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.CLKHF
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.CLKHFEN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.CLKHFPU
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM8
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_HFOSC.netnames.TRIM9
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.I2CIRQ
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.I2CWKUP
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBACKO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBADRI0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBADRI1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBADRI2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBADRI3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBADRI4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBADRI5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBADRI6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBADRI7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBCLKI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATI0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATI1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATI2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATI3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATI4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATI5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATI6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATI7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATO0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATO1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATO2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATO3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATO4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATO5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATO6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBDATO7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBRWI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SBSTBI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SCLI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SCLO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SCLOE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SDAI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SDAO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_I2C.netnames.SDAOE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.CLOCK_ENABLE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.D_IN_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.D_IN_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.D_OUT_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.D_OUT_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.INPUT_CLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.LATCH_INPUT_VALUE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.OUTPUT_CLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.OUTPUT_ENABLE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO.netnames.PACKAGE_PIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.CLOCK_ENABLE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.D_IN_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.D_IN_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.D_OUT_0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.D_OUT_1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.INPUT_CLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.LATCH_INPUT_VALUE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.OUTPUT_CLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.OUTPUT_ENABLE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.PACKAGE_PIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.PU_ENB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_I3C.netnames.WEAK_PU_ENB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.CLOCKENABLE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.DIN0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.DIN1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.DOUT0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.DOUT1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.INPUTCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.LATCHINPUTVALUE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.OUTPUTCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.OUTPUTENABLE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_IO_OD.netnames.PACKAGEPIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDADDR0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDADDR1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDADDR2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDADDR3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDCS
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDDAT0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDDAT1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDDAT2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDDAT3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDDAT4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDDAT5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDDAT6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDDAT7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDDEN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDEXE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDON
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.LEDDRST
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.PWMOUT0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.PWMOUT1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LEDDA_IP.netnames.PWMOUT2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LED_DRV_CUR.netnames.EN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LED_DRV_CUR.netnames.LEDPU
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LFOSC.netnames.CLKLF
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LFOSC.netnames.CLKLFEN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LFOSC.netnames.CLKLFPU
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LUT4.netnames.I0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LUT4.netnames.I1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LUT4.netnames.I2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LUT4.netnames.I3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_LUT4.netnames.O
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.A
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.ACCUMCI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.ACCUMCO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.ADDSUBBOT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.ADDSUBTOP
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.AHOLD
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.B
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.BHOLD
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.C
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.CE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.CHOLD
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.CI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.CLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.CO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.D
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.DHOLD
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.IRSTBOT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.IRSTTOP
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.O
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.OHOLDBOT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.OHOLDTOP
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.OLOADBOT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.OLOADTOP
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.ORSTBOT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.ORSTTOP
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.SIGNEXTIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_MAC16.netnames.SIGNEXTOUT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.BYPASS
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.EXTFEEDBACK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.LATCHINPUTVALUE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.LOCK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.REFERENCECLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.RESETB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.SCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.SDI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_CORE.netnames.SDO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.BYPASS
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.EXTFEEDBACK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.LATCHINPUTVALUE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.LOCK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.PACKAGEPIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.RESETB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.SCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.SDI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2F_PAD.netnames.SDO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.BYPASS
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.EXTFEEDBACK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.LATCHINPUTVALUE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.LOCK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.PACKAGEPIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.RESETB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.SCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.SDI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_2_PAD.netnames.SDO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.BYPASS
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.EXTFEEDBACK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.LATCHINPUTVALUE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.LOCK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.PLLOUTCORE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.PLLOUTGLOBAL
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.REFERENCECLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.RESETB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.SCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.SDI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_CORE.netnames.SDO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.BYPASS
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.EXTFEEDBACK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.LATCHINPUTVALUE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.LOCK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.PACKAGEPIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.PLLOUTCORE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.PLLOUTGLOBAL
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.RESETB
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.SCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.SDI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_PLL40_PAD.netnames.SDO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.MASK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.RADDR
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.RCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.RCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.RDATA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.RE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.WADDR
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.WCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.WCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.WDATA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4K.netnames.WE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.MASK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.RADDR
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.RCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.RCLKN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.RDATA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.RE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.WADDR
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.WCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.WCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.WDATA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.WE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.MASK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.RADDR
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.RCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.RCLKN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.RDATA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.RE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.WADDR
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.WCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.WCLKN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.WDATA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.WE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.MASK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.RADDR
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.RCLK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.RCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.RDATA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.RE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.WADDR
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.WCLKE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.WCLKN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.WDATA
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.WE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGBA_DRV.netnames.CURREN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGBA_DRV.netnames.RGB0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGBA_DRV.netnames.RGB0PWM
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGBA_DRV.netnames.RGB1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGBA_DRV.netnames.RGB1PWM
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGBA_DRV.netnames.RGB2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGBA_DRV.netnames.RGB2PWM
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGBA_DRV.netnames.RGBLEDEN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGB_DRV.netnames.RGB0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGB_DRV.netnames.RGB0PWM
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGB_DRV.netnames.RGB1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGB_DRV.netnames.RGB1PWM
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGB_DRV.netnames.RGB2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGB_DRV.netnames.RGB2PWM
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGB_DRV.netnames.RGBLEDEN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_RGB_DRV.netnames.RGBPU
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MCSNO0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MCSNO1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MCSNO2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MCSNO3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MCSNOE0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MCSNOE1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MCSNOE2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MCSNOE3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.MOE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBACKO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBADRI0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBADRI1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBADRI2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBADRI3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBADRI4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBADRI5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBADRI6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBADRI7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBCLKI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATI0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATI1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATI2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATI3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATI4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATI5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATI6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATI7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATO0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATO1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATO2
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATO3
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATO4
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATO5
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATO6
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBDATO7
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBRWI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SBSTBI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SCKI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SCKO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SCKOE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SCSNI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SI
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SO
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SOE
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SPIIRQ
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPI.netnames.SPIWKUP
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.ADDRESS
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.CHIPSELECT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.CLOCK
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.DATAIN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.DATAOUT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.MASKWREN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.POWEROFF
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.SLEEP
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.STANDBY
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_SPRAM256KA.netnames.WREN
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_WARMBOOT.netnames.BOOT
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_WARMBOOT.netnames.S0
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.SB_WARMBOOT.netnames.S1
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.cells.rgb
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.led_b
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.led_blue
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.led_g
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.led_green
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.led_r
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.led_red
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.serial_rxd
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.serial_txd
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.spi_cs
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.top.led_b
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.top.led_g
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.top.led_r
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.top.rst
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.top.rx
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 0,$/;"	n	object:modules.top.netnames.top.tx
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$126
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$127
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$128
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$129
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$130
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$131
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$132
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$133
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$134
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$135
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$136
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$137
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$138
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$139
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$140
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$141
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$142
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$143
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$144
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$145
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$146
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$147
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$148
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$149
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$150
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$151
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$152
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$153
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$154
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$155
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$156
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$157
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$158
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$159
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.ICESTORM_LC.cells.$specify$160
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$specify$90
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$specify$91
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$specify$92
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$specify$93
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$specify$94
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$specify$95
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$specify$96
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$specify$97
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.cells.$specify$98
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$specify$100
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$specify$101
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$specify$102
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$specify$103
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$specify$104
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$specify$105
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$specify$106
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$specify$107
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.cells.$specify$99
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$specify$117
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$specify$118
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$specify$119
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$specify$120
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$specify$121
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$specify$122
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$specify$123
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$specify$124
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.cells.$specify$125
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$specify$108
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$specify$109
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$specify$110
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$specify$111
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$specify$112
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$specify$113
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$specify$114
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$specify$115
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.cells.$specify$116
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255_Y
hide_name	labs/12-verilog-blink/code/0-light/led_top.json	/^          "hide_name": 1,$/;"	n	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256_Y
how_long_us	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^    int how_long_us;$/;"	m	struct:delay_state	typeref:typename:int	file:
huge	libpi/libm/e_asin.c	/^huge =  1.000e+300,$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/e_asinf.c	/^huge =  1.000e+30,$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/e_asinl.c	/^huge = 1.000e+300;$/;"	v	typeref:typename:const long double	file:
huge	libpi/libm/e_atanh.c	/^static const double one = 1.0, huge = 1e300;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/e_atanhf.c	/^static const float one = 1.0, huge = 1e30;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/e_cosh.c	/^static const double one = 1.0, half=0.5, huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/e_coshf.c	/^static const float one = 1.0, half=0.5, huge = 1.0e30;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/e_exp.c	/^huge	= 1.0e+300,$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/e_expf.c	/^huge	= 1.0e+30,$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/e_j0.c	/^huge 	= 1e300,$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/e_j0f.c	/^huge 	= 1e30,$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/e_j1.c	/^huge    = 1e300,$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/e_j1f.c	/^huge    = 1e30,$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/e_pow.c	/^huge	=  1.0e300,$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/e_powf.c	/^huge	=  1.0e30,$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_asinh.c	/^huge=  1.00000000000000000000e+300;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_asinhf.c	/^huge=  1.0000000000e+30;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_atan.c	/^huge   = 1.0e300;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_atanf.c	/^huge   = 1.0e30;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_atanl.c	/^huge   = 1.0e300;$/;"	v	typeref:typename:const long double	file:
huge	libpi/libm/s_ccosh.c	/^static const double huge = 0x1p1023;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_ccoshf.c	/^static const float huge = 0x1p127;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_ceil.c	/^static const double huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_ceilf.c	/^static const float huge = 1.0e30;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_ceill.c	/^static const long double huge = 1.0e300;$/;"	v	typeref:typename:const long double	file:
huge	libpi/libm/s_csinh.c	/^static const double huge = 0x1p1023;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_csinhf.c	/^static const float huge = 0x1p127;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_exp2.c	/^    huge     = 0x1p1000,$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_exp2f.c	/^    huge    = 0x1p100f,$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_expm1.c	/^huge		= 1.0e+300,$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_expm1f.c	/^huge		= 1.0e+30,$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_floor.c	/^static const double huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_floorf.c	/^static const float huge = 1.0e30;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_floorl.c	/^static const long double huge = 1.0e300;$/;"	v	typeref:typename:const long double	file:
huge	libpi/libm/s_scalbn.c	/^huge   = 1.0e+300,$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_scalbnf.c	/^huge   = 1.0e+30,$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_scalbnl.c	/^huge = 0x1p16000L,$/;"	v	typeref:typename:const long double	file:
huge	libpi/libm/s_tanh.c	/^static const double one = 1.0, two = 2.0, tiny = 1.0e-300, huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_tanhf.c	/^static const float one=1.0, two=2.0, tiny = 1.0e-30, huge = 1.0e30;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_trunc.c	/^static const double huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
huge	libpi/libm/s_truncf.c	/^static const float huge = 1.0e30F;$/;"	v	typeref:typename:const float	file:
huge	libpi/libm/s_truncl.c	/^static const long double huge = 1.0e300;$/;"	v	typeref:typename:const long double	file:
hypotl	libpi/libm/e_hypotl.c	/^hypotl(long double x, long double y)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
hz	labs/10-i2c-accel/code/accel.c	/^    unsigned hz;$/;"	m	struct:__anonc6c336a90208	typeref:typename:unsigned	file:
hz	labs/10-i2c-accel/code/gyro.c	/^    unsigned hz;$/;"	m	struct:__anonc807f0d20208	typeref:typename:unsigned	file:
i	labs/12-verilog-blink/code/2-adder/adder.sv	/^        genvar i;$/;"	r	module:adder
i	labs/5-malloc+gc/code/ckalloc.c	/^	for (unsigned i = 0; i < REDZONE_NBYTES; i++)$/;"	v	typeref:typename:unsigned
i	labs/6-debug-alloc/code/ckalloc.c	/^	for (unsigned i = 0; i < REDZONE_NBYTES; i++)$/;"	v	typeref:typename:unsigned
i	labs/9-memcheck-stat/starter-code/ckalloc.c	/^	for (unsigned i = 0; i < REDZONE_NBYTES; i++)$/;"	v	typeref:typename:unsigned
i2c	labs/8-i2c-adc/code/i2c.c	/^static volatile RPI_i2c *i2c = (void*)0x20804000; 	\/\/ BSC1$/;"	v	typeref:typename:volatile RPI_i2c *	file:
i2c_init	labs/8-i2c-adc/code/i2c.c	/^void i2c_init(void) {$/;"	f	typeref:typename:void
i2c_read	labs/8-i2c-adc/code/i2c.c	/^int i2c_read(unsigned addr, uint8_t data[], unsigned nbytes) {$/;"	f	typeref:typename:int
i2c_write	labs/8-i2c-adc/code/i2c.c	/^int i2c_write(unsigned addr, uint8_t data[], unsigned nbytes) {$/;"	f	typeref:typename:int
i2cen	labs/8-i2c-adc/code/i2c.c	/^		i2cen:1,	\/\/ 15 i2c enable$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:1	file:
i2s_cs_bits_t	labs/17-i2s/code/i2s.h	/^} i2s_cs_bits_t;$/;"	t	typeref:enum:__anon9a6dce560403
i2s_div_bits_t	labs/17-i2s/code/i2s.h	/^} i2s_div_bits_t;$/;"	t	typeref:enum:__anon9a6dce560303
i2s_init	labs/17-i2s/code/i2s.c	/^void i2s_init(void) {$/;"	f	typeref:typename:void
i2s_mode_bits_t	labs/17-i2s/code/i2s.h	/^} i2s_mode_bits_t;$/;"	t	typeref:enum:__anon9a6dce560503
i2s_pin_t	labs/17-i2s/code/i2s.h	/^} i2s_pin_t;$/;"	t	typeref:enum:__anon9a6dce560103
i2s_read_sample	labs/17-i2s/code/i2s.c	/^int32_t i2s_read_sample(void) {$/;"	f	typeref:typename:int32_t
i2s_regs	labs/17-i2s/code/i2s.c	/^volatile i2s_regs_t *i2s_regs = (volatile i2s_regs_t *)I2S_REGS_BASE;$/;"	v	typeref:typename:volatile i2s_regs_t *
i2s_regs_t	labs/17-i2s/code/i2s.h	/^} i2s_regs_t;$/;"	t	typeref:struct:__anon9a6dce560208
i2s_rxc_bits_t	labs/17-i2s/code/i2s.h	/^} i2s_rxc_bits_t;$/;"	t	typeref:enum:__anon9a6dce560603
iabs	libpi/include/integer-math.h	/^static inline unsigned iabs(int x) {$/;"	f	typeref:typename:unsigned
icbrt	libpi/include/integer-math.h	/^static inline int icbrt(unsigned x) {$/;"	f	typeref:typename:int
iclz	libpi/include/integer-math.h	/^static inline unsigned iclz(int x) {$/;"	f	typeref:typename:unsigned
icos	libpi/include/integer-math.h	/^static inline int icos(int theta) {$/;"	f	typeref:typename:int
ident	labs/1-dynamic-code-gen/prelab-code-pi/0-ident-dcg.c	/^unsigned ident(unsigned x) { $/;"	f	typeref:typename:unsigned
ident	labs/1-dynamic-code-gen/prelab-code-unix/dcg.c	/^int ident(int x) {$/;"	f	typeref:typename:int
idiv	libpi/include/integer-math.h	/^static inline int idiv(int32_t a, int32_t b) {$/;"	f	typeref:typename:int
idle	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    parameter idle = 2'b00;$/;"	c	module:uart_rx
idle	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	enum:uart_rx.state_t
idle	labs/13-verilog-uart/2-tx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	typedef:uart_rx.state_t
idle	labs/13-verilog-uart/2-tx/uart_tx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	typedef:uart_tx.state_t
ieee_double_shape_type	libpi/libm/math_private.h	/^} ieee_double_shape_type;$/;"	t	typeref:union:__anon6f2704d1010a
ieee_double_shape_type	libpi/libm/math_private.h	/^} ieee_double_shape_type;$/;"	t	typeref:union:__anon6f2704d1040a
ieee_extended_shape_type	libpi/libm/math_private_openbsd.h	/^} ieee_extended_shape_type;$/;"	t	typeref:union:__anon6a3cd49b070a
ieee_extended_shape_type	libpi/libm/math_private_openbsd.h	/^} ieee_extended_shape_type;$/;"	t	typeref:union:__anon6a3cd49b090a
ieee_float_shape_type	libpi/libm/math_private.h	/^} ieee_float_shape_type;$/;"	t	typeref:union:__anon6f2704d1070a
ieee_quad_shape_type	libpi/libm/math_private_openbsd.h	/^} ieee_quad_shape_type;$/;"	t	typeref:union:__anon6a3cd49b010a
ieee_quad_shape_type	libpi/libm/math_private_openbsd.h	/^} ieee_quad_shape_type;$/;"	t	typeref:union:__anon6a3cd49b040a
ier	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint ier;$/;"	m	struct:AuxPeriphs	file:
ier	libpi/include/uart.h	/^        ier,$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
iexp	libpi/include/integer-math.h	/^static inline int iexp(int x, unsigned n) {$/;"	f	typeref:typename:int
iir	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint iir;$/;"	m	struct:AuxPeriphs	file:
iir	libpi/include/uart.h	/^        iir,$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
ilog10	libpi/include/integer-math.h	/^static inline int ilog10(unsigned x) {$/;"	f	typeref:typename:int
ilog2x	libpi/include/integer-math.h	/^static inline int ilog2x(unsigned x) {$/;"	f	typeref:typename:int
ilogb	libpi/libm/s_ilogb.c	/^ilogb(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT int
ilogbf	libpi/libm/s_ilogbf.c	/^ilogbf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT int
ilogbl	libpi/libm/s_ilogbl.c	/^ilogbl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT int
implement_this	labs/5-malloc+gc/code/ck-gc.c	/^void implement_this(void) {$/;"	f	typeref:typename:void
implement_this	labs/6-debug-alloc/code/ck-gc.c	/^void implement_this(void) {$/;"	f	typeref:typename:void
implement_this	labs/9-memcheck-stat/starter-code/ck-gc.c	/^void implement_this(void) {$/;"	f	typeref:typename:void
impossible	libunix/demand.h	/^#define impossible(/;"	d
imu_rd	labs/10-i2c-accel/code/accel.c	/^uint8_t imu_rd(uint8_t addr, uint8_t reg) {$/;"	f	typeref:typename:uint8_t
imu_rd	labs/10-i2c-accel/code/gyro.c	/^uint8_t imu_rd(uint8_t addr, uint8_t reg) {$/;"	f	typeref:typename:uint8_t
imu_rd_n	labs/10-i2c-accel/code/accel.c	/^int imu_rd_n(uint8_t addr, uint8_t base_reg, uint8_t *v, uint32_t n) {$/;"	f	typeref:typename:int
imu_rd_n	labs/10-i2c-accel/code/gyro.c	/^int imu_rd_n(uint8_t addr, uint8_t base_reg, uint8_t *v, uint32_t n) {$/;"	f	typeref:typename:int
imu_wr	labs/10-i2c-accel/code/accel.c	/^void imu_wr(uint8_t addr, uint8_t reg, uint8_t v) {$/;"	f	typeref:typename:void
imu_wr	labs/10-i2c-accel/code/gyro.c	/^void imu_wr(uint8_t addr, uint8_t reg, uint8_t v) {$/;"	f	typeref:typename:void
imu_xyz_t	labs/10-i2c-accel/code/accel.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	t	typeref:struct:__anonc6c336a90108	file:
imu_xyz_t	labs/10-i2c-accel/code/gyro.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	t	typeref:struct:__anonc807f0d20108	file:
in_code_segment	libpi/staff-src/maybe.c	/^static int in_code_segment(uint32_t addr) {$/;"	f	typeref:typename:int	file:
in_heap	labs/11-memcheck-trap/code/checker-eraser.c	/^static inline int in_heap(uint32_t addr) {$/;"	f	typeref:typename:int	file:
in_heap	labs/11-memcheck-trap/code/checker-purify.c	/^static inline int in_heap(uint32_t addr) {$/;"	f	typeref:typename:int	file:
in_heap	labs/5-malloc+gc/code/ck-gc.c	/^static int in_heap(void *p) {$/;"	f	typeref:typename:int	file:
in_heap	labs/6-debug-alloc/code/ck-gc.c	/^static int in_heap(void *p) {$/;"	f	typeref:typename:int	file:
in_heap	labs/9-memcheck-stat/starter-code/ck-gc.c	/^static int in_heap(void *p) {$/;"	f	typeref:typename:int	file:
in_range	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^static int in_range(uint32_t addr, uint32_t b, uint32_t e) {$/;"	f	typeref:typename:int	file:
inc	libpi/libm/e_sqrtl.c	/^inc(long double x)$/;"	f	typeref:typename:long double	file:
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFF.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFE.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFER.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFES.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFESR.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFESS.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFN.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFNE.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFNER.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFNES.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFNESR.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFNESS.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFNR.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFNS.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFNSR.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFNSS.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFR.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFS.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFSR.netnames.Q.attributes
init	labs/12-verilog-blink/code/0-light/led_top.json	/^            "init": "0",$/;"	s	object:modules.SB_DFFSS.netnames.Q.attributes
init	labs/20-d/code/kernel/arch/aarch64/timer.d	/^void init() {$/;"	f
init	labs/20-d/code/kernel/arch/arm/timer.d	/^    void init() {$/;"	f
init	labs/20-d/code/kernel/arch/riscv32/timer.d	/^void init() {$/;"	f
init	labs/20-d/code/kernel/board/raspi/uart.d	/^void init(uint baud) {$/;"	f
init	labs/20-d/code/kernel/package.d	/^void init() {$/;"	f	file:
init	labs/20-d/code/kernel/timer.d	/^alias init = timer.init;$/;"	a	file:
init	labs/20-d/code/kernel/uart.d	/^alias init = uart.init;$/;"	a	file:
init_jk	libpi/libm/k_rem_pio2.c	/^static const int init_jk[] = {3,4,4,6}; \/* initial value for jk *\/$/;"	v	typeref:typename:const int[]	file:
init_p	labs/4-ws2812b/fake-pi/fake-random.c	/^static int init_p = 0;$/;"	v	typeref:typename:int	file:
init_p	labs/5-malloc+gc/code/ck-gc.c	/^static int init_p;$/;"	v	typeref:typename:int	file:
init_p	labs/6-debug-alloc/code/ck-gc.c	/^static int init_p;$/;"	v	typeref:typename:int	file:
init_p	labs/9-memcheck-stat/starter-code/ck-gc.c	/^static int init_p;$/;"	v	typeref:typename:int	file:
init_p	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^static volatile int init_p, check_on;$/;"	v	typeref:typename:volatile int	file:
initial_seed	libpi/libc/rpi-rand.c	/^#define initial_seed /;"	d	file:
input	labs/20-d/code/kernel/board/raspi/gpio.d	/^    input = 0,$/;"	e	enum:FuncType	file:
install	labs/18-ptag/ptag-linker/Makefile	/^install: $(PROGS)$/;"	t
insts_check	labs/1-dynamic-code-gen/code/unix-side/check-encodings.c	/^void insts_check(char *insts, uint32_t *code, unsigned nbytes) {$/;"	f	typeref:typename:void
insts_emit	labs/1-dynamic-code-gen/code/unix-side/check-encodings.c	/^uint32_t *insts_emit(unsigned *nbytes, char *insts) {$/;"	f	typeref:typename:uint32_t *
insts_print	labs/1-dynamic-code-gen/code/unix-side/check-encodings.c	/^void insts_print(char *insts) {$/;"	f	typeref:typename:void
int_0	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void int_0() { cnt++; }$/;"	f	typeref:typename:void
int_1	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void int_1() { cnt++; }$/;"	f	typeref:typename:void
int_2	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void int_2() { cnt++; }$/;"	f	typeref:typename:void
int_3	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void int_3() { cnt++; }$/;"	f	typeref:typename:void
int_4	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void int_4() { cnt++; }$/;"	f	typeref:typename:void
int_5	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void int_5() { cnt++; }$/;"	f	typeref:typename:void
int_6	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void int_6() { cnt++; }$/;"	f	typeref:typename:void
int_7	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void int_7() { cnt++; }$/;"	f	typeref:typename:void
int_en	labs/17-i2s/code/i2s.h	/^    uint32_t int_en;    \/\/ interrupt enables$/;"	m	struct:__anon9a6dce560208	typeref:typename:uint32_t
int_fp	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^typedef void (*int_fp)(void);$/;"	t	typeref:typename:void (*)(void)	file:
int_init	labs/9-memcheck-stat/starter-code/interrupts-c.c	/^void int_init(void) {$/;"	f	typeref:typename:void
int_init	labs/9-memcheck-stat/timer-int/interrupts-c.c	/^void int_init(void) {$/;"	f	typeref:typename:void
int_init	libpi/staff-src/interrupts-c.c	/^void int_init(void) {$/;"	f	typeref:typename:void
int_is_enabled	libpi/include/rpi-interrupts.h	/^static inline int int_is_enabled(void) {$/;"	f	typeref:typename:int
int_is_enabled	libpi/libc/circular.h	/^#   define int_is_enabled(/;"	d
int_stc	labs/17-i2s/code/i2s.h	/^    uint32_t int_stc;   \/\/ interrupt status and clear$/;"	m	struct:__anon9a6dce560208	typeref:typename:uint32_t
int_vector	libpi/staff-src/default-handler-int.c	/^void int_vector(unsigned pc) { INT_UNHANDLED("interrupt", pc); }$/;"	f	typeref:typename:void
intd	labs/8-i2c-adc/code/i2c.c	/^		intd:1,		\/\/ :8, intd interrupt done$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:1	file:
internal_putchar	libpi/libc/putchar.c	/^static int internal_putchar(int c) { uart_putc(c); return c; }$/;"	f	typeref:typename:int	file:
internal_putk	libpi/libc/putk.c	/^int internal_putk(const char *p) {$/;"	f	typeref:typename:int
interrupt_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^interrupt_asm:$/;"	l
interrupt_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^interrupt_asm:$/;"	l
interrupt_vector	labs/15-stepper-motor/alex-code/stepper-int.c	/^void interrupt_vector(unsigned pc){$/;"	f	typeref:typename:void
interrupt_vector	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^void interrupt_vector(unsigned pc) {$/;"	f	typeref:typename:void
interrupt_vector	labs/9-memcheck-stat/timer-int/main.c	/^void interrupt_vector(unsigned pc) {$/;"	f	typeref:typename:void
interrupt_vector	labs/9-memcheck-stat/timer-int/timer.c	/^void interrupt_vector(unsigned pc) {$/;"	f	typeref:typename:void
interrupt_vector	libpi/staff-src/default-handler-interrupt.c	/^void interrupt_vector(unsigned pc) { INT_UNHANDLED("interrupt", pc); }$/;"	f	typeref:typename:void
intr	labs/8-i2c-adc/code/i2c.c	/^		intr:1,		\/\/ :10 interrupt on rx.$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:1	file:
intt	labs/8-i2c-adc/code/i2c.c	/^		intt:1,		\/\/ :9 interrupt on tx$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:1	file:
invln2	libpi/libm/e_exp.c	/^invln2 =  1.44269504088896338700e+00, \/* 0x3ff71547, 0x652b82fe *\/$/;"	v	typeref:typename:const double	file:
invln2	libpi/libm/e_expf.c	/^invln2 =  1.4426950216e+00, 		\/* 0x3fb8aa3b *\/$/;"	v	typeref:typename:const float	file:
invln2	libpi/libm/s_expm1.c	/^invln2		= 1.44269504088896338700e+00,\/* 0x3ff71547, 0x652b82fe *\/$/;"	v	typeref:typename:const double	file:
invln2	libpi/libm/s_expm1f.c	/^invln2		= 1.4426950216e+00,\/* 0x3fb8aa3b *\/$/;"	v	typeref:typename:const float	file:
invpio2	libpi/libm/e_rem_pio2.c	/^invpio2 =  6.36619772367581382433e-01, \/* 0x3FE45F30, 0x6DC9C883 *\/$/;"	v	typeref:typename:const double	file:
invpio2	libpi/libm/e_rem_pio2f.c	/^invpio2 =  6.36619772367581382433e-01, \/* 0x3FE45F30, 0x6DC9C883 *\/$/;"	v	typeref:typename:const double	file:
invsqrtpi	libpi/libm/e_j0.c	/^invsqrtpi=  5.64189583547756279280e-01, \/* 0x3FE20DD7, 0x50429B6D *\/$/;"	v	typeref:typename:const double	file:
invsqrtpi	libpi/libm/e_j0f.c	/^invsqrtpi=  5.6418961287e-01, \/* 0x3f106ebb *\/$/;"	v	typeref:typename:const float	file:
invsqrtpi	libpi/libm/e_j1.c	/^invsqrtpi=  5.64189583547756279280e-01, \/* 0x3FE20DD7, 0x50429B6D *\/$/;"	v	typeref:typename:const double	file:
invsqrtpi	libpi/libm/e_j1f.c	/^invsqrtpi=  5.6418961287e-01, \/* 0x3f106ebb *\/$/;"	v	typeref:typename:const float	file:
invsqrtpi	libpi/libm/e_jn.c	/^invsqrtpi=  5.64189583547756279280e-01, \/* 0x3FE20DD7, 0x50429B6D *\/$/;"	v	typeref:typename:const double	file:
io	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint io;$/;"	m	struct:AuxPeriphs	file:
io	libpi/include/uart.h	/^        io,     \/\/ p11$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
ipio2	libpi/libm/k_rem_pio2.c	/^static const int32_t ipio2[] = {$/;"	v	typeref:typename:const int32_t[]	file:
ir_eps	labs/2-ir/code/tsop.c	/^enum { ir_eps = 200 };$/;"	e	enum:__anon848f11200103	file:
irint	libpi/libm/math_private.h	/^irint(double x)$/;"	f	typeref:typename:int
is_aligned	libpi/libc/helper-macros.h	/^#define is_aligned(/;"	d
is_aligned_ptr	libpi/libc/helper-macros.h	/^#define is_aligned_ptr(/;"	d
is_header	labs/2-ir/code/tsop.c	/^int is_header(struct readings *r, unsigned n, unsigned remote_type) {$/;"	f	typeref:typename:int
is_ptr	labs/5-malloc+gc/code/ck-gc.c	/^static hdr_t *is_ptr(uint32_t addr) {$/;"	f	typeref:typename:hdr_t *	file:
is_ptr	labs/6-debug-alloc/code/ck-gc.c	/^static hdr_t *is_ptr(uint32_t addr) {$/;"	f	typeref:typename:hdr_t *	file:
is_ptr	labs/9-memcheck-stat/starter-code/ck-gc.c	/^static hdr_t *is_ptr(uint32_t addr) {$/;"	f	typeref:typename:hdr_t *	file:
is_skip	labs/2-ir/code/tsop.c	/^static int is_skip(struct readings *e) {$/;"	f	typeref:typename:int	file:
isalpha	libpi/libc/pi-ctype.h	/^static inline int isalpha(int ch) {$/;"	f	typeref:typename:int
isdigit	libpi/libc/pi-ctype.h	/^static inline int isdigit(int ch) {$/;"	f	typeref:typename:int
isdigit	libpi/libc/va-printk.c	/^static int isdigit(int c) { return c >= '0' && c <= '9'; }$/;"	f	typeref:typename:int	file:
isfinite	libpi/libm/include/openlibm_math.h	/^#define	isfinite(/;"	d
isgreater	libpi/libm/include/openlibm_math.h	/^#define	isgreater(/;"	d
isgreaterequal	libpi/libm/include/openlibm_math.h	/^#define	isgreaterequal(/;"	d
isin	libpi/include/integer-math.h	/^static inline int isin(int theta) {$/;"	f	typeref:typename:int
isinf	libpi/libm/include/openlibm_math.h	/^#define	isinf(/;"	d
isinf	libpi/libm/include/openlibm_math.h	/^OLM_DLLEXPORT int	(isinf)(double) __pure2;$/;"	v	typeref:typename:OLM_DLLEXPORT int ()(double)
isless	libpi/libm/include/openlibm_math.h	/^#define	isless(/;"	d
islessequal	libpi/libm/include/openlibm_math.h	/^#define	islessequal(/;"	d
islessgreater	libpi/libm/include/openlibm_math.h	/^#define	islessgreater(/;"	d
islower	libpi/libc/pi-ctype.h	/^static inline int islower(int ch) {$/;"	f	typeref:typename:int
isnan	libpi/libm/include/openlibm_math.h	/^#define	isnan(/;"	d
isnan	libpi/libm/include/openlibm_math.h	/^OLM_DLLEXPORT int	(isnan)(double) __pure2;$/;"	v	typeref:typename:OLM_DLLEXPORT int ()(double)
isnormal	libpi/libm/include/openlibm_math.h	/^#define	isnormal(/;"	d
isopenlibm	libpi/libm/common.c	/^OLM_DLLEXPORT int isopenlibm(void) {$/;"	f	typeref:typename:OLM_DLLEXPORT int
isprint	libpi/libc/pi-ctype.h	/^static inline int isprint(int ch) {$/;"	f	typeref:typename:int
isqrt	libpi/include/integer-math.h	/^static inline int isqrt(unsigned x) {$/;"	f	typeref:typename:int
isunordered	libpi/libm/include/openlibm_math.h	/^#define	isunordered(/;"	d
isupper	libpi/libc/pi-ctype.h	/^static inline int isupper(int ch) {$/;"	f	typeref:typename:int
itan	libpi/include/integer-math.h	/^static inline int itan(unsigned theta) {$/;"	f	typeref:typename:int
itoa	labs/20-d/code/libd/ulib/meta.d	/^    alias itoa = function(S s, uint base = 10) {$/;"	a	file:
itoa	labs/20-d/code/libd/ulib/meta.d	/^template itoa(S) if (isInt!S) {$/;"	T	file:
itoa	labs/20-d/code/libd/ulib/string.d	/^string itoa(S)(S num, char[] buf, uint base = 10) if (isInt!S) {$/;"	f
ivln10hi	libpi/libm/e_log10.c	/^ivln10hi   =  4.34294481878168880939e-01, \/* 0x3fdbcb7b, 0x15200000 *\/$/;"	v	typeref:typename:const double	file:
ivln10hi	libpi/libm/e_log10f.c	/^ivln10hi   =  4.3432617188e-01, \/* 0x3ede6000 *\/$/;"	v	typeref:typename:const float	file:
ivln10lo	libpi/libm/e_log10.c	/^ivln10lo   =  2.50829467116452752298e-11, \/* 0x3dbb9438, 0xca9aadd5 *\/$/;"	v	typeref:typename:const double	file:
ivln10lo	libpi/libm/e_log10f.c	/^ivln10lo   = -3.1689971365e-05, \/* 0xb804ead9 *\/$/;"	v	typeref:typename:const float	file:
ivln2	libpi/libm/e_pow.c	/^ivln2    =  1.44269504088896338700e+00, \/* 0x3FF71547, 0x652B82FE =1\/ln2 *\/$/;"	v	typeref:typename:const double	file:
ivln2	libpi/libm/e_powf.c	/^ivln2    =  1.4426950216e+00, \/* 0x3fb8aa3b =1\/ln2 *\/$/;"	v	typeref:typename:const float	file:
ivln2_h	libpi/libm/e_pow.c	/^ivln2_h  =  1.44269502162933349609e+00, \/* 0x3FF71547, 0x60000000 =24b 1\/ln2*\/$/;"	v	typeref:typename:const double	file:
ivln2_h	libpi/libm/e_powf.c	/^ivln2_h  =  1.4426879883e+00, \/* 0x3fb8aa00 =16b 1\/ln2*\/$/;"	v	typeref:typename:const float	file:
ivln2_l	libpi/libm/e_pow.c	/^ivln2_l  =  1.92596299112661746887e-08; \/* 0x3E54AE0B, 0xF85DDF44 =1\/ln2 tail*\/$/;"	v	typeref:typename:const double	file:
ivln2_l	libpi/libm/e_powf.c	/^ivln2_l  =  7.0526075433e-06; \/* 0x36eca570 =1\/ln2 tail*\/$/;"	v	typeref:typename:const float	file:
ivln2hi	libpi/libm/e_log2.c	/^ivln2hi    =  1.44269504072144627571e+00, \/* 0x3ff71547, 0x65200000 *\/$/;"	v	typeref:typename:const double	file:
ivln2hi	libpi/libm/e_log2f.c	/^ivln2hi    =  1.4428710938e+00, \/* 0x3fb8b000 *\/$/;"	v	typeref:typename:const float	file:
ivln2lo	libpi/libm/e_log2.c	/^ivln2lo    =  1.67517131648865118353e-10; \/* 0x3de705fc, 0x2eefa200 *\/$/;"	v	typeref:typename:const double	file:
ivln2lo	libpi/libm/e_log2f.c	/^ivln2lo    = -1.7605285393e-04; \/* 0xb9389ad4 *\/$/;"	v	typeref:typename:const float	file:
junk	libpi/libm/amd64_fpmath.h	/^		unsigned long	junk	:48;$/;"	m	struct:IEEEl2bits::__anonce00f2c80208	typeref:typename:unsigned long:48
junk	libpi/libm/i386_fpmath.h	/^		unsigned int	junk	:16;$/;"	m	struct:IEEEl2bits::__anon770de1160108	typeref:typename:unsigned int:16
junk	libpi/libm/i386_fpmath.h	/^		unsigned int	junk	:16;$/;"	m	struct:IEEEl2bits::__anon770de1160208	typeref:typename:unsigned int:16
junkh	libpi/libm/amd64_fpmath.h	/^		unsigned int	junkh	:32;$/;"	m	struct:IEEEl2bits::__anonce00f2c80108	typeref:typename:unsigned int:32
junkl	libpi/libm/amd64_fpmath.h	/^		unsigned int	junkl	:16;$/;"	m	struct:IEEEl2bits::__anonce00f2c80108	typeref:typename:unsigned int:16
k	libpi/libm/k_exp.c	/^static const u_int32_t k = 1799;		\/* constant for reduction *\/$/;"	v	typeref:typename:const u_int32_t	file:
k	libpi/libm/k_expf.c	/^static const u_int32_t k = 235;			\/* constant for reduction *\/$/;"	v	typeref:typename:const u_int32_t	file:
k_log1p	libpi/libm/k_log.h	/^k_log1p(double f)$/;"	f	typeref:typename:double
k_log1pf	libpi/libm/k_logf.h	/^k_log1pf(float f)$/;"	f	typeref:typename:float
keep	labs/12-verilog-blink/code/0-light/led_top.json	/^        "keep": "00000000000000000000000000000001",$/;"	s	object:modules.SB_WARMBOOT.attributes
kern_dom	labs/7-mem-protection/code/pinned-vm.h	/^enum { kern_dom = 1 };$/;"	e	enum:__anon867efaea0203
kern_dom	libpi/include/pinned-vm.h	/^enum { kern_dom = 1 };$/;"	e	enum:__anon7d92c1db0203
kernel	labs/20-d/code/kernel/package.d	/^module kernel;$/;"	M
kernel.arch.aarch64.cpu	labs/20-d/code/kernel/arch/aarch64/cpu.d	/^module kernel.arch.aarch64.cpu;$/;"	M
kernel.arch.aarch64.timer	labs/20-d/code/kernel/arch/aarch64/timer.d	/^module kernel.arch.aarch64.timer;$/;"	M
kernel.arch.arm.cpu	labs/20-d/code/kernel/arch/arm/cpu.d	/^module kernel.arch.arm.cpu;$/;"	M
kernel.arch.arm.timer	labs/20-d/code/kernel/arch/arm/timer.d	/^module kernel.arch.arm.timer;$/;"	M
kernel.arch.riscv32.cpu	labs/20-d/code/kernel/arch/riscv32/cpu.d	/^module kernel.arch.riscv32.cpu;$/;"	M
kernel.arch.riscv32.csr	labs/20-d/code/kernel/arch/riscv/csr.d	/^module kernel.arch.riscv32.csr;$/;"	M
kernel.arch.riscv32.timer	labs/20-d/code/kernel/arch/riscv32/timer.d	/^module kernel.arch.riscv32.timer;$/;"	M
kernel.board.raspi.device	labs/20-d/code/kernel/board/raspi/device.d	/^module kernel.board.raspi.device;$/;"	M
kernel.board.raspi.gpio	labs/20-d/code/kernel/board/raspi/gpio.d	/^module kernel.board.raspi.gpio;$/;"	M
kernel.board.raspi.sys	labs/20-d/code/kernel/board/raspi/sys.d	/^module kernel.board.raspi.sys;$/;"	M
kernel.board.raspi.uart	labs/20-d/code/kernel/board/raspi/uart.d	/^module kernel.board.raspi.uart;$/;"	M
kernel.cpu	labs/20-d/code/kernel/cpu.d	/^module kernel.cpu;$/;"	M
kernel.gpio	labs/20-d/code/kernel/gpio.d	/^module kernel.gpio;$/;"	M
kernel.mmio	labs/20-d/code/kernel/mmio.d	/^module kernel.mmio;$/;"	M
kernel.sys	labs/20-d/code/kernel/sys.d	/^module kernel.sys;$/;"	M
kernel.timer	labs/20-d/code/kernel/timer.d	/^module kernel.timer;$/;"	M
kernel.uart	labs/20-d/code/kernel/uart.d	/^module kernel.uart;$/;"	M
key_to_str	labs/2-ir/code/tsop.c	/^const char *key_to_str(unsigned x, unsigned remote_type) {$/;"	f	typeref:typename:const char *
kln2	libpi/libm/k_exp.c	/^static const double kln2 =  1246.97177782734161156;	\/* k * ln2 *\/$/;"	v	typeref:typename:const double	file:
kln2	libpi/libm/k_expf.c	/^static const float kln2 =  162.88958740F;	\/* k * ln2 *\/$/;"	v	typeref:typename:const float	file:
kmain	labs/20-d/code/progs/alloc/main.d	/^extern (C) void kmain() {$/;"	f
kmain	labs/20-d/code/progs/blink/main.d	/^extern (C) void kmain() {$/;"	f
kmain	labs/20-d/code/progs/hello/main.d	/^extern (C) void kmain() {$/;"	f
kmalloc	labs/11-memcheck-trap/code/tests-eraser/fake-thread.h	/^#define kmalloc /;"	d
kr_free	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^void kr_free(void* ptr) {$/;"	f	typeref:typename:void
kr_free	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^void kr_free(void* ptr) {$/;"	f	typeref:typename:void
kr_free	labs/5-malloc+gc/code/kr-malloc.c	/^void kr_free(void* ptr) {$/;"	f	typeref:typename:void
kr_free	labs/6-debug-alloc/code/kr-malloc.c	/^void kr_free(void* ptr) {$/;"	f	typeref:typename:void
kr_free	labs/9-memcheck-stat/starter-code/kr-malloc.c	/^void kr_free(void* ptr) {$/;"	f	typeref:typename:void
kr_malloc	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^void *kr_malloc(unsigned nbytes) {$/;"	f	typeref:typename:void *
kr_malloc	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^void *kr_malloc(unsigned nbytes) {$/;"	f	typeref:typename:void *
kr_malloc	labs/5-malloc+gc/code/kr-malloc.c	/^void *kr_malloc(unsigned nbytes) {$/;"	f	typeref:typename:void *
kr_malloc	labs/6-debug-alloc/code/kr-malloc.c	/^void *kr_malloc(unsigned nbytes) {$/;"	f	typeref:typename:void *
kr_malloc	labs/9-memcheck-stat/starter-code/kr-malloc.c	/^void *kr_malloc(unsigned nbytes) {$/;"	f	typeref:typename:void *
kr_morecore	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^static Header *kr_morecore(unsigned inc) {$/;"	f	typeref:typename:Header *	file:
kr_morecore	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^static Header *kr_morecore(unsigned inc) {$/;"	f	typeref:typename:Header *	file:
kr_morecore	labs/5-malloc+gc/code/kr-malloc.c	/^static Header *kr_morecore(unsigned inc) {$/;"	f	typeref:typename:Header *	file:
kr_morecore	labs/6-debug-alloc/code/kr-malloc.c	/^static Header *kr_morecore(unsigned inc) {$/;"	f	typeref:typename:Header *	file:
kr_morecore	labs/9-memcheck-stat/starter-code/kr-malloc.c	/^static Header *kr_morecore(unsigned inc) {$/;"	f	typeref:typename:Header *	file:
l	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test1.c	/^static int l;$/;"	v	typeref:typename:int	file:
l	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test2-bug.c	/^static int l;$/;"	v	typeref:typename:int	file:
l	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test3-bug.c	/^static int l;$/;"	v	typeref:typename:int	file:
l	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test4.c	/^static int l;$/;"	v	typeref:typename:int	file:
l	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test0.c	/^static int l;$/;"	v	typeref:typename:int	file:
l	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test1.c	/^static int l;$/;"	v	typeref:typename:int	file:
l	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test3-bug.c	/^static int l,l2;$/;"	v	typeref:typename:int	file:
l1	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test2.c	/^static int l1,l2;$/;"	v	typeref:typename:int	file:
l1	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test4-bug.c	/^static int l1,l2;$/;"	v	typeref:typename:int	file:
l2	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test2.c	/^static int l1,l2;$/;"	v	typeref:typename:int	file:
l2	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test3-bug.c	/^static int l,l2;$/;"	v	typeref:typename:int	file:
l2	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test4-bug.c	/^static int l1,l2;$/;"	v	typeref:typename:int	file:
label	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^        uint32_t label;$/;"	m	struct:__anon5c8cf91e0108::reloc	typeref:typename:uint32_t
label_alloc	labs/1-dynamic-code-gen/code/unix-side/code-gen.c	/^uint32_t label_alloc(code_t *c) {$/;"	f	typeref:typename:uint32_t
label_alloc_at	labs/1-dynamic-code-gen/code/unix-side/code-gen.c	/^uint32_t label_alloc_at(code_t *c, uint32_t *addr) {$/;"	f	typeref:typename:uint32_t
labels	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^    uint32_t *labels[CODE_MAX_LABELS];$/;"	m	struct:__anon5c8cf91e0108	typeref:typename:uint32_t * []
last_node	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^static hdr_t *last_node = NULL;$/;"	v	typeref:typename:hdr_t *	file:
last_node	labs/5-malloc+gc/code/ckalloc copy.h	/^static hdr_t *last_node = NULL;$/;"	v	typeref:typename:hdr_t *
last_node	labs/6-debug-alloc/code/ckalloc copy.h	/^static hdr_t *last_node = NULL;$/;"	v	typeref:typename:hdr_t *
last_node	labs/6-debug-alloc/code/ckalloc.h	/^static hdr_t *last_node = NULL;$/;"	v	typeref:typename:hdr_t *
last_node	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static hdr_t *last_node = NULL;$/;"	v	typeref:typename:hdr_t *
last_node	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static hdr_t *last_node = NULL;$/;"	v	typeref:typename:hdr_t *
last_node	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^static hdr_t *last_node = NULL;$/;"	v	typeref:typename:hdr_t *
lcr	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint lcr;$/;"	m	struct:AuxPeriphs	file:
lcr	libpi/include/uart.h	/^        lcr,$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
ld	labs/20-d/code/kernel/mmio.d	/^uint ld(uint* ptr) {$/;"	f
ldebug	labs/18-ptag/ptag-linker/ptag-linker.c	/^#   define ldebug(/;"	d	file:
leaked	labs/5-malloc+gc/code/ckalloc copy.h	/^	uint16_t leaked;$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
leaked	labs/6-debug-alloc/code/ckalloc copy.h	/^	uint16_t leaked;$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
leaked	labs/6-debug-alloc/code/ckalloc.h	/^	uint16_t leaked;$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
leaked	labs/9-memcheck-stat/starter-code/ckalloc.h	/^	uint16_t leaked;$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
leaked	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^	uint16_t leaked;$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
leaked	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^	uint16_t leaked;$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
led_b	fpga/upduino/top.v	/^    wire led_r, led_g, led_b;$/;"	n	module:top
led_b	labs/12-verilog-blink/code/0-light/led_top.json	/^        "led_b": {$/;"	o	object:modules.top.netnames
led_b	labs/12-verilog-blink/code/0-light/led_top.sv	/^        output logic led_b,$/;"	p	module:led_top
led_b	labs/12-verilog-blink/code/0-light/led_top_BACKUP_15082.sv	/^        output logic led_b,$/;"	p	module:led_top
led_b	labs/12-verilog-blink/code/0-light/led_top_BASE_15082.sv	/^        output logic led_b,$/;"	p	module:led_top
led_b	labs/12-verilog-blink/code/0-light/led_top_LOCAL_15082.sv	/^        output logic led_b,$/;"	p	module:led_top
led_b	labs/12-verilog-blink/code/0-light/led_top_REMOTE_15082.sv	/^        output logic led_b,$/;"	p	module:led_top
led_b	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^        output logic led_b,$/;"	p	module:blink_top
led_b	labs/12-verilog-blink/code/empty/empty.sv	/^        output logic led_b,$/;"	p	module:empty
led_b	labs/13-verilog-uart/1-rx/uart_top.sv	/^        output logic led_b,$/;"	p	module:uart_top
led_b	labs/13-verilog-uart/2-tx/uart_top.sv	/^        output logic led_b,$/;"	p	module:uart_top
led_blue	fpga/upduino/top.v	/^        output wire led_blue,$/;"	p	module:top
led_blue	labs/12-verilog-blink/code/0-light/led_top.json	/^        "led_blue": {$/;"	o	object:modules.top.netnames
led_blue	labs/12-verilog-blink/code/0-light/led_top.json	/^        "led_blue": {$/;"	o	object:modules.top.ports
led_g	fpga/upduino/top.v	/^    wire led_r, led_g, led_b;$/;"	n	module:top
led_g	labs/12-verilog-blink/code/0-light/led_top.json	/^        "led_g": {$/;"	o	object:modules.top.netnames
led_g	labs/12-verilog-blink/code/0-light/led_top.sv	/^        output logic led_g,$/;"	p	module:led_top
led_g	labs/12-verilog-blink/code/0-light/led_top_BACKUP_15082.sv	/^        output logic led_g,$/;"	p	module:led_top
led_g	labs/12-verilog-blink/code/0-light/led_top_BASE_15082.sv	/^        output logic led_g,$/;"	p	module:led_top
led_g	labs/12-verilog-blink/code/0-light/led_top_LOCAL_15082.sv	/^        output logic led_g,$/;"	p	module:led_top
led_g	labs/12-verilog-blink/code/0-light/led_top_REMOTE_15082.sv	/^        output logic led_g,$/;"	p	module:led_top
led_g	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^        output logic led_g,$/;"	p	module:blink_top
led_g	labs/12-verilog-blink/code/empty/empty.sv	/^        output logic led_g,$/;"	p	module:empty
led_g	labs/13-verilog-uart/1-rx/uart_top.sv	/^        output logic led_g,$/;"	p	module:uart_top
led_g	labs/13-verilog-uart/2-tx/uart_top.sv	/^        output logic led_g,$/;"	p	module:uart_top
led_green	fpga/upduino/top.v	/^        output wire led_green,$/;"	p	module:top
led_green	labs/12-verilog-blink/code/0-light/led_top.json	/^        "led_green": {$/;"	o	object:modules.top.netnames
led_green	labs/12-verilog-blink/code/0-light/led_top.json	/^        "led_green": {$/;"	o	object:modules.top.ports
led_r	fpga/upduino/top.v	/^    wire led_r, led_g, led_b;$/;"	n	module:top
led_r	labs/12-verilog-blink/code/0-light/led_top.json	/^        "led_r": {$/;"	o	object:modules.top.netnames
led_r	labs/12-verilog-blink/code/0-light/led_top.sv	/^        output logic led_r,$/;"	p	module:led_top
led_r	labs/12-verilog-blink/code/0-light/led_top_BACKUP_15082.sv	/^        output logic led_r,$/;"	p	module:led_top
led_r	labs/12-verilog-blink/code/0-light/led_top_BASE_15082.sv	/^        output logic led_r,$/;"	p	module:led_top
led_r	labs/12-verilog-blink/code/0-light/led_top_LOCAL_15082.sv	/^        output logic led_r,$/;"	p	module:led_top
led_r	labs/12-verilog-blink/code/0-light/led_top_REMOTE_15082.sv	/^        output logic led_r,$/;"	p	module:led_top
led_r	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^        output logic led_r,$/;"	p	module:blink_top
led_r	labs/12-verilog-blink/code/empty/empty.sv	/^        output logic led_r,$/;"	p	module:empty
led_r	labs/13-verilog-uart/1-rx/uart_top.sv	/^        output logic led_r,$/;"	p	module:uart_top
led_r	labs/13-verilog-uart/2-tx/uart_top.sv	/^        output logic led_r,$/;"	p	module:uart_top
led_red	fpga/upduino/top.v	/^        output wire led_red,$/;"	p	module:top
led_red	labs/12-verilog-blink/code/0-light/led_top.json	/^        "led_red": {$/;"	o	object:modules.top.netnames
led_red	labs/12-verilog-blink/code/0-light/led_top.json	/^        "led_red": {$/;"	o	object:modules.top.ports
led_top	labs/12-verilog-blink/code/0-light/led_top.sv	/^module led_top$/;"	m
led_top	labs/12-verilog-blink/code/0-light/led_top_BACKUP_15082.sv	/^module led_top$/;"	m
led_top	labs/12-verilog-blink/code/0-light/led_top_BASE_15082.sv	/^module led_top$/;"	m
led_top	labs/12-verilog-blink/code/0-light/led_top_LOCAL_15082.sv	/^module led_top$/;"	m
led_top	labs/12-verilog-blink/code/0-light/led_top_REMOTE_15082.sv	/^module led_top$/;"	m
lfsr	libpi/libc/rpi-rand.c	/^static unsigned short lfsr = initial_seed;$/;"	v	typeref:typename:unsigned short	file:
lg2	libpi/libm/e_pow.c	/^lg2  =  6.93147180559945286227e-01, \/* 0x3FE62E42, 0xFEFA39EF *\/$/;"	v	typeref:typename:const double	file:
lg2	libpi/libm/e_powf.c	/^lg2  =  6.9314718246e-01, \/* 0x3f317218 *\/$/;"	v	typeref:typename:const float	file:
lg2_h	libpi/libm/e_pow.c	/^lg2_h  =  6.93147182464599609375e-01, \/* 0x3FE62E43, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
lg2_h	libpi/libm/e_powf.c	/^lg2_h  =  6.93145752e-01, \/* 0x3f317200 *\/$/;"	v	typeref:typename:const float	file:
lg2_l	libpi/libm/e_pow.c	/^lg2_l  = -1.90465429995776804525e-09, \/* 0xBE205C61, 0x0CA86C39 *\/$/;"	v	typeref:typename:const double	file:
lg2_l	libpi/libm/e_powf.c	/^lg2_l  =  1.42860654e-06, \/* 0x35bfbe8c *\/$/;"	v	typeref:typename:const float	file:
lgammal	libpi/libm/e_lgammal.c	/^lgammal(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
libpi	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^libpi: $/;"	t
libs	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^libs:$/;"	t
libs	labs/18-ptag/ptag-linker/Makefile	/^libs:$/;"	t
libs	labs/18-ptag/reloc-install-pi/Makefile	/^libs::$/;"	t
libs	labs/8-i2c-adc/float-test/Makefile	/^libs::$/;"	t
likely	libpi/include/rpi.h	/^#define likely(/;"	d
lineno	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^    unsigned lineno;$/;"	m	struct:__anondeff7e440108	typeref:typename:unsigned
lineno	labs/5-malloc+gc/code/src-loc.h	/^    unsigned lineno;$/;"	m	struct:__anon54aeb4e70108	typeref:typename:unsigned
lineno	labs/6-debug-alloc/code/src-loc.h	/^    unsigned lineno;$/;"	m	struct:__anon2313347a0108	typeref:typename:unsigned
lineno	labs/9-memcheck-stat/starter-code/src-loc.h	/^    unsigned lineno;$/;"	m	struct:__anon1bda27960108	typeref:typename:unsigned
lineno	libpi/include/src-loc.h	/^    unsigned lineno;$/;"	m	struct:__anon661f88200108	typeref:typename:unsigned
link_debug	libunix/pitag-linker.c	/^#define link_debug(/;"	d	file:
list	labs/5-malloc+gc/code/tests-2.0/part2-test4-no-leak.c	/^    struct list {$/;"	s	function:test	file:
list	labs/5-malloc+gc/code/tests-2.0/part2-test5-gc.c	/^    struct list {$/;"	s	function:test	file:
list	labs/5-malloc+gc/code/tests-3.0/part2-test4-no-leak.c	/^    struct list {$/;"	s	function:test	file:
list	labs/5-malloc+gc/code/tests-3.0/part2-test5-gc.c	/^    struct list {$/;"	s	function:test	file:
list	labs/5-malloc+gc/code/tests/part2-test3.c	/^    struct list {$/;"	s	function:test	file:
list	labs/5-malloc+gc/code/tests/part2-test4.c	/^    struct list {$/;"	s	function:test	file:
list	labs/5-malloc+gc/code/tests/part2-test5.c	/^    struct list {$/;"	s	function:test	file:
list	labs/6-debug-alloc/code/tests-2.0/part2-test4-no-leak.c	/^    struct list {$/;"	s	function:test	file:
list	labs/6-debug-alloc/code/tests-2.0/part2-test5-gc.c	/^    struct list {$/;"	s	function:test	file:
list	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test4-no-leak.c	/^    struct list {$/;"	s	function:test	file:
list	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test5-gc.c	/^    struct list {$/;"	s	function:test	file:
list_append	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^static void list_append(hdr_t *l, hdr_t *h) {$/;"	f	typeref:typename:void	file:
list_append	labs/5-malloc+gc/code/ckalloc.c	/^static void list_append(hdr_t *l, hdr_t *h) {$/;"	f	typeref:typename:void	file:
list_append	labs/6-debug-alloc/code/ckalloc.c	/^static void list_append(hdr_t *l, hdr_t *h) {$/;"	f	typeref:typename:void	file:
list_append	labs/9-memcheck-stat/starter-code/ckalloc.c	/^static void list_append(hdr_t *l, hdr_t *h) {$/;"	f	typeref:typename:void	file:
list_remove	labs/5-malloc+gc/2-ckalloc/ckalloc.c	/^static void list_remove(hdr_t *l, hdr_t *h) {$/;"	f	typeref:typename:void	file:
list_remove	labs/5-malloc+gc/code/ckalloc.c	/^static void list_remove(hdr_t *l, hdr_t *h) {$/;"	f	typeref:typename:void	file:
list_remove	labs/6-debug-alloc/code/ckalloc.c	/^static void list_remove(hdr_t *l, hdr_t *h) {$/;"	f	typeref:typename:void	file:
list_remove	labs/9-memcheck-stat/starter-code/ckalloc.c	/^static void list_remove(hdr_t *l, hdr_t *h) {$/;"	f	typeref:typename:void	file:
ln2	libpi/libm/e_acosh.c	/^ln2	= 6.93147180559945286227e-01;  \/* 0x3FE62E42, 0xFEFA39EF *\/$/;"	v	typeref:typename:const double	file:
ln2	libpi/libm/e_acoshf.c	/^ln2	= 6.9314718246e-01;  \/* 0x3f317218 *\/$/;"	v	typeref:typename:const float	file:
ln2	libpi/libm/s_asinh.c	/^ln2 =  6.93147180559945286227e-01, \/* 0x3FE62E42, 0xFEFA39EF *\/$/;"	v	typeref:typename:const double	file:
ln2	libpi/libm/s_asinhf.c	/^ln2 =  6.9314718246e-01, \/* 0x3f317218 *\/$/;"	v	typeref:typename:const float	file:
ln2HI	libpi/libm/e_exp.c	/^ln2HI[2]   ={ 6.93147180369123816490e-01,  \/* 0x3fe62e42, 0xfee00000 *\/$/;"	v	typeref:typename:const double[2]	file:
ln2HI	libpi/libm/e_expf.c	/^ln2HI[2]   ={ 6.9314575195e-01,		\/* 0x3f317200 *\/$/;"	v	typeref:typename:const float[2]	file:
ln2LO	libpi/libm/e_exp.c	/^ln2LO[2]   ={ 1.90821492927058770002e-10,  \/* 0x3dea39ef, 0x35793c76 *\/$/;"	v	typeref:typename:const double[2]	file:
ln2LO	libpi/libm/e_expf.c	/^ln2LO[2]   ={ 1.4286067653e-06,  	\/* 0x35bfbe8e *\/$/;"	v	typeref:typename:const float[2]	file:
ln2_hi	libpi/libm/e_log.c	/^ln2_hi  =  6.93147180369123816490e-01,	\/* 3fe62e42 fee00000 *\/$/;"	v	typeref:typename:const double	file:
ln2_hi	libpi/libm/e_logf.c	/^ln2_hi =   6.9313812256e-01,	\/* 0x3f317180 *\/$/;"	v	typeref:typename:const float	file:
ln2_hi	libpi/libm/s_expm1.c	/^ln2_hi		= 6.93147180369123816490e-01,\/* 0x3fe62e42, 0xfee00000 *\/$/;"	v	typeref:typename:const double	file:
ln2_hi	libpi/libm/s_expm1f.c	/^ln2_hi		= 6.9313812256e-01,\/* 0x3f317180 *\/$/;"	v	typeref:typename:const float	file:
ln2_hi	libpi/libm/s_log1p.c	/^ln2_hi  =  6.93147180369123816490e-01,	\/* 3fe62e42 fee00000 *\/$/;"	v	typeref:typename:const double	file:
ln2_hi	libpi/libm/s_log1pf.c	/^ln2_hi =   6.9313812256e-01,	\/* 0x3f317180 *\/$/;"	v	typeref:typename:const float	file:
ln2_lo	libpi/libm/e_log.c	/^ln2_lo  =  1.90821492927058770002e-10,	\/* 3dea39ef 35793c76 *\/$/;"	v	typeref:typename:const double	file:
ln2_lo	libpi/libm/e_logf.c	/^ln2_lo =   9.0580006145e-06,	\/* 0x3717f7d1 *\/$/;"	v	typeref:typename:const float	file:
ln2_lo	libpi/libm/s_expm1.c	/^ln2_lo		= 1.90821492927058770002e-10,\/* 0x3dea39ef, 0x35793c76 *\/$/;"	v	typeref:typename:const double	file:
ln2_lo	libpi/libm/s_expm1f.c	/^ln2_lo		= 9.0580006145e-06,\/* 0x3717f7d1 *\/$/;"	v	typeref:typename:const float	file:
ln2_lo	libpi/libm/s_log1p.c	/^ln2_lo  =  1.90821492927058770002e-10,	\/* 3dea39ef 35793c76 *\/$/;"	v	typeref:typename:const double	file:
ln2_lo	libpi/libm/s_log1pf.c	/^ln2_lo =   9.0580006145e-06,	\/* 0x3717f7d1 *\/$/;"	v	typeref:typename:const float	file:
lo	libpi/libm/s_fma.c	/^	double lo;$/;"	m	struct:dd	typeref:typename:double	file:
lo	libpi/libm/s_fmal.c	/^	long double lo;$/;"	m	struct:dd	typeref:typename:long double	file:
load_imm32	labs/1-dynamic-code-gen/code/unix-side/code-gen.c	/^void load_imm32(code_t *c, uint8_t rd, uint32_t imm32) {$/;"	f	typeref:typename:void
loc	labs/5-malloc+gc/2-ckalloc/ck-interface.h	/^    src_loc_t loc;$/;"	m	struct:ck_blk	typeref:typename:src_loc_t
loc	labs/5-malloc+gc/code/ck-interface.h	/^    src_loc_t loc;$/;"	m	struct:ck_blk	typeref:typename:src_loc_t
loc	labs/6-debug-alloc/code/ck-interface.h	/^    src_loc_t loc;$/;"	m	struct:ck_blk	typeref:typename:src_loc_t
loc	labs/9-memcheck-stat/starter-code/ck-interface.h	/^    src_loc_t loc;$/;"	m	struct:ck_blk	typeref:typename:src_loc_t
loc_debug	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^#define loc_debug(/;"	d
loc_debug	labs/5-malloc+gc/code/src-loc.h	/^#define loc_debug(/;"	d
loc_debug	labs/6-debug-alloc/code/src-loc.h	/^#define loc_debug(/;"	d
loc_debug	labs/9-memcheck-stat/starter-code/src-loc.h	/^#define loc_debug(/;"	d
loc_debug	libpi/include/src-loc.h	/^#define loc_debug(/;"	d
loc_panic	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^#define loc_panic(/;"	d
loc_panic	labs/5-malloc+gc/code/src-loc.h	/^#define loc_panic(/;"	d
loc_panic	labs/6-debug-alloc/code/src-loc.h	/^#define loc_panic(/;"	d
loc_panic	labs/9-memcheck-stat/starter-code/src-loc.h	/^#define loc_panic(/;"	d
loc_panic	libpi/include/src-loc.h	/^#define loc_panic(/;"	d
lock	labs/11-memcheck-trap/code/tests-eraser/fake-thread.h	/^static inline void lock(int *l) {$/;"	f	typeref:typename:void
lock_init	labs/11-memcheck-trap/code/tests-eraser/fake-thread.h	/^static inline void lock_init(int *l) {$/;"	f	typeref:typename:void
lockset	labs/11-memcheck-trap/code/checker-eraser.c	/^static int *lockset[MAXTHREADS];$/;"	v	typeref:typename:int * []	file:
log10_2hi	libpi/libm/e_log10.c	/^log10_2hi  =  3.01029995663611771306e-01, \/* 0x3FD34413, 0x509F6000 *\/$/;"	v	typeref:typename:const double	file:
log10_2hi	libpi/libm/e_log10f.c	/^log10_2hi  =  3.0102920532e-01, \/* 0x3e9a2080 *\/$/;"	v	typeref:typename:const float	file:
log10_2lo	libpi/libm/e_log10.c	/^log10_2lo  =  3.69423907715893078616e-13; \/* 0x3D59FEF3, 0x11F12B36 *\/$/;"	v	typeref:typename:const double	file:
log10_2lo	libpi/libm/e_log10f.c	/^log10_2lo  =  7.9034151668e-07; \/* 0x355427db *\/$/;"	v	typeref:typename:const float	file:
log1p	libpi/libm/s_log1p.c	/^log1p(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
log1pf	libpi/libm/s_log1pf.c	/^log1pf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
log_ent_t	labs/3-digital-analyzer/code/scope/samples.h	/^} log_ent_t;$/;"	t	typeref:struct:__anon0abe82b40108
logb	libpi/libm/s_logb.c	/^logb(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
logbf	libpi/libm/s_logbf.c	/^logbf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
logbl	libpi/libm/s_logbl.c	/^logbl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
low level code module	labs/README.md	/^##### low level code module$/;"	T	section:Labs.
ls	labs/11-memcheck-trap/code/checker-eraser.c	/^    unsigned short ls;$/;"	m	struct:__anon68583d740208	typeref:typename:unsigned short	file:
ls_intersect	labs/11-memcheck-trap/code/checker-eraser.c	/^ls_intersect(state_t *s, int load_p, uint32_t pc, uint32_t addr) {$/;"	f	typeref:typename:int	file:
lsr	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint lsr;$/;"	m	struct:AuxPeriphs	file:
lsr	libpi/include/uart.h	/^        lsr,$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
lsw	libpi/libm/math_private.h	/^    u_int32_t lsw;$/;"	m	struct:__anon6f2704d1010a::__anon6f2704d10208	typeref:typename:u_int32_t
lsw	libpi/libm/math_private.h	/^    u_int32_t lsw;$/;"	m	struct:__anon6f2704d1040a::__anon6f2704d10508	typeref:typename:u_int32_t
lsw	libpi/libm/math_private_openbsd.h	/^    u_int32_t lsw;$/;"	m	struct:__anon6a3cd49b070a::__anon6a3cd49b0808	typeref:typename:u_int32_t
lsw	libpi/libm/math_private_openbsd.h	/^    u_int32_t lsw;$/;"	m	struct:__anon6a3cd49b090a::__anon6a3cd49b0a08	typeref:typename:u_int32_t
lsw	libpi/libm/math_private_openbsd.h	/^    u_int64_t lsw;$/;"	m	struct:__anon6a3cd49b010a::__anon6a3cd49b0308	typeref:typename:u_int64_t
lsw	libpi/libm/math_private_openbsd.h	/^    u_int64_t lsw;$/;"	m	struct:__anon6a3cd49b040a::__anon6a3cd49b0608	typeref:typename:u_int64_t
lswhi	libpi/libm/math_private_openbsd.h	/^    u_int32_t lswhi;$/;"	m	struct:__anon6a3cd49b010a::__anon6a3cd49b0208	typeref:typename:u_int32_t
lswhi	libpi/libm/math_private_openbsd.h	/^    u_int32_t lswhi;$/;"	m	struct:__anon6a3cd49b040a::__anon6a3cd49b0508	typeref:typename:u_int32_t
lswlo	libpi/libm/math_private_openbsd.h	/^    u_int32_t lswlo;$/;"	m	struct:__anon6a3cd49b010a::__anon6a3cd49b0208	typeref:typename:u_int32_t
lswlo	libpi/libm/math_private_openbsd.h	/^    u_int32_t lswlo;$/;"	m	struct:__anon6a3cd49b040a::__anon6a3cd49b0508	typeref:typename:u_int32_t
m4add	libpi/staff-src/fp-support.S	/^m4add:$/;"	l
m4add	libpi/staff-start.S	/^m4add:$/;"	l
m4add2	libpi/staff-src/fp-support.S	/^m4add2:$/;"	l
m4add2	libpi/staff-start.S	/^m4add2:$/;"	l
m4vmov	libpi/staff-src/fp-support.S	/^m4vmov:$/;"	l
m4vmov	libpi/staff-start.S	/^m4vmov:$/;"	l
main	labs/1-dynamic-code-gen/code/unix-side/check-encodings.c	/^int main(void) {$/;"	f	typeref:typename:int
main	labs/1-dynamic-code-gen/prelab-code-unix/dcg.c	/^int main() {$/;"	f	typeref:typename:int
main	labs/12-verilog-blink/code/0-light/sim.cc	/^int main() {$/;"	f	typeref:typename:int
main	labs/12-verilog-blink/code/1-mux/sim.cc	/^int main() {$/;"	f	typeref:typename:int
main	labs/12-verilog-blink/code/2-adder/sim.cc	/^int main() {$/;"	f	typeref:typename:int
main	labs/12-verilog-blink/code/empty/sim.cc	/^int main() {$/;"	f	typeref:typename:int
main	labs/13-verilog-uart/1-rx/sim.cc	/^int main() {$/;"	f	typeref:typename:int
main	labs/18-ptag/ptag-linker/ptag-linker.c	/^int main(int argc, char *argv[]) {$/;"	f	typeref:typename:int
main	labs/18-ptag/ptag-linker/reloc-install.c	/^int main(int argc, char *argv[]) {$/;"	f	typeref:typename:int
main	labs/20-d/code/tools/piprog/crc32.go	/^package main$/;"	p
main	labs/20-d/code/tools/piprog/loader.go	/^package main$/;"	p
main	labs/20-d/code/tools/piprog/piprog.go	/^func main() {$/;"	f	package:main
main	labs/20-d/code/tools/piprog/piprog.go	/^package main$/;"	p
main	labs/20-d/code/tools/rduart/rduart.go	/^func main() {$/;"	f	package:main
main	labs/20-d/code/tools/rduart/rduart.go	/^package main$/;"	p
main	labs/4-ws2812b/fake-pi/fake-pi.c	/^int main(int argc, char *argv[]) {$/;"	f	typeref:typename:int
main	labs/4-ws2812b/fake-pi/pi-random.c	/^int main() {$/;"	f	typeref:typename:int
main	labs/5-malloc+gc/1-malloc/test-interface.h	/^    int main(void) { notmain(); return 0; }$/;"	f	typeref:typename:int
main	labs/5-malloc+gc/2-ckalloc/unix-libpi.c	/^int main(void) { notmain(); return 0; }$/;"	f	typeref:typename:int
main	libpi/libc/va-printk.c	/^int main() { $/;"	f	typeref:typename:int
make	labs/20-d/code/libd/ulib/alloc.d	/^    T* make(T, Args...)(Args args) {$/;"	f	struct:Allocator
makeArray	labs/20-d/code/libd/ulib/alloc.d	/^    T[] makeArray(T, Args...)(size_t nelem, Args args) {$/;"	f	struct:Allocator
malloc	labs/5-malloc+gc/1-malloc/kr-malloc.h	/^#   define malloc /;"	d
malloc	labs/5-malloc+gc/2-ckalloc/kr-malloc.h	/^#   define malloc /;"	d
malloc	labs/5-malloc+gc/code/kr-malloc.h	/^#   define malloc /;"	d
malloc	labs/6-debug-alloc/code/kr-malloc.h	/^#   define malloc /;"	d
malloc	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^#   define malloc /;"	d
man	libpi/libm/amd64_fpmath.h	/^		unsigned long	man	:64;$/;"	m	struct:IEEEl2bits::__anonce00f2c80208	typeref:typename:unsigned long:64
man	libpi/libm/fpmath.h	/^		unsigned int	man	:23;$/;"	m	struct:IEEEf2bits::__anon6c5c43ed0108	typeref:typename:unsigned int:23
man	libpi/libm/i386_fpmath.h	/^		unsigned long long man	:64;$/;"	m	struct:IEEEl2bits::__anon770de1160208	typeref:typename:unsigned long long:64
man_t	libpi/libm/e_hypotl.c	/^typedef	u_int32_t man_t;$/;"	t	typeref:typename:u_int32_t	file:
man_t	libpi/libm/e_hypotl.c	/^typedef	u_int64_t man_t;$/;"	t	typeref:typename:u_int64_t	file:
manh	libpi/libm/aarch64_fpmath.h	/^		unsigned long	manh	:48;$/;"	m	struct:IEEEl2bits::__anone759e7150108	typeref:typename:unsigned long:48
manh	libpi/libm/aarch64_fpmath.h	/^		unsigned long	manh	:48;$/;"	m	struct:IEEEl2bits::__anone759e7150208	typeref:typename:unsigned long:48
manh	libpi/libm/amd64_fpmath.h	/^		unsigned int	manh	:32;$/;"	m	struct:IEEEl2bits::__anonce00f2c80108	typeref:typename:unsigned int:32
manh	libpi/libm/fpmath.h	/^		unsigned int	manh	:20;$/;"	m	struct:IEEEd2bits::__anon6c5c43ed0208	typeref:typename:unsigned int:20
manh	libpi/libm/i386_fpmath.h	/^		unsigned int	manh	:32;$/;"	m	struct:IEEEl2bits::__anon770de1160108	typeref:typename:unsigned int:32
manh	libpi/libm/mips_fpmath.h	/^		unsigned int	manh	:20;$/;"	m	struct:IEEEl2bits::__anon2aabf4a50108	typeref:typename:unsigned int:20
manh	libpi/libm/powerpc_fpmath.h	/^		unsigned int		manh	:20;$/;"	m	struct:IEEEl2bits::__anon31d1ae8c0108	typeref:typename:unsigned int:20
manh_t	libpi/libm/e_fmodl.c	/^typedef	u_int32_t manh_t;$/;"	t	typeref:typename:u_int32_t	file:
manh_t	libpi/libm/e_fmodl.c	/^typedef	u_int64_t manh_t;$/;"	t	typeref:typename:u_int64_t	file:
manh_t	libpi/libm/s_remquol.c	/^typedef	u_int32_t manh_t;$/;"	t	typeref:typename:u_int32_t	file:
manh_t	libpi/libm/s_remquol.c	/^typedef	u_int64_t manh_t;$/;"	t	typeref:typename:u_int64_t	file:
manl	libpi/libm/aarch64_fpmath.h	/^		unsigned long	manl	:64;$/;"	m	struct:IEEEl2bits::__anone759e7150108	typeref:typename:unsigned long:64
manl	libpi/libm/aarch64_fpmath.h	/^		unsigned long	manl	:64;$/;"	m	struct:IEEEl2bits::__anone759e7150208	typeref:typename:unsigned long:64
manl	libpi/libm/amd64_fpmath.h	/^		unsigned int	manl	:32;$/;"	m	struct:IEEEl2bits::__anonce00f2c80108	typeref:typename:unsigned int:32
manl	libpi/libm/fpmath.h	/^		unsigned int	manl	:32;$/;"	m	struct:IEEEd2bits::__anon6c5c43ed0208	typeref:typename:unsigned int:32
manl	libpi/libm/i386_fpmath.h	/^		unsigned int	manl	:32;$/;"	m	struct:IEEEl2bits::__anon770de1160108	typeref:typename:unsigned int:32
manl	libpi/libm/mips_fpmath.h	/^		unsigned int	manl	:32;$/;"	m	struct:IEEEl2bits::__anon2aabf4a50108	typeref:typename:unsigned int:32
manl	libpi/libm/powerpc_fpmath.h	/^		unsigned int		manl	:32;$/;"	m	struct:IEEEl2bits::__anon31d1ae8c0108	typeref:typename:unsigned int:32
manl_t	libpi/libm/e_fmodl.c	/^typedef	u_int32_t manl_t;$/;"	t	typeref:typename:u_int32_t	file:
manl_t	libpi/libm/e_fmodl.c	/^typedef	u_int64_t manl_t;$/;"	t	typeref:typename:u_int64_t	file:
manl_t	libpi/libm/s_remquol.c	/^typedef	u_int32_t manl_t;$/;"	t	typeref:typename:u_int32_t	file:
manl_t	libpi/libm/s_remquol.c	/^typedef	u_int64_t manl_t;$/;"	t	typeref:typename:u_int64_t	file:
map	labs/7-mem-protection/code/procmap.h	/^    pr_ent_t map[MAX_ENT];$/;"	m	struct:__anonf182ebee0308	typeref:typename:pr_ent_t[]
map	libpi/include/procmap.h	/^    pr_ent_t map[MAX_ENT];$/;"	m	struct:__anon2266429f0308	typeref:typename:pr_ent_t[]
mark	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark	labs/5-malloc+gc/code/ck-gc.c	/^static void mark(uint32_t *p, uint32_t *e) {$/;"	f	typeref:typename:void	file:
mark	labs/5-malloc+gc/code/ckalloc copy.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark	labs/6-debug-alloc/code/ck-gc.c	/^static void mark(uint32_t *p, uint32_t *e) {$/;"	f	typeref:typename:void	file:
mark	labs/6-debug-alloc/code/ckalloc copy.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark	labs/6-debug-alloc/code/ckalloc.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark	labs/9-memcheck-stat/starter-code/ck-gc.c	/^static void mark(uint32_t *p, uint32_t *e) {$/;"	f	typeref:typename:void	file:
mark	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark	libpi/include/ckalloc.h	/^    uint16_t mark;          \/\/ 0 initialize.$/;"	m	struct:ck_hdr	typeref:typename:uint16_t
mark_all	labs/5-malloc+gc/code/ck-gc.c	/^static void mark_all(void) {$/;"	f	typeref:typename:void	file:
mark_all	labs/6-debug-alloc/code/ck-gc.c	/^static void mark_all(void) {$/;"	f	typeref:typename:void	file:
mark_all	labs/9-memcheck-stat/starter-code/ck-gc.c	/^static void mark_all(void) {$/;"	f	typeref:typename:void	file:
mask	labs/20-d/code/libd/ulib/bits.d	/^T mask(T)(uint nbits) if (isInt!T) {$/;"	f
mask_nbit_l	libpi/libm/aarch64_fpmath.h	/^#define	mask_nbit_l(/;"	d
mask_nbit_l	libpi/libm/amd64_fpmath.h	/^#define	mask_nbit_l(/;"	d
mask_nbit_l	libpi/libm/i386_fpmath.h	/^#define	mask_nbit_l(/;"	d
mask_nbit_l	libpi/libm/mips_fpmath.h	/^#define	mask_nbit_l(/;"	d
mask_nbit_l	libpi/libm/powerpc_fpmath.h	/^#define	mask_nbit_l(/;"	d
math_errhandling	libpi/libm/include/openlibm_math.h	/^#define	math_errhandling	/;"	d
max	labs/20-d/code/libd/ulib/math.d	/^T max(T, U)(T a, U b) if (is(T == U) && is(typeof(a < b))) {$/;"	f
max_tick	labs/13-verilog-uart/1-rx/counter.sv	/^        output logic max_tick$/;"	p	module:counter
max_tick	labs/13-verilog-uart/2-tx/counter.sv	/^        output logic max_tick$/;"	p	module:counter
max_trace	labs/4-ws2812b/fake-pi/fake-pi.c	/^enum { max_trace = 1024 };$/;"	e	enum:__anon01e4c7190103	file:
mb	labs/11-memcheck-trap/code/tests/00-test.c	/^    enum { mb = 1024 * 1024 };$/;"	e	enum:notmain::__anon87b6be1f0103	file:
mb	labs/11-memcheck-trap/code/tests/01-test.c	/^    enum { mb = 1024 * 1024 };$/;"	e	enum:notmain::__anon73f893000103	file:
mb	libpi/include/rpi.h	/^#define mb /;"	d
mcr	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint mcr;$/;"	m	struct:AuxPeriphs	file:
mcr	libpi/include/uart.h	/^        mcr,$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
mcycle	labs/20-d/code/kernel/arch/riscv/csr.d	/^    mcycle = 0xb00,$/;"	e	enum:Reg	file:
mcycleh	labs/20-d/code/kernel/arch/riscv/csr.d	/^    mcycleh = 0xb80,$/;"	e	enum:Reg	file:
mdps_scale_deg	labs/10-i2c-accel/code/gyro.c	/^static int mdps_scale_deg(int deg, int dps) {$/;"	f	typeref:typename:int	file:
mdps_scale_deg2	labs/10-i2c-accel/code/gyro.c	/^static int mdps_scale_deg2(int deg, int dps) {$/;"	f	typeref:typename:int	file:
measure	labs/3-digital-analyzer/prelab/1-cache.c	/^void measure(const char *msg) {$/;"	f	typeref:typename:void
measure	labs/3-digital-analyzer/prelab/4-measure.c	/^void measure(const char *msg) {$/;"	f	typeref:typename:void
measure	labs/4-ws2812b/cycles-per-sec/cycles-per-sec.c	/^void measure(unsigned trial) {$/;"	f	typeref:typename:void
measure_NULL	labs/3-digital-analyzer/prelab/stop-inline.c	/^unsigned measure_NULL(void) {$/;"	f	typeref:typename:unsigned
measure_PUT32	labs/3-digital-analyzer/prelab/stop-inline.c	/^unsigned measure_PUT32(int x) {$/;"	f	typeref:typename:unsigned
measure_assign	labs/3-digital-analyzer/prelab/stop-inline.c	/^unsigned measure_assign(int x) {$/;"	f	typeref:typename:unsigned
measure_empty	labs/3-digital-analyzer/prelab/stop-inline.c	/^unsigned measure_empty(void) {$/;"	f	typeref:typename:unsigned
measure_nop1	labs/3-digital-analyzer/prelab/stop-inline.c	/^unsigned measure_nop1(void) {$/;"	f	typeref:typename:unsigned
measure_nop2	labs/3-digital-analyzer/prelab/stop-inline.c	/^unsigned measure_nop2(void) {$/;"	f	typeref:typename:unsigned
measure_nop3	labs/3-digital-analyzer/prelab/stop-inline.c	/^unsigned measure_nop3(void) {$/;"	f	typeref:typename:unsigned
measure_nop4	labs/3-digital-analyzer/prelab/stop-inline.c	/^unsigned measure_nop4(void) {$/;"	f	typeref:typename:unsigned
measure_null	labs/3-digital-analyzer/prelab/0-simple.c	/^unsigned measure_null(void) {$/;"	f	typeref:typename:unsigned
measure_null	labs/3-digital-analyzer/prelab/1-cache.c	/^unsigned measure_null(void) {$/;"	f	typeref:typename:unsigned
measure_null	labs/3-digital-analyzer/prelab/4-measure.c	/^unsigned measure_null(void) {$/;"	f	typeref:typename:unsigned
mem_attr	labs/7-mem-protection/code/pinned-vm.h	/^    mem_attr_t mem_attr;$/;"	m	struct:__anon867efaea0608	typeref:typename:mem_attr_t
mem_attr	libpi/include/pinned-vm.h	/^    mem_attr_t mem_attr;$/;"	m	struct:__anon7d92c1db0608	typeref:typename:mem_attr_t
mem_attr_t	labs/7-mem-protection/code/pinned-vm.h	/^} mem_attr_t;$/;"	t	typeref:enum:__anon867efaea0503
mem_attr_t	libpi/include/pinned-vm.h	/^} mem_attr_t;$/;"	t	typeref:enum:__anon7d92c1db0503
mem_debug	labs/11-memcheck-trap/code/memtrace.h	/^#define mem_debug(/;"	d
mem_handler	labs/11-memcheck-trap/code/tests/02-test.c	/^static int mem_handler(uint32_t pc, uint32_t addr, unsigned load_p) {$/;"	f	typeref:typename:int	file:
mem_handler	labs/11-memcheck-trap/code/tests/03-test.c	/^static int mem_handler(uint32_t pc, uint32_t addr, unsigned load_p) {$/;"	f	typeref:typename:int	file:
mem_handler	labs/11-memcheck-trap/code/tests/04-test.c	/^static int mem_handler(uint32_t pc, uint32_t addr, unsigned load_p) {$/;"	f	typeref:typename:int	file:
mem_handler	labs/11-memcheck-trap/code/tests/05-test.c	/^static int mem_handler(uint32_t pc, uint32_t addr, unsigned load_p) {$/;"	f	typeref:typename:int	file:
mem_perm_islegal	labs/7-mem-protection/code/pinned-vm.h	/^static inline int mem_perm_islegal(mem_perm_t p) {$/;"	f	typeref:typename:int
mem_perm_islegal	libpi/include/pinned-vm.h	/^static inline int mem_perm_islegal(mem_perm_t p) {$/;"	f	typeref:typename:int
mem_perm_t	labs/7-mem-protection/code/pinned-vm.h	/^} mem_perm_t;$/;"	t	typeref:enum:__anon867efaea0303
mem_perm_t	libpi/include/pinned-vm.h	/^} mem_perm_t;$/;"	t	typeref:enum:__anon7d92c1db0303
memchr	libpi/libc/memchr.c	/^void * memchr(const void *s, int c, size_t n) {$/;"	f	typeref:typename:void *
memcmp	labs/20-d/code/libd/ulib/memory.d	/^int memcmp(const(void)* _s1, const(void)* _s2, size_t nbytes) {$/;"	f
memcmp	libpi/libc/memcmp.c	/^int memcmp(const void *_s1, const void *_s2, size_t nbytes) {$/;"	f	typeref:typename:int
memcpy	libpi/libc/memcpy.c	/^void *memcpy(void *dst, const void *src, size_t nbytes) { $/;"	f	typeref:typename:void *
memiszero	libpi/libc/memiszero.c	/^int memiszero(const void *_p, unsigned n) {$/;"	f	typeref:typename:int
memmap_info	labs/18-ptag/reloc-install-pi/memmap.h	/^static inline memmap_info_t memmap_info(const void *prog, unsigned nbytes) {$/;"	f	typeref:typename:memmap_info_t
memmap_info_t	labs/18-ptag/reloc-install-pi/memmap.h	/^} memmap_info_t;$/;"	t	typeref:struct:__anona789db680108
memmove	libpi/libc/memmove.c	/^void *memmove(void *dst, const void *src, size_t count) {$/;"	f	typeref:typename:void *
memory	.vscode/settings.json	/^		"memory": "c",$/;"	s	object:files.associations
memset	libpi/libc/memset.c	/^void *memset(void *_p, int c, size_t n) {$/;"	f	typeref:typename:void *
memtrace_dom	labs/11-memcheck-trap/code/memtrace.c	/^enum { memtrace_dom = 2 };$/;"	e	enum:__anond3099ede0103	file:
memtrace_fn	labs/11-memcheck-trap/code/memtrace.h	/^memtrace_fn(int (*fn)(void *), void *arg) {$/;"	f	typeref:typename:int
memtrace_fn_t	labs/11-memcheck-trap/code/memtrace.h	/^typedef int (*memtrace_fn_t)(uint32_t pc, uint32_t addr, unsigned load_p);$/;"	t	typeref:typename:int (*)(uint32_t pc,uint32_t addr,unsigned load_p)
memtrace_init	labs/11-memcheck-trap/code/memtrace.c	/^void memtrace_init(procmap_t *pmap, memtrace_fn_t h, uint32_t vecs[]) {$/;"	f	typeref:typename:void
memtrace_init_default	labs/11-memcheck-trap/code/memtrace.h	/^memtrace_init_default(memtrace_fn_t h) {$/;"	f	typeref:typename:void
memtrace_init_default_v	labs/11-memcheck-trap/code/memtrace.h	/^memtrace_init_default_v(memtrace_fn_t h, uint32_t vecs[]) {$/;"	f	typeref:typename:void
memtrace_off	labs/11-memcheck-trap/code/memtrace.c	/^void memtrace_off(void) {$/;"	f	typeref:typename:void
memtrace_on	labs/11-memcheck-trap/code/memtrace.c	/^void memtrace_on(void) {$/;"	f	typeref:typename:void
memtrace_trap_disable	labs/11-memcheck-trap/code/memtrace.c	/^void memtrace_trap_disable(void) {$/;"	f	typeref:typename:void
memtrace_trap_enable	labs/11-memcheck-trap/code/memtrace.c	/^void memtrace_trap_enable(void) {$/;"	f	typeref:typename:void
memtrace_trap_region	labs/11-memcheck-trap/code/memtrace.c	/^int memtrace_trap_region(procmap_t *pmap, void *addr, unsigned nbytes) {$/;"	f	typeref:typename:int
memtrace_verbose_p	labs/11-memcheck-trap/code/memtrace.c	/^int memtrace_verbose_p = 1;$/;"	v	typeref:typename:int
memtrace_verbose_set	labs/11-memcheck-trap/code/memtrace.h	/^memtrace_verbose_set(int verbose_p) {$/;"	f	typeref:typename:void
mg_raw	labs/10-i2c-accel/code/accel.c	/^static short mg_raw(uint8_t lo, uint8_t hi) {$/;"	f	typeref:typename:short	file:
mg_raw	labs/10-i2c-accel/code/gyro.c	/^static short mg_raw(uint8_t lo, uint8_t hi) {$/;"	f	typeref:typename:short	file:
mg_scaled	labs/10-i2c-accel/code/accel.c	/^static int mg_scaled(int v, int mg_scale) {$/;"	f	typeref:typename:int	file:
min	labs/20-d/code/libd/ulib/math.d	/^T min(T, U)(T a, U b) if (is(T == U) && is(typeof(a < b))) {$/;"	f
miso	libpi/include/spi.h	/^        miso     = 9,$/;"	e	enum:spi_mk::__anon17b873790303
miso	libpi/include/spi.h	/^    unsigned mosi,miso,clk,ce;$/;"	m	struct:__anon17b873790108	typeref:typename:unsigned
mmu_dcache_off	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_dcache_off(/;"	d
mmu_dcache_on	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_dcache_on(/;"	d
mmu_disable	labs/7-mem-protection/code/mmu.c	/^void mmu_disable(void) {$/;"	f	typeref:typename:void
mmu_disable_set	labs/7-mem-protection/code/mmu.c	/^void mmu_disable_set(cp15_ctrl_reg1_t c) {$/;"	f	typeref:typename:void
mmu_enable	labs/7-mem-protection/code/mmu.c	/^void mmu_enable(void) {$/;"	f	typeref:typename:void
mmu_enable_set	labs/7-mem-protection/code/mmu.c	/^void mmu_enable_set(cp15_ctrl_reg1_t c) {$/;"	f	typeref:typename:void
mmu_icache_off	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_icache_off(/;"	d
mmu_icache_on	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_icache_on(/;"	d
mmu_init	labs/7-mem-protection/code/mmu.c	/^void mmu_init(void) { $/;"	f	typeref:typename:void
mmu_is_enabled	labs/7-mem-protection/code/mmu.h	/^static inline int mmu_is_enabled(void) {$/;"	f	typeref:typename:int
mmu_is_enabled	libpi/include/mmu.h	/^static inline int mmu_is_enabled(void) {$/;"	f	typeref:typename:int
mmu_l2cache_off	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_l2cache_off(/;"	d
mmu_l2cache_on	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_l2cache_on(/;"	d
mmu_on_first_time	labs/7-mem-protection/code/mmu.c	/^void mmu_on_first_time(uint32_t asid, void *null_pt) {$/;"	f	typeref:typename:void
mmu_predict_off	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_predict_off(/;"	d
mmu_predict_on	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_predict_on(/;"	d
mmu_write_buffer_off	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_write_buffer_off(/;"	d
mmu_write_buffer_on	labs/7-mem-protection/code/armv6-cp15.h	/^#define mmu_write_buffer_on(/;"	d
mod	labs/15-stepper-motor/alex-code/math-helpers.h	/^static inline unsigned mod(unsigned x, unsigned y)$/;"	f	typeref:typename:unsigned
mode	labs/17-i2s/code/i2s.h	/^    uint32_t mode;      \/\/ mode$/;"	m	struct:__anon9a6dce560208	typeref:typename:uint32_t
mode_eq	labs/11-memcheck-trap/code/cpsr-util.h	/^static inline int mode_eq(uint32_t mode) { return mode_get(cpsr_get()) == mode; }$/;"	f	typeref:typename:int
mode_get	labs/11-memcheck-trap/code/cpsr-util.h	/^static inline uint32_t mode_get(uint32_t cpsr) {$/;"	f	typeref:typename:uint32_t
mode_get_sp_lr	labs/11-memcheck-trap/code/memtrace-internal.h	/^static inline void mode_get_sp_lr(uint32_t *regs) {$/;"	f	typeref:typename:void
mode_is_super	labs/11-memcheck-trap/code/cpsr-util.h	/^static inline int mode_is_super(void) { return mode_eq(SUPER_MODE); }$/;"	f	typeref:typename:int
mode_is_user	labs/11-memcheck-trap/code/cpsr-util.h	/^static inline int mode_is_user(void) { return mode_eq(USER_MODE); }$/;"	f	typeref:typename:int
mode_legal	labs/11-memcheck-trap/code/cpsr-util.h	/^static inline int mode_legal(unsigned mode) {$/;"	f	typeref:typename:int
mode_set	labs/11-memcheck-trap/code/cpsr-util.h	/^static inline uint32_t mode_set(uint32_t cpsr, unsigned mode) {$/;"	f	typeref:typename:uint32_t
mode_str	labs/11-memcheck-trap/code/cpsr-util.h	/^static inline const char * mode_str(uint32_t cpsr) {$/;"	f	typeref:typename:const char *
modf	libpi/libm/s_modf.c	/^modf(double x, double *iptr)$/;"	f	typeref:typename:OLM_DLLEXPORT double
modff	libpi/libm/s_modff.c	/^modff(float x, float *iptr)$/;"	f	typeref:typename:OLM_DLLEXPORT float
modfl	libpi/libm/s_modfl.c	/^modfl(long double x, long double *iptr)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.attributes
module_not_derived	labs/12-verilog-blink/code/0-light/led_top.json	/^            "module_not_derived": "00000000000000000000000000000001",$/;"	s	object:modules.top.cells.rgb.attributes
modules	labs/12-verilog-blink/code/0-light/led_top.json	/^  "modules": {$/;"	o
mosi	libpi/include/spi.h	/^        mosi     = 10,$/;"	e	enum:spi_mk::__anon17b873790303
mosi	libpi/include/spi.h	/^    unsigned mosi,miso,clk,ce;$/;"	m	struct:__anon17b873790108	typeref:typename:unsigned
motor_context	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^typedef struct motor_context {$/;"	s	file:
motor_ctx_t	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^} motor_ctx_t;$/;"	t	typeref:struct:motor_context	file:
motor_done	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    volatile int motor_done;$/;"	m	struct:motor_context	typeref:typename:volatile int	file:
motor_on	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^void motor_on(void *arg) {$/;"	f	typeref:typename:void
mpu6500_accel_init	labs/10-i2c-accel/code/accel.c	/^accel_t mpu6500_accel_init(uint8_t addr, unsigned accel_g) {$/;"	f	typeref:typename:accel_t
mpu6500_gyro_init	labs/10-i2c-accel/code/gyro.c	/^gyro_t mpu6500_gyro_init(uint8_t addr, unsigned gyro_dps) { $/;"	f	typeref:typename:gyro_t
mpu6500_reset	labs/10-i2c-accel/code/accel.c	/^void mpu6500_reset(uint8_t addr) {$/;"	f	typeref:typename:void
mpu6500_reset	labs/10-i2c-accel/code/gyro.c	/^void mpu6500_reset(uint8_t addr) {$/;"	f	typeref:typename:void
msb	labs/20-d/code/libd/ulib/bits.d	/^    size_t msb(uint x) {$/;"	f
msb	labs/20-d/code/libd/ulib/bits.d	/^    size_t msb(ulong x) {$/;"	f
msec	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^    unsigned sec, msec, usec;$/;"	m	struct:pretty_time	typeref:typename:unsigned
msec_to_cycle	labs/3-digital-analyzer/code/scope/cycle.h	/^static inline unsigned msec_to_cycle(unsigned ms) {$/;"	f	typeref:typename:unsigned
msr	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint msr;$/;"	m	struct:AuxPeriphs	file:
msr	libpi/include/uart.h	/^        msr,$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
msw	libpi/libm/math_private.h	/^    u_int32_t msw;$/;"	m	struct:__anon6f2704d1010a::__anon6f2704d10208	typeref:typename:u_int32_t
msw	libpi/libm/math_private.h	/^    u_int32_t msw;$/;"	m	struct:__anon6f2704d1040a::__anon6f2704d10508	typeref:typename:u_int32_t
msw	libpi/libm/math_private_openbsd.h	/^    u_int32_t msw;$/;"	m	struct:__anon6a3cd49b070a::__anon6a3cd49b0808	typeref:typename:u_int32_t
msw	libpi/libm/math_private_openbsd.h	/^    u_int32_t msw;$/;"	m	struct:__anon6a3cd49b090a::__anon6a3cd49b0a08	typeref:typename:u_int32_t
msw	libpi/libm/math_private_openbsd.h	/^    u_int64_t msw;$/;"	m	struct:__anon6a3cd49b010a::__anon6a3cd49b0308	typeref:typename:u_int64_t
msw	libpi/libm/math_private_openbsd.h	/^    u_int64_t msw;$/;"	m	struct:__anon6a3cd49b040a::__anon6a3cd49b0608	typeref:typename:u_int64_t
mswhi	libpi/libm/math_private_openbsd.h	/^    u_int32_t mswhi;$/;"	m	struct:__anon6a3cd49b010a::__anon6a3cd49b0208	typeref:typename:u_int32_t
mswhi	libpi/libm/math_private_openbsd.h	/^    u_int32_t mswhi;$/;"	m	struct:__anon6a3cd49b040a::__anon6a3cd49b0508	typeref:typename:u_int32_t
mswlo	libpi/libm/math_private_openbsd.h	/^    u_int32_t mswlo;$/;"	m	struct:__anon6a3cd49b010a::__anon6a3cd49b0208	typeref:typename:u_int32_t
mswlo	libpi/libm/math_private_openbsd.h	/^    u_int32_t mswlo;$/;"	m	struct:__anon6a3cd49b040a::__anon6a3cd49b0508	typeref:typename:u_int32_t
mux	labs/12-verilog-blink/code/1-mux/mux.sv	/^module mux$/;"	m
my_steppers	labs/15-stepper-motor/alex-code/stepper-int.c	/^static stepper_int_t * my_steppers[MAX_STEPPERS];$/;"	v	typeref:typename:stepper_int_t * []	file:
n	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^    uint32_t n;$/;"	m	struct:__anon5c8cf91e0108	typeref:typename:uint32_t
n	labs/5-malloc+gc/2-ckalloc/ck-interface.h	/^    unsigned n;$/;"	m	struct:ck_blk	typeref:typename:unsigned
n	labs/5-malloc+gc/code/ck-interface.h	/^    unsigned n;$/;"	m	struct:ck_blk	typeref:typename:unsigned
n	labs/6-debug-alloc/code/ck-interface.h	/^    unsigned n;$/;"	m	struct:ck_blk	typeref:typename:unsigned
n	labs/7-mem-protection/code/procmap.h	/^    unsigned n;$/;"	m	struct:__anonf182ebee0308	typeref:typename:unsigned
n	labs/9-memcheck-stat/starter-code/ck-interface.h	/^    unsigned n;$/;"	m	struct:ck_blk	typeref:typename:unsigned
n	libpi/include/procmap.h	/^    unsigned n;$/;"	m	struct:__anon2266429f0308	typeref:typename:unsigned
n_d_lock	labs/7-mem-protection/code/armv6-cp15.h	/^        n_d_lock:8,       \/\/ 8-15:8  number of unified\/data lockable entries$/;"	m	struct:tlb_config	typeref:typename:unsigned:8
n_d_lock	libpi/include/armv6-cp15.h	/^        n_d_lock:8,       \/\/ 8-15:8  number of unified\/data lockable entries$/;"	m	struct:tlb_config	typeref:typename:unsigned:8
n_i_lock	labs/7-mem-protection/code/armv6-cp15.h	/^        n_i_lock:8,        \/\/16-23:8 number of instruction lockable entries$/;"	m	struct:tlb_config	typeref:typename:unsigned:8
n_i_lock	libpi/include/armv6-cp15.h	/^        n_i_lock:8,        \/\/16-23:8 number of instruction lockable entries$/;"	m	struct:tlb_config	typeref:typename:unsigned:8
nan	libpi/libm/s_nan.c	/^nan(const char *s)$/;"	f	typeref:typename:OLM_DLLEXPORT double
nanf	libpi/libm/s_nan.c	/^nanf(const char *s)$/;"	f	typeref:typename:OLM_DLLEXPORT float
nbytes	labs/18-ptag/reloc-install-pi/memmap.h	/^    uint32_t nbytes;$/;"	m	struct:__anona789db680108	typeref:typename:uint32_t
nbytes	labs/7-mem-protection/code/procmap.h	/^    uint32_t addr, nbytes;$/;"	m	struct:__anonf182ebee0108	typeref:typename:uint32_t
nbytes	libpi/include/procmap.h	/^    uint32_t addr, nbytes;$/;"	m	struct:__anon2266429f0108	typeref:typename:uint32_t
nbytes_alloc	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloc	labs/5-malloc+gc/code/ckalloc copy.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloc	labs/6-debug-alloc/code/ckalloc copy.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloc	labs/6-debug-alloc/code/ckalloc.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloc	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloc	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloc	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloc	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloc	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloc	libpi/include/ckalloc.h	/^    uint32_t nbytes_alloc;  \/\/ how much the user requested to allocate.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
nbytes_alloced	labs/5-malloc+gc/code/ckalloc copy.h	/^    unsigned nbytes_alloced;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_alloced	labs/6-debug-alloc/code/ckalloc copy.h	/^    unsigned nbytes_alloced;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_alloced	labs/6-debug-alloc/code/ckalloc.h	/^    unsigned nbytes_alloced;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_alloced	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    unsigned nbytes_alloced;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_alloced	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    unsigned nbytes_alloced;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_alloced	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    unsigned nbytes_alloced;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_alloced	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    unsigned nbytes_alloced;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_alloced	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    unsigned nbytes_alloced;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_alloced	libpi/include/ckalloc.h	/^    unsigned nbytes_alloced;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_freed	labs/5-malloc+gc/code/ckalloc copy.h	/^    unsigned nbytes_freed;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_freed	labs/6-debug-alloc/code/ckalloc copy.h	/^    unsigned nbytes_freed;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_freed	labs/6-debug-alloc/code/ckalloc.h	/^    unsigned nbytes_freed;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_freed	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    unsigned nbytes_freed;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_freed	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    unsigned nbytes_freed;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_freed	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    unsigned nbytes_freed;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_freed	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    unsigned nbytes_freed;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_freed	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    unsigned nbytes_freed;$/;"	m	struct:heap_info	typeref:typename:unsigned
nbytes_freed	libpi/include/ckalloc.h	/^    unsigned nbytes_freed;$/;"	m	struct:heap_info	typeref:typename:unsigned
ncycles	labs/3-digital-analyzer/code/scope/samples.h	/^    unsigned v,ncycles;$/;"	m	struct:__anon0abe82b40108	typeref:typename:unsigned
neo_handle	labs/4-ws2812b/code/neopixel.c	/^struct neo_handle {$/;"	s	file:
neo_pixel	labs/4-ws2812b/code/neopixel.c	/^struct neo_pixel {$/;"	s	file:
neo_t	labs/4-ws2812b/code/neopixel.h	/^typedef struct neo_handle *neo_t;$/;"	t	typeref:struct:neo_handle *
neopix_clear	labs/4-ws2812b/code/neopixel.c	/^void neopix_clear(neo_t h) {$/;"	f	typeref:typename:void
neopix_fast_clear	labs/4-ws2812b/code/neopixel.c	/^void neopix_fast_clear(neo_t h, unsigned n) {$/;"	f	typeref:typename:void
neopix_flush	labs/4-ws2812b/code/neopixel.c	/^void neopix_flush(neo_t h) { $/;"	f	typeref:typename:void
neopix_init	labs/4-ws2812b/code/neopixel.c	/^neo_t neopix_init(uint8_t pin, unsigned npixel) {$/;"	f	typeref:typename:neo_t
neopix_sendpixel	labs/4-ws2812b/code/neopixel.c	/^void neopix_sendpixel(neo_t h, uint8_t r, uint8_t g, uint8_t b) {$/;"	f	typeref:typename:void
neopix_write	labs/4-ws2812b/code/neopixel.c	/^void neopix_write(neo_t h, uint32_t pos, uint8_t r, uint8_t g, uint8_t b) {$/;"	f	typeref:typename:void
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.ICESTORM_LC
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.ICESTORM_RAM
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_CARRY
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFF
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFE
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFER
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFES
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFESR
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFESS
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFN
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFNE
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFNER
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFNES
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFNESR
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFNESS
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFNR
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFNS
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFNSR
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFNSS
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFR
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFS
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFSR
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_DFFSS
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_FILTER_50NS
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_GB
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_GB_IO
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_HFOSC
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_I2C
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_IO
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_IO_I3C
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_IO_OD
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_LEDDA_IP
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_LED_DRV_CUR
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_LFOSC
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_LUT4
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_MAC16
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_PLL40_2F_CORE
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_PLL40_2F_PAD
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_PLL40_2_PAD
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_PLL40_CORE
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_PLL40_PAD
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_RAM40_4K
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_RAM40_4KNR
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_RAM40_4KNRNW
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_RAM40_4KNW
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_RGBA_DRV
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_RGB_DRV
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_SPI
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_SPRAM256KA
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.SB_WARMBOOT
netnames	labs/12-verilog-blink/code/0-light/led_top.json	/^      "netnames": {$/;"	o	object:modules.top
next	labs/15-stepper-motor/alex-code/stepper-int.h	/^    struct stepper_position_t * next;$/;"	m	struct:stepper_position_t	typeref:struct:stepper_position_t *
next	labs/18-ptag/reloc-install-pi/ptag.h	/^    struct ptag *next;$/;"	m	struct:ptag	typeref:struct:ptag *
next	labs/5-malloc+gc/2-ckalloc/ck-interface.h	/^    struct ck_blk *next;$/;"	m	struct:ck_blk	typeref:struct:ck_blk *
next	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	labs/5-malloc+gc/code/ck-interface.h	/^    struct ck_blk *next;$/;"	m	struct:ck_blk	typeref:struct:ck_blk *
next	labs/5-malloc+gc/code/ckalloc copy.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	labs/5-malloc+gc/code/tests-2.0/part2-test4-no-leak.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/5-malloc+gc/code/tests-2.0/part2-test5-gc.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/5-malloc+gc/code/tests-3.0/part2-test4-no-leak.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/5-malloc+gc/code/tests-3.0/part2-test5-gc.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/5-malloc+gc/code/tests/part2-test3.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/5-malloc+gc/code/tests/part2-test4.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/5-malloc+gc/code/tests/part2-test5.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/6-debug-alloc/code/ck-interface.h	/^    struct ck_blk *next;$/;"	m	struct:ck_blk	typeref:struct:ck_blk *
next	labs/6-debug-alloc/code/ckalloc copy.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	labs/6-debug-alloc/code/ckalloc.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	labs/6-debug-alloc/code/tests-2.0/part2-test4-no-leak.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/6-debug-alloc/code/tests-2.0/part2-test5-gc.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/9-memcheck-stat/starter-code/ck-interface.h	/^    struct ck_blk *next;$/;"	m	struct:ck_blk	typeref:struct:ck_blk *
next	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test4-no-leak.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test5-gc.c	/^        struct list *next;$/;"	m	struct:test::list	typeref:struct:list *	file:
next	libpi/include/ckalloc.h	/^    struct ck_hdr *next;$/;"	m	struct:ck_hdr	typeref:struct:ck_hdr *
next	libpi/include/rpi-thread.h	/^	struct rpi_thread *next;$/;"	m	struct:rpi_thread	typeref:struct:rpi_thread *
next_block_id	labs/5-malloc+gc/code/ckalloc copy.h	/^static unsigned next_block_id = 1;$/;"	v	typeref:typename:unsigned
next_block_id	labs/6-debug-alloc/code/ckalloc copy.h	/^static unsigned next_block_id = 1;$/;"	v	typeref:typename:unsigned
next_block_id	labs/6-debug-alloc/code/ckalloc.h	/^static unsigned next_block_id = 1;$/;"	v	typeref:typename:unsigned
next_block_id	labs/9-memcheck-stat/starter-code/ckalloc.h	/^static unsigned next_block_id = 1;$/;"	v	typeref:typename:unsigned
next_block_id	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^static unsigned next_block_id = 1;$/;"	v	typeref:typename:unsigned
next_block_id	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^static unsigned next_block_id = 1;$/;"	v	typeref:typename:unsigned
nextafter	libpi/libm/s_nextafter.c	/^nextafter(double x, double y)$/;"	f	typeref:typename:OLM_DLLEXPORT double
nextafterf	libpi/libm/s_nextafterf.c	/^nextafterf(float x, float y)$/;"	f	typeref:typename:OLM_DLLEXPORT float
nextafterl	libpi/libm/s_nextafterl.c	/^nextafterl(long double x, long double y)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
nexttoward	libpi/libm/s_nexttoward.c	/^nexttoward(double x, long double y)$/;"	f	typeref:typename:OLM_DLLEXPORT double
nexttowardf	libpi/libm/s_nexttowardf.c	/^nexttowardf(float x, long double y)$/;"	f	typeref:typename:OLM_DLLEXPORT float
nfaults	labs/11-memcheck-trap/code/memtrace.c	/^static volatile unsigned nfaults = 0;$/;"	v	typeref:typename:volatile unsigned	file:
nfaults	labs/11-memcheck-trap/code/tests/04-test.c	/^static volatile uint32_t nfaults = 0;$/;"	v	typeref:typename:volatile uint32_t	file:
nfaults	labs/11-memcheck-trap/code/tests/05-test.c	/^static volatile uint32_t nfaults = 0;$/;"	v	typeref:typename:volatile uint32_t	file:
nlabel	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^    unsigned nlabel;$/;"	m	struct:__anon5c8cf91e0108	typeref:typename:unsigned
no_fail	libunix/demand.h	/^#define no_fail(/;"	d
no_trap_heap_access	labs/11-memcheck-trap/code/memtrace.c	/^static unsigned no_trap_heap_access;$/;"	v	typeref:typename:unsigned	file:
not_reached	libpi/libc/assert.h	/^#define not_reached(/;"	d
notmain	labs/1-dynamic-code-gen/code/0-jump/header.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/1-dynamic-code-gen/code/1-hello/hello.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/1-dynamic-code-gen/code/pi-side/jit-code.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/1-dynamic-code-gen/prelab-code-pi/0-ident-dcg.c	/^void notmain() { $/;"	f	typeref:typename:void
notmain	labs/1-dynamic-code-gen/prelab-code-pi/1-self-modifying.c	/^void notmain() { $/;"	f	typeref:typename:void
notmain	labs/1-dynamic-code-gen/prelab-code-pi/2-bug-self-modify.c	/^void notmain() { $/;"	f	typeref:typename:void
notmain	labs/1-dynamic-code-gen/prelab-code-pi/4-derive-pc-reg.c	/^void notmain() { $/;"	f	typeref:typename:void
notmain	labs/10-i2c-accel/code/accel.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/10-i2c-accel/code/gyro.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test0.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test1.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test2-bug.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test3-bug.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test4.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test0.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test1.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test2.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test3-bug.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests-eraser/1-eraser-test4-bug.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/00-test.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/01-test.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/02-test.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/03-test.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/04-test.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/05-test.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/1-purify-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/2-purify-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/3-purify-free-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/4-purify-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/5-purify-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/6-purify-no-bug-slow.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/11-memcheck-trap/code/tests/7-purify-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/14-reloc-bootloader/code/0-test-reloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/15-stepper-motor/alex-code/stepper-test.c	/^void notmain(){$/;"	f	typeref:typename:void
notmain	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/15-stepper-motor/code/circle-test.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/15-stepper-motor/use-float/fp-example.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/17-i2s/code/tests/1-i2s-test.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/17-i2s/code/tests/2-i2s-dump.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/17-i2s/code/tests/3-i2s-audiovis.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/17-i2s/code/tests/4-fft-test.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/17-i2s/code/tests/5-fft-time.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/17-i2s/code/tests/6-fft-freqout.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/17-i2s/code/tests/7-fft-freqviz.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/17-i2s/code/tests/8-fft-buckets.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/18-ptag/code/0-test-reloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/18-ptag/reloc-install-pi/reloc-bootloader.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/2-ir/code/tsop.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/3-digital-analyzer/code/scope/scope.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/3-digital-analyzer/code/test-gen/test-gen.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/3-digital-analyzer/prelab/0-simple.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/3-digital-analyzer/prelab/1-cache.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/3-digital-analyzer/prelab/4-measure.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/4-ws2812b/code/0-timing-check.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/4-ws2812b/code/1-blink.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/4-ws2812b/code/2-neopix.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/4-ws2812b/cycles-per-sec/cycles-per-sec.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/4-ws2812b/fake-pi/check-timings.c	/^void notmain(void) { $/;"	f	typeref:typename:void
notmain	labs/4-ws2812b/weird-timing/weird-timing.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/1-malloc/0-test-malloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/1-malloc/2-test-malloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/2-ckalloc/0-test-malloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/2-ckalloc/2-test-malloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/2-ckalloc/3-ckalloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/2-ckalloc/5-test-ckalloc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part1-test1.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part1-test2.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part1-test3.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part1-test4.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part1-test5.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part1-test6.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part2-test1-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part2-test2-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part2-test4-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part2-test5-gc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-2.0/part2-test6-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part1-test1-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part1-test2-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part1-test3-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part1-test4-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part1-test5-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part1-test6-bugs.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part2-test1-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part2-test2-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part2-test4-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part2-test5-gc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests-3.0/part2-test6-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests/part2-test1.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests/part2-test2.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests/part2-test3.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests/part2-test4.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests/part2-test5.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/5-malloc+gc/code/tests/part2-test6.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part1-test1-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part1-test2-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part1-test3-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part1-test4-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part1-test5-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part1-test6-bugs.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part2-test1-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part2-test2-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part2-test4-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part2-test5-gc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/6-debug-alloc/code/tests-2.0/part2-test6-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/7-mem-protection/code/tests/0-test3.c	/^void notmain(void) { $/;"	f	typeref:typename:void
notmain	labs/7-mem-protection/code/tests/1-test-tlb.c	/^void notmain(void) { $/;"	f	typeref:typename:void
notmain	labs/8-i2c-adc/code/driver.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/8-i2c-adc/float-test/float.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part1-test1-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part1-test2-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part1-test3-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part1-test4-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part1-test5-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part1-test6-bugs.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test1-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test2-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test4-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test5-gc.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test6-no-leak.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-use-after-free.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-no-bug.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-redzone-corruption.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-use-after-free.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/starter-code/tests-stat/part3-test3.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/timer-int/main.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	labs/9-memcheck-stat/timer-int/timer.c	/^void notmain() {$/;"	f	typeref:typename:void
notmain	libpi/tests/hello.c	/^void notmain(void) {$/;"	f	typeref:typename:void
notreached	libunix/demand.h	/^#define notreached(/;"	d
np	labs/17-i2s/py/text_to_wav.py	/^import numpy as np$/;"	I	nameref:module:numpy
npixel	labs/4-ws2812b/code/neopixel.c	/^    uint32_t npixel;  \/\/ number of pixesl.$/;"	m	struct:neo_handle	typeref:typename:uint32_t	file:
nrandom_calls	labs/4-ws2812b/fake-pi/fake-random.c	/^static unsigned nrandom_calls;$/;"	v	typeref:typename:unsigned	file:
nreloc	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^    unsigned nreloc;$/;"	m	struct:__anon5c8cf91e0108	typeref:typename:unsigned
ns_to_cycles	labs/4-ws2812b/code/WS2812B.h	/^#define ns_to_cycles(/;"	d
nsamples	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    unsigned nsamples;$/;"	m	struct:motor_context	typeref:typename:unsigned	file:
nstep	labs/15-stepper-motor/code-sw-uart/a4988.h	/^    unsigned nstep;$/;"	m	struct:__anon737612970208	typeref:typename:unsigned
ntests	labs/5-malloc+gc/1-malloc/0-test-malloc.c	/^    enum { ntests = 10 };$/;"	e	enum:notmain::__anonf4d32bac0103	file:
ntests	labs/5-malloc+gc/2-ckalloc/0-test-malloc.c	/^    enum { ntests = 10 };$/;"	e	enum:notmain::__anonf9d0a04e0103	file:
ntrace	labs/4-ws2812b/fake-pi/fake-pi.c	/^unsigned ntrace = 0;$/;"	v	typeref:typename:unsigned
num_steppers	labs/15-stepper-motor/alex-code/stepper-int.c	/^static unsigned num_steppers = 0;$/;"	v	typeref:typename:unsigned	file:
o_threshold	libpi/libm/e_exp.c	/^o_threshold=  7.09782712893383973096e+02,  \/* 0x40862E42, 0xFEFA39EF *\/$/;"	v	typeref:typename:const double	file:
o_threshold	libpi/libm/e_expf.c	/^o_threshold=  8.8721679688e+01,  \/* 0x42b17180 *\/$/;"	v	typeref:typename:const float	file:
o_threshold	libpi/libm/s_expm1.c	/^o_threshold	= 7.09782712893383973096e+02,\/* 0x40862E42, 0xFEFA39EF *\/$/;"	v	typeref:typename:const double	file:
o_threshold	libpi/libm/s_expm1f.c	/^o_threshold	= 8.8721679688e+01,\/* 0x42b17180 *\/$/;"	v	typeref:typename:const float	file:
object	labs/20-d/code/libd/object.d	/^module object;$/;"	M
object	labs/20-d/object.d	/^module object;$/;"	M
objs/hello-10.ptag	labs/18-ptag/reloc-install-pi/Makefile	/^objs\/hello-10.ptag: $(RELOC) objs\/hello-5.ptag$/;"	t
objs/hello-5.ptag	labs/18-ptag/reloc-install-pi/Makefile	/^objs\/hello-5.ptag: $(RELOC) objs\/hello.bin$/;"	t
octave	labs/15-stepper-motor/alex-code/national_anthem.c	/^    unsigned octave;$/;"	m	struct:__anon60bf3c9d0208	typeref:typename:unsigned	file:
off	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^    unsigned off;$/;"	m	struct:__anon5c8cf91e0108	typeref:typename:unsigned
off	labs/15-stepper-motor/code-sw-uart/a4988.h	/^enum { forward = 0, backward = 1, off = 2 };$/;"	e	enum:__anon737612970103
off	labs/15-stepper-motor/code/a4988.h	/^enum { forward = 0, backward = 1, off = 2 };$/;"	e	enum:__anonb834a2b70103
one	libpi/libm/e_acos.c	/^one=  1.00000000000000000000e+00, \/* 0x3FF00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_acosf.c	/^one =  1.0000000000e+00, \/* 0x3F800000 *\/$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_acosh.c	/^one	= 1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_acoshf.c	/^one	= 1.0,$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_acosl.c	/^one=  1.00000000000000000000e+00;$/;"	v	typeref:typename:const long double	file:
one	libpi/libm/e_asin.c	/^one =  1.00000000000000000000e+00, \/* 0x3FF00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_asinf.c	/^one =  1.0000000000e+00, \/* 0x3F800000 *\/$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_asinl.c	/^one =  1.00000000000000000000e+00,$/;"	v	typeref:typename:const long double	file:
one	libpi/libm/e_atanh.c	/^static const double one = 1.0, huge = 1e300;$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_atanhf.c	/^static const float one = 1.0, huge = 1e30;$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_cosh.c	/^static const double one = 1.0, half=0.5, huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_coshf.c	/^static const float one = 1.0, half=0.5, huge = 1.0e30;$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_exp.c	/^one	= 1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_expf.c	/^one	= 1.0,$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_fmod.c	/^static const double one = 1.0, Zero[] = {0.0, -0.0,};$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_fmodf.c	/^static const float one = 1.0, Zero[] = {0.0, -0.0,};$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_fmodl.c	/^static const long double one = 1.0, Zero[] = {0.0, -0.0,};$/;"	v	typeref:typename:const long double	file:
one	libpi/libm/e_j0.c	/^one	= 1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_j0f.c	/^one	= 1.0,$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_j1.c	/^one	= 1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_j1f.c	/^one	= 1.0,$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_jn.c	/^one   =  1.00000000000000000000e+00; \/* 0x3FF00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_jnf.c	/^one   =  1.0000000000e+00; \/* 0x3F800000 *\/$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_lgamma_r.c	/^one =  1.00000000000000000000e+00, \/* 0x3FF00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_lgammaf_r.c	/^one =  1.0000000000e+00, \/* 0x3f800000 *\/$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_pow.c	/^one	=  1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_powf.c	/^one	=  1.0,$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_sinh.c	/^static const double one = 1.0, shuge = 1.0e307;$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_sinhf.c	/^static const float one = 1.0, shuge = 1.0e37;$/;"	v	typeref:typename:const float	file:
one	libpi/libm/e_sqrt.c	/^static	const double	one	= 1.0, tiny=1.0e-300;$/;"	v	typeref:typename:const double	file:
one	libpi/libm/e_sqrtf.c	/^static	const float	one	= 1.0, tiny=1.0e-30;$/;"	v	typeref:typename:const float	file:
one	libpi/libm/k_cos.c	/^one =  1.00000000000000000000e+00, \/* 0x3FF00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
one	libpi/libm/k_cosf.c	/^one =  1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/k_rem_pio2.c	/^one    = 1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/k_tan.c	/^#define	one	/;"	d	file:
one	libpi/libm/s_asinh.c	/^one =  1.00000000000000000000e+00, \/* 0x3FF00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
one	libpi/libm/s_asinhf.c	/^one =  1.0000000000e+00, \/* 0x3F800000 *\/$/;"	v	typeref:typename:const float	file:
one	libpi/libm/s_atan.c	/^one   = 1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/s_atanf.c	/^one   = 1.0,$/;"	v	typeref:typename:const float	file:
one	libpi/libm/s_atanl.c	/^one   = 1.0,$/;"	v	typeref:typename:const long double	file:
one	libpi/libm/s_erf.c	/^one =  1.00000000000000000000e+00, \/* 0x3FF00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
one	libpi/libm/s_erff.c	/^one =  1.0000000000e+00, \/* 0x3F800000 *\/$/;"	v	typeref:typename:const float	file:
one	libpi/libm/s_expm1.c	/^one		= 1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/s_expm1f.c	/^one		= 1.0,$/;"	v	typeref:typename:const float	file:
one	libpi/libm/s_modf.c	/^static const double one = 1.0;$/;"	v	typeref:typename:const double	file:
one	libpi/libm/s_modff.c	/^static const float one = 1.0;$/;"	v	typeref:typename:const float	file:
one	libpi/libm/s_sincos.c	/^one =  1.00000000000000000000e+00, \/* 0x3FF00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
one	libpi/libm/s_sincosf.c	/^one =  1.0,$/;"	v	typeref:typename:const double	file:
one	libpi/libm/s_tanh.c	/^static const double one = 1.0, two = 2.0, tiny = 1.0e-300, huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
one	libpi/libm/s_tanhf.c	/^static const float one=1.0, two=2.0, tiny = 1.0e-30, huge = 1.0e30;$/;"	v	typeref:typename:const float	file:
oneMB	labs/7-mem-protection/code/pinned-vm.h	/^    enum { oneMB = 1024*1024 };$/;"	e	enum:pin_set_size::__anon867efaea0703
oneMB	libpi/include/pinned-vm.h	/^    enum { oneMB = 1024*1024 };$/;"	e	enum:pin_set_size::__anon7d92c1db0703
one_exp	labs/2-ir/code/tsop.c	/^const unsigned one_exp = 1400;$/;"	v	typeref:typename:const unsigned
open_brace	labs/17-i2s/py/generate_lut.py	/^open_brace = '{'$/;"	v
open_tty	libunix/open-tty.c	/^int open_tty(const char *device) {$/;"	f	typeref:typename:int
open_tty_n	libunix/open-tty.c	/^int open_tty_n(const char *device, int maxattempts) {$/;"	f	typeref:typename:int
optional	.vscode/settings.json	/^		"optional": "c"$/;"	s	object:files.associations
or32	libpi/src/gpio.c	/^static void or32(volatile void *addr, unsigned v) {$/;"	f	typeref:typename:void	file:
or_in32	libpi/src/uart.c	/^static void or_in32(volatile void *addr, unsigned val) {$/;"	f	typeref:typename:void	file:
other_regs	labs/17-i2s/code/i2s.h	/^    uint32_t other_regs[0x26];  \/\/ don't care$/;"	m	struct:__anon9a6dce560708	typeref:typename:uint32_t[0x26]
our_crc32	libpi/libc/crc.c	/^uint32_t our_crc32(const void *buf, unsigned size) {$/;"	f	typeref:typename:uint32_t
our_crc32	libunix/crc.c	/^uint32_t our_crc32(const void *buf, unsigned size) {$/;"	f	typeref:typename:uint32_t
our_crc32_inc	libpi/libc/crc.c	/^uint32_t our_crc32_inc(const void *buf, unsigned size, uint32_t crc) {$/;"	f	typeref:typename:uint32_t
our_crc32_inc	libunix/crc.c	/^uint32_t our_crc32_inc(const void *buf, unsigned size, uint32_t crc) {$/;"	f	typeref:typename:uint32_t
out	labs/12-verilog-blink/code/1-mux/mux.sv	/^        output logic out$/;"	p	module:mux
output	labs/20-d/code/kernel/board/raspi/gpio.d	/^    output = 1,$/;"	e	enum:FuncType	file:
output	labs/4-ws2812b/fake-pi/rpi.h	/^#define output(/;"	d
output	libpi/libc/assert.h	/^#define output /;"	d
output	libunix/demand.h	/^#define output(/;"	d
overflow	libpi/libc/circular.h	/^    volatile unsigned overflow;$/;"	m	struct:__anon096bd7b80108	typeref:typename:volatile unsigned
ovt	libpi/libm/e_pow.c	/^ovt =  8.0085662595372944372e-0017, \/* -(1024-log2(ovfl+.5ulp)) *\/$/;"	v	typeref:typename:const double	file:
ovt	libpi/libm/e_powf.c	/^ovt =  4.2995665694e-08, \/* -(128-log2(ovfl+.5ulp)) *\/$/;"	v	typeref:typename:const float	file:
p	labs/18-ptag/reloc-install-pi/ptag.h	/^        ptag_prog_t *p;$/;"	m	union:ptag::__anond6959d57010a	typeref:typename:ptag_prog_t *
p	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^        void *p;$/;"	m	union:align	typeref:typename:void *	file:
p	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^        void *p;$/;"	m	union:align	typeref:typename:void *	file:
p	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^        void *p;$/;"	m	union:align	typeref:typename:void *	file:
p	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^        void *p;$/;"	m	union:align	typeref:typename:void *	file:
p	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^        void *p;$/;"	m	union:align	typeref:typename:void *	file:
p	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^        void *p;$/;"	m	union:align	typeref:typename:void *	file:
p	labs/5-malloc+gc/code/kr-malloc.h	/^        void *p;$/;"	m	union:align	typeref:typename:void *
p	labs/6-debug-alloc/code/kr-malloc.h	/^        void *p;$/;"	m	union:align	typeref:typename:void *
p	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^        void *p;$/;"	m	union:align	typeref:typename:void *
pR2	libpi/libm/e_j0.c	/^static const double pR2[6] = {\/* for x in [2.8570,2]=1\/[0.3499,0.5] *\/$/;"	v	typeref:typename:const double[6]	file:
pR2	libpi/libm/e_j0f.c	/^static const float pR2[6] = {\/* for x in [2.8570,2]=1\/[0.3499,0.5] *\/$/;"	v	typeref:typename:const float[6]	file:
pR3	libpi/libm/e_j0.c	/^static const double pR3[6] = {\/* for x in [4.547,2.8571]=1\/[0.2199,0.35001] *\/$/;"	v	typeref:typename:const double[6]	file:
pR3	libpi/libm/e_j0f.c	/^static const float pR3[6] = {\/* for x in [4.547,2.8571]=1\/[0.2199,0.35001] *\/$/;"	v	typeref:typename:const float[6]	file:
pR5	libpi/libm/e_j0.c	/^static const double pR5[6] = { \/* for x in [8,4.5454]=1\/[0.125,0.22001] *\/$/;"	v	typeref:typename:const double[6]	file:
pR5	libpi/libm/e_j0f.c	/^static const float pR5[6] = { \/* for x in [8,4.5454]=1\/[0.125,0.22001] *\/$/;"	v	typeref:typename:const float[6]	file:
pR8	libpi/libm/e_j0.c	/^static const double pR8[6] = { \/* for x in [inf, 8]=1\/[0,0.125] *\/$/;"	v	typeref:typename:const double[6]	file:
pR8	libpi/libm/e_j0f.c	/^static const float pR8[6] = { \/* for x in [inf, 8]=1\/[0,0.125] *\/$/;"	v	typeref:typename:const float[6]	file:
pS0	libpi/libm/e_acos.c	/^pS0 =  1.66666666666666657415e-01, \/* 0x3FC55555, 0x55555555 *\/$/;"	v	typeref:typename:const double	file:
pS0	libpi/libm/e_acosf.c	/^pS0 =  1.6666586697e-01,$/;"	v	typeref:typename:const float	file:
pS0	libpi/libm/e_asin.c	/^pS0 =  1.66666666666666657415e-01, \/* 0x3FC55555, 0x55555555 *\/$/;"	v	typeref:typename:const double	file:
pS0	libpi/libm/e_asinf.c	/^pS0 =  1.6666586697e-01,$/;"	v	typeref:typename:const float	file:
pS1	libpi/libm/e_acos.c	/^pS1 = -3.25565818622400915405e-01, \/* 0xBFD4D612, 0x03EB6F7D *\/$/;"	v	typeref:typename:const double	file:
pS1	libpi/libm/e_acosf.c	/^pS1 = -4.2743422091e-02,$/;"	v	typeref:typename:const float	file:
pS1	libpi/libm/e_asin.c	/^pS1 = -3.25565818622400915405e-01, \/* 0xBFD4D612, 0x03EB6F7D *\/$/;"	v	typeref:typename:const double	file:
pS1	libpi/libm/e_asinf.c	/^pS1 = -4.2743422091e-02,$/;"	v	typeref:typename:const float	file:
pS2	libpi/libm/e_acos.c	/^pS2 =  2.01212532134862925881e-01, \/* 0x3FC9C155, 0x0E884455 *\/$/;"	v	typeref:typename:const double	file:
pS2	libpi/libm/e_acosf.c	/^pS2 = -8.6563630030e-03,$/;"	v	typeref:typename:const float	file:
pS2	libpi/libm/e_asin.c	/^pS2 =  2.01212532134862925881e-01, \/* 0x3FC9C155, 0x0E884455 *\/$/;"	v	typeref:typename:const double	file:
pS2	libpi/libm/e_asinf.c	/^pS2 = -8.6563630030e-03,$/;"	v	typeref:typename:const float	file:
pS2	libpi/libm/e_j0.c	/^static const double pS2[5] = {$/;"	v	typeref:typename:const double[5]	file:
pS2	libpi/libm/e_j0f.c	/^static const float pS2[5] = {$/;"	v	typeref:typename:const float[5]	file:
pS3	libpi/libm/e_acos.c	/^pS3 = -4.00555345006794114027e-02, \/* 0xBFA48228, 0xB5688F3B *\/$/;"	v	typeref:typename:const double	file:
pS3	libpi/libm/e_asin.c	/^pS3 = -4.00555345006794114027e-02, \/* 0xBFA48228, 0xB5688F3B *\/$/;"	v	typeref:typename:const double	file:
pS3	libpi/libm/e_j0.c	/^static const double pS3[5] = {$/;"	v	typeref:typename:const double[5]	file:
pS3	libpi/libm/e_j0f.c	/^static const float pS3[5] = {$/;"	v	typeref:typename:const float[5]	file:
pS4	libpi/libm/e_acos.c	/^pS4 =  7.91534994289814532176e-04, \/* 0x3F49EFE0, 0x7501B288 *\/$/;"	v	typeref:typename:const double	file:
pS4	libpi/libm/e_asin.c	/^pS4 =  7.91534994289814532176e-04, \/* 0x3F49EFE0, 0x7501B288 *\/$/;"	v	typeref:typename:const double	file:
pS5	libpi/libm/e_acos.c	/^pS5 =  3.47933107596021167570e-05, \/* 0x3F023DE1, 0x0DFDF709 *\/$/;"	v	typeref:typename:const double	file:
pS5	libpi/libm/e_asin.c	/^pS5 =  3.47933107596021167570e-05, \/* 0x3F023DE1, 0x0DFDF709 *\/$/;"	v	typeref:typename:const double	file:
pS5	libpi/libm/e_j0.c	/^static const double pS5[5] = {$/;"	v	typeref:typename:const double[5]	file:
pS5	libpi/libm/e_j0f.c	/^static const float pS5[5] = {$/;"	v	typeref:typename:const float[5]	file:
pS8	libpi/libm/e_j0.c	/^static const double pS8[5] = {$/;"	v	typeref:typename:const double[5]	file:
pS8	libpi/libm/e_j0f.c	/^static const float pS8[5] = {$/;"	v	typeref:typename:const float[5]	file:
pa0	libpi/libm/s_erf.c	/^pa0  = -2.36211856075265944077e-03, \/* 0xBF6359B8, 0xBEF77538 *\/$/;"	v	typeref:typename:const double	file:
pa0	libpi/libm/s_erff.c	/^pa0  =  3.64939137e-06F, \/*  0x1.e9d022p-19 *\/$/;"	v	typeref:typename:const float	file:
pa1	libpi/libm/s_erf.c	/^pa1  =  4.14856118683748331666e-01, \/* 0x3FDA8D00, 0xAD92B34D *\/$/;"	v	typeref:typename:const double	file:
pa1	libpi/libm/s_erff.c	/^pa1  =  4.15109694e-01F, \/*  0x1.a91284p-2 *\/$/;"	v	typeref:typename:const float	file:
pa2	libpi/libm/s_erf.c	/^pa2  = -3.72207876035701323847e-01, \/* 0xBFD7D240, 0xFBB8C3F1 *\/$/;"	v	typeref:typename:const double	file:
pa2	libpi/libm/s_erff.c	/^pa2  = -1.65179938e-01F, \/* -0x1.5249dcp-3 *\/$/;"	v	typeref:typename:const float	file:
pa3	libpi/libm/s_erf.c	/^pa3  =  3.18346619901161753674e-01, \/* 0x3FD45FCA, 0x805120E4 *\/$/;"	v	typeref:typename:const double	file:
pa3	libpi/libm/s_erff.c	/^pa3  =  1.10914491e-01F, \/*  0x1.c64e46p-4 *\/$/;"	v	typeref:typename:const float	file:
pa4	libpi/libm/s_erf.c	/^pa4  = -1.10894694282396677476e-01, \/* 0xBFBC6398, 0x3D3E28EC *\/$/;"	v	typeref:typename:const double	file:
pa5	libpi/libm/s_erf.c	/^pa5  =  3.54783043256182359371e-02, \/* 0x3FA22A36, 0x599795EB *\/$/;"	v	typeref:typename:const double	file:
pa6	libpi/libm/s_erf.c	/^pa6  = -2.16637559486879084300e-03, \/* 0xBF61BF38, 0x0A96073F *\/$/;"	v	typeref:typename:const double	file:
pad	libpi/libc/va-printk.c	/^static char* pad(char *p,  char *base, int width) {$/;"	f	typeref:typename:char *	file:
padh	libpi/libm/math_private_openbsd.h	/^    int padh:32;$/;"	m	struct:__anon6a3cd49b070a::__anon6a3cd49b0808	typeref:typename:int:32
padh	libpi/libm/math_private_openbsd.h	/^    int padh:32;$/;"	m	struct:__anon6a3cd49b090a::__anon6a3cd49b0a08	typeref:typename:int:32
padl	libpi/libm/math_private_openbsd.h	/^    int padl:16;$/;"	m	struct:__anon6a3cd49b070a::__anon6a3cd49b0808	typeref:typename:int:16
padl	libpi/libm/math_private_openbsd.h	/^    int padl:16;$/;"	m	struct:__anon6a3cd49b090a::__anon6a3cd49b0a08	typeref:typename:int:16
pagesize	labs/7-mem-protection/code/pinned-vm.h	/^             pagesize;$/;"	m	struct:__anon867efaea0608	typeref:typename:uint32_t
pagesize	libpi/include/pinned-vm.h	/^             pagesize;$/;"	m	struct:__anon7d92c1db0608	typeref:typename:uint32_t
panic	labs/20-d/code/libd/core/exception.d	/^void panic(Args...)(Args msg) {$/;"	f
panic	labs/4-ws2812b/fake-pi/rpi.h	/^#define panic(/;"	d
panic	libpi/include/rpi-internal.h	/^void (panic)(const char *file, int lineno, const char *msg);$/;"	v	typeref:typename:void ()(const char * file,int lineno,const char * msg)
panic	libpi/libc/assert.h	/^#define panic(/;"	d
panic	libunix/demand.h	/^#define panic(/;"	d
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.ICESTORM_LC
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.ICESTORM_RAM
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_GB_IO
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_HFOSC
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_I2C
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_IO
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_IO_I3C
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_IO_OD
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_LUT4
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_MAC16
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_PLL40_2F_CORE
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_PLL40_2F_PAD
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_PLL40_2_PAD
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_PLL40_CORE
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_PLL40_PAD
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_RAM40_4K
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_RAM40_4KNR
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_RAM40_4KNRNW
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_RAM40_4KNW
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_RGBA_DRV
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_RGB_DRV
parameter_default_values	labs/12-verilog-blink/code/0-light/led_top.json	/^      "parameter_default_values": {$/;"	o	object:modules.SB_SPI
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$126
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$127
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$128
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$129
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$130
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$131
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$132
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$133
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$134
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$135
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$136
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$137
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$138
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$139
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$140
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$141
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$142
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$143
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$144
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$145
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$146
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$147
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$148
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$149
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$150
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$151
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$152
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$153
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$154
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$155
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$156
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$157
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$158
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$159
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$160
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$90
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$91
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$92
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$93
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$94
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$95
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$96
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$97
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$98
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$100
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$101
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$102
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$103
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$104
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$105
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$106
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$107
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$99
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$117
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$118
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$119
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$120
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$121
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$122
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$123
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$124
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$125
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$108
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$109
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$110
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$111
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$112
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$113
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$114
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$115
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$116
parameters	labs/12-verilog-blink/code/0-light/led_top.json	/^          "parameters": {$/;"	o	object:modules.top.cells.rgb
parts	libpi/libm/math_private.h	/^  } parts;$/;"	m	union:__anon6f2704d1010a	typeref:struct:__anon6f2704d1010a::__anon6f2704d10208
parts	libpi/libm/math_private.h	/^  } parts;$/;"	m	union:__anon6f2704d1040a	typeref:struct:__anon6f2704d1040a::__anon6f2704d10508
parts	libpi/libm/math_private_openbsd.h	/^  } parts;$/;"	m	union:__anon6a3cd49b070a	typeref:struct:__anon6a3cd49b070a::__anon6a3cd49b0808
parts	libpi/libm/math_private_openbsd.h	/^  } parts;$/;"	m	union:__anon6a3cd49b090a	typeref:struct:__anon6a3cd49b090a::__anon6a3cd49b0a08
parts32	libpi/libm/math_private_openbsd.h	/^  } parts32;$/;"	m	union:__anon6a3cd49b010a	typeref:struct:__anon6a3cd49b010a::__anon6a3cd49b0208
parts32	libpi/libm/math_private_openbsd.h	/^  } parts32;$/;"	m	union:__anon6a3cd49b040a	typeref:struct:__anon6a3cd49b040a::__anon6a3cd49b0508
parts64	libpi/libm/math_private_openbsd.h	/^  } parts64;$/;"	m	union:__anon6a3cd49b010a	typeref:struct:__anon6a3cd49b010a::__anon6a3cd49b0308
parts64	libpi/libm/math_private_openbsd.h	/^  } parts64;$/;"	m	union:__anon6a3cd49b040a	typeref:struct:__anon6a3cd49b040a::__anon6a3cd49b0608
pc_val_get	labs/1-dynamic-code-gen/prelab-code-pi/4-derive-pc-reg.c	/^uint32_t pc_val_get(void) {$/;"	f	typeref:typename:uint32_t
pcm_ctrl	labs/17-i2s/code/i2s.h	/^    uint32_t pcm_ctrl;          \/\/ pcm clock control reg$/;"	m	struct:__anon9a6dce560708	typeref:typename:uint32_t
pcm_div	labs/17-i2s/code/i2s.h	/^    uint32_t pcm_div;           \/\/ pcm clock divider reg$/;"	m	struct:__anon9a6dce560708	typeref:typename:uint32_t
period	labs/9-memcheck-stat/timer-int/main.c	/^static volatile unsigned cnt, period, period_sum;$/;"	v	typeref:typename:volatile unsigned	file:
period	labs/9-memcheck-stat/timer-int/timer.c	/^static volatile unsigned cnt, period, period_sum;$/;"	v	typeref:typename:volatile unsigned	file:
period_sum	labs/9-memcheck-stat/timer-int/main.c	/^static volatile unsigned cnt, period, period_sum;$/;"	v	typeref:typename:volatile unsigned	file:
period_sum	labs/9-memcheck-stat/timer-int/timer.c	/^static volatile unsigned cnt, period, period_sum;$/;"	v	typeref:typename:volatile unsigned	file:
perm_na_priv	labs/7-mem-protection/code/pinned-vm.h	/^    perm_na_priv = 0b000,$/;"	e	enum:__anon867efaea0303
perm_na_priv	libpi/include/pinned-vm.h	/^    perm_na_priv = 0b000,$/;"	e	enum:__anon7d92c1db0303
perm_na_user	labs/7-mem-protection/code/pinned-vm.h	/^    perm_na_user = 0b001, \/\/ no access user$/;"	e	enum:__anon867efaea0303
perm_na_user	libpi/include/pinned-vm.h	/^    perm_na_user = 0b001, \/\/ no access user$/;"	e	enum:__anon7d92c1db0303
perm_ro_priv	labs/7-mem-protection/code/pinned-vm.h	/^    perm_ro_priv = 0b101,$/;"	e	enum:__anon867efaea0303
perm_ro_priv	libpi/include/pinned-vm.h	/^    perm_ro_priv = 0b101,$/;"	e	enum:__anon7d92c1db0303
perm_ro_user	labs/7-mem-protection/code/pinned-vm.h	/^    perm_ro_user = 0b011, \/\/ read-only user$/;"	e	enum:__anon867efaea0303
perm_ro_user	libpi/include/pinned-vm.h	/^    perm_ro_user = 0b010, \/\/ read-only user$/;"	e	enum:__anon7d92c1db0303
perm_rw_priv	labs/7-mem-protection/code/pinned-vm.h	/^    perm_rw_priv = perm_na_user,$/;"	e	enum:__anon867efaea0303
perm_rw_priv	libpi/include/pinned-vm.h	/^    perm_rw_priv = perm_na_user,$/;"	e	enum:__anon7d92c1db0303
perm_rw_user	labs/7-mem-protection/code/pinned-vm.h	/^    perm_rw_user = 0b010, \/\/ read-write user $/;"	e	enum:__anon867efaea0303
perm_rw_user	libpi/include/pinned-vm.h	/^    perm_rw_user = 0b011, \/\/ read-write user $/;"	e	enum:__anon7d92c1db0303
pi	libpi/libm/e_acos.c	/^pi =  3.14159265358979311600e+00, \/* 0x400921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
pi	libpi/libm/e_acosf.c	/^pi =  3.1415925026e+00, \/* 0x40490fda *\/$/;"	v	typeref:typename:const float	file:
pi	libpi/libm/e_acosl.c	/^#define	pi	/;"	d	file:
pi	libpi/libm/e_acosl.c	/^pi =  3.14159265358979323846264338327950280e+00L;$/;"	v	typeref:typename:const long double	file:
pi	libpi/libm/e_atan2.c	/^pi      = 3.1415926535897931160E+00; \/* 0x400921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
pi	libpi/libm/e_atan2f.c	/^pi      = 3.1415927410e+00; \/* 0x40490fdb *\/$/;"	v	typeref:typename:const float	file:
pi	libpi/libm/e_atan2l.c	/^#define	pi	/;"	d	file:
pi	libpi/libm/e_atan2l.c	/^pi =  3.14159265358979323846264338327950280e+00L;$/;"	v	typeref:typename:const long double	file:
pi	libpi/libm/e_lgamma_r.c	/^pi  =  3.14159265358979311600e+00, \/* 0x400921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
pi	libpi/libm/e_lgammaf_r.c	/^pi  =  3.1415927410e+00, \/* 0x40490fdb *\/$/;"	v	typeref:typename:const float	file:
pi1	libpi/libm/e_acosl.c	/^pi1 =  3.14159265358979311600e+00,	\/*  0x1.921fb54442d18p+1  *\/$/;"	v	typeref:typename:volatile double	file:
pi1	libpi/libm/e_atan2l.c	/^pi1 =  3.14159265358979311600e+00,	\/*  0x1.921fb54442d18p+1  *\/$/;"	v	typeref:typename:volatile double	file:
pi2	libpi/libm/e_acosl.c	/^pi2 =  1.22514845490862001043e-16;	\/*  0x1.1a80000000000p-53 *\/$/;"	v	typeref:typename:volatile double	file:
pi2	libpi/libm/e_atan2l.c	/^pi2 =  1.22514845490862001043e-16;	\/*  0x1.1a80000000000p-53 *\/$/;"	v	typeref:typename:volatile double	file:
pi_cat	libunix/pi-cat.c	/^void pi_cat(int fd, const char *portname) {$/;"	f	typeref:typename:void
pi_done	libunix/pi-cat.c	/^int pi_done(unsigned char *s) {$/;"	f	typeref:typename:int
pi_done	libunix/pi-echo.c	/^int pi_done(unsigned char *s) {$/;"	f	typeref:typename:int
pi_echo	libunix/pi-echo.c	/^void pi_echo(int unix_fd, int pi_fd, const char *portname) {$/;"	f	typeref:typename:void
pi_initstate_r	labs/4-ws2812b/fake-pi/pi-random.c	/^int pi_initstate_r (unsigned int seed, char *arg_state, size_t n, struct pi_random_data *buf)$/;"	f	typeref:typename:int
pi_lo	libpi/libm/e_atan2.c	/^pi_lo   = 1.2246467991473531772E-16; \/* 0x3CA1A626, 0x33145C07 *\/$/;"	v	typeref:typename:volatile double	file:
pi_lo	libpi/libm/e_atan2f.c	/^pi_lo   = -8.7422776573e-08; \/* 0xb3bbbd2e *\/$/;"	v	typeref:typename:volatile float	file:
pi_o_2	libpi/libm/e_atan2.c	/^pi_o_2  = 1.5707963267948965580E+00, \/* 0x3FF921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
pi_o_2	libpi/libm/e_atan2f.c	/^pi_o_2  = 1.5707963705e+00, \/* 0x3fc90fdb *\/$/;"	v	typeref:typename:const float	file:
pi_o_4	libpi/libm/e_atan2.c	/^pi_o_4  = 7.8539816339744827900E-01, \/* 0x3FE921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
pi_o_4	libpi/libm/e_atan2f.c	/^pi_o_4  = 7.8539818525e-01, \/* 0x3f490fdb *\/$/;"	v	typeref:typename:const float	file:
pi_random_data	labs/4-ws2812b/fake-pi/pi-random.h	/^struct pi_random_data$/;"	s
pi_random_r	labs/4-ws2812b/fake-pi/pi-random.c	/^int pi_random_r(struct pi_random_data *buf, int32_t *result)$/;"	f	typeref:typename:int
pi_roundup	libpi/libc/helper-macros.h	/^#define pi_roundup(/;"	d
pi_roundup	libunix/libunix.h	/^#define pi_roundup(/;"	d
pi_roundup	libunix/staff-libunix.h	/^#define pi_roundup(/;"	d
pi_setstate_r	labs/4-ws2812b/fake-pi/pi-random.c	/^int pi_setstate_r (char *arg_state, struct pi_random_data *buf)$/;"	f	typeref:typename:int
pi_srandom_r	labs/4-ws2812b/fake-pi/pi-random.c	/^int pi_srandom_r (unsigned int seed, struct pi_random_data *buf) {$/;"	f	typeref:typename:int
pick	labs/2-ir/code/tsop.c	/^static int pick(struct readings *e, unsigned lb, unsigned ub) {$/;"	f	typeref:typename:int	file:
pin	labs/4-ws2812b/code/neopixel.c	/^    uint8_t pin;      \/\/ output pin$/;"	m	struct:neo_handle	typeref:typename:uint8_t	file:
pin	labs/4-ws2812b/fake-pi/check-timings.c	/^    enum { pin = 21 };$/;"	e	enum:notmain::__anon0e421cc20103	file:
pin_check_exists	labs/7-mem-protection/code/pinned-vm.c	/^void pin_check_exists(uint32_t va) {$/;"	f	typeref:typename:void
pin_debug	labs/7-mem-protection/code/pinned-vm.h	/^#   define pin_debug(/;"	d
pin_debug	libpi/include/pinned-vm.h	/^#   define pin_debug(/;"	d
pin_mem_attr_set	labs/7-mem-protection/code/pinned-vm.h	/^pin_mem_attr_set(pin_t e, mem_attr_t mem) {$/;"	f	typeref:typename:pin_t
pin_mem_attr_set	libpi/include/pinned-vm.h	/^pin_mem_attr_set(pin_t e, mem_attr_t mem) {$/;"	f	typeref:typename:pin_t
pin_mk	labs/7-mem-protection/code/pinned-vm.h	/^pin_mk(uint32_t G,$/;"	f	typeref:typename:pin_t
pin_mk	libpi/include/pinned-vm.h	/^pin_mk(uint32_t G,$/;"	f	typeref:typename:pin_t
pin_mk_device	labs/7-mem-protection/code/pinned-vm.h	/^pin_mk_device(uint32_t dom) {$/;"	f	typeref:typename:pin_t
pin_mk_device	libpi/include/pinned-vm.h	/^pin_mk_device(uint32_t dom) {$/;"	f	typeref:typename:pin_t
pin_mk_global	labs/7-mem-protection/code/pinned-vm.h	/^pin_mk_global(uint32_t dom, mem_perm_t perm, mem_attr_t attr) {$/;"	f	typeref:typename:pin_t
pin_mk_global	libpi/include/pinned-vm.h	/^pin_mk_global(uint32_t dom, mem_perm_t perm, mem_attr_t attr) {$/;"	f	typeref:typename:pin_t
pin_mmu_on	labs/7-mem-protection/code/pinned-vm.c	/^void pin_mmu_on(procmap_t *p) {$/;"	f	typeref:typename:void
pin_mmu_on	libpi/include/pinned-vm.h	/^pin_mmu_on(procmap_t *p) {$/;"	f	typeref:typename:void
pin_mmu_sec	labs/7-mem-protection/code/pinned-vm.c	/^void pin_mmu_sec(unsigned idx,  $/;"	f	typeref:typename:void
pin_procmap	labs/7-mem-protection/code/pinned-vm.c	/^void pin_procmap(procmap_t *p) {$/;"	f	typeref:typename:void
pin_set_size	labs/7-mem-protection/code/pinned-vm.h	/^pin_set_size(pin_t e, unsigned size) {$/;"	f	typeref:typename:pin_t
pin_set_size	libpi/include/pinned-vm.h	/^pin_set_size(pin_t e, unsigned size) {$/;"	f	typeref:typename:pin_t
pin_t	labs/7-mem-protection/code/pinned-vm.h	/^} pin_t;$/;"	t	typeref:struct:__anon867efaea0608
pin_t	libpi/include/pinned-vm.h	/^} pin_t;$/;"	t	typeref:struct:__anon7d92c1db0608
pio2	libpi/libm/e_asinf.c	/^pio2 =  1.570796326794896558e+00;$/;"	v	typeref:typename:const double	file:
pio2_1	libpi/libm/e_rem_pio2.c	/^pio2_1  =  1.57079632673412561417e+00, \/* 0x3FF921FB, 0x54400000 *\/$/;"	v	typeref:typename:const double	file:
pio2_1	libpi/libm/e_rem_pio2f.c	/^pio2_1  =  1.57079631090164184570e+00, \/* 0x3FF921FB, 0x50000000 *\/$/;"	v	typeref:typename:const double	file:
pio2_1t	libpi/libm/e_rem_pio2.c	/^pio2_1t =  6.07710050650619224932e-11, \/* 0x3DD0B461, 0x1A626331 *\/$/;"	v	typeref:typename:const double	file:
pio2_1t	libpi/libm/e_rem_pio2f.c	/^pio2_1t =  1.58932547735281966916e-08; \/* 0x3E5110b4, 0x611A6263 *\/$/;"	v	typeref:typename:const double	file:
pio2_2	libpi/libm/e_rem_pio2.c	/^pio2_2  =  6.07710050630396597660e-11, \/* 0x3DD0B461, 0x1A600000 *\/$/;"	v	typeref:typename:const double	file:
pio2_2t	libpi/libm/e_rem_pio2.c	/^pio2_2t =  2.02226624879595063154e-21, \/* 0x3BA3198A, 0x2E037073 *\/$/;"	v	typeref:typename:const double	file:
pio2_3	libpi/libm/e_rem_pio2.c	/^pio2_3  =  2.02226624871116645580e-21, \/* 0x3BA3198A, 0x2E000000 *\/$/;"	v	typeref:typename:const double	file:
pio2_3t	libpi/libm/e_rem_pio2.c	/^pio2_3t =  8.47842766036889956997e-32; \/* 0x397B839A, 0x252049C1 *\/$/;"	v	typeref:typename:const double	file:
pio2_hi	libpi/libm/e_acos.c	/^pio2_hi =  1.57079632679489655800e+00; \/* 0x3FF921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
pio2_hi	libpi/libm/e_acosf.c	/^pio2_hi =  1.5707962513e+00; \/* 0x3fc90fda *\/$/;"	v	typeref:typename:const float	file:
pio2_hi	libpi/libm/e_asin.c	/^pio2_hi =  1.57079632679489655800e+00, \/* 0x3FF921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
pio2_lo	libpi/libm/e_acos.c	/^pio2_lo =  6.12323399573676603587e-17; \/* 0x3C91A626, 0x33145C07 *\/$/;"	v	typeref:typename:volatile double	file:
pio2_lo	libpi/libm/e_acosf.c	/^pio2_lo =  7.5497894159e-08; \/* 0x33a22168 *\/$/;"	v	typeref:typename:volatile float	file:
pio2_lo	libpi/libm/e_asin.c	/^pio2_lo =  6.12323399573676603587e-17, \/* 0x3C91A626, 0x33145C07 *\/$/;"	v	typeref:typename:const double	file:
pio4	libpi/libm/k_tan.c	/^#define	pio4	/;"	d	file:
pio4_hi	libpi/libm/e_asin.c	/^pio4_hi =  7.85398163397448278999e-01, \/* 0x3FE921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
pio4lo	libpi/libm/k_tan.c	/^#define	pio4lo	/;"	d	file:
pitag_add_bin	libunix/pitag-linker.c	/^void pitag_add_bin(pitag_t *h, const char *bin_name, const void *bin, unsigned bin_nbytes) {$/;"	f	typeref:typename:void
pitag_add_bin_file	libunix/pitag-linker.c	/^void pitag_add_bin_file(pitag_t *h, const char *bin_name) {$/;"	f	typeref:typename:void
pitag_done	libunix/pitag-linker.c	/^void pitag_done(pitag_t *h) {$/;"	f	typeref:typename:void
pitag_start	libunix/pitag-linker.c	/^pitag_t pitag_start(const char *out, const void *prog, unsigned nbytes) {$/;"	f	typeref:typename:pitag_t
pitag_start_file	libunix/pitag-linker.c	/^pitag_t pitag_start_file(const char *out, const char *prog_name) {$/;"	f	typeref:typename:pitag_t
pitag_t	libunix/pi-tag.h	/^} pitag_t;$/;"	t	typeref:struct:__anon35c05d470108
pix_flush	labs/4-ws2812b/code/WS2812B.h	/^static inline void pix_flush(unsigned pin) { $/;"	f	typeref:typename:void
pix_pin	labs/4-ws2812b/code/0-timing-check.c	/^enum { pix_pin = 21 };$/;"	e	enum:__anon2fa1b48a0103	file:
pix_pin	labs/4-ws2812b/code/1-blink.c	/^enum { pix_pin = 21 };$/;"	e	enum:__anon22a768480103	file:
pix_pin	labs/4-ws2812b/code/2-neopix.c	/^enum { pix_pin = 21 };$/;"	e	enum:__anon8200940c0103	file:
pix_sendbit	labs/4-ws2812b/code/WS2812B.h	/^static inline void pix_sendbit(unsigned pin, uint8_t b) {$/;"	f	typeref:typename:void
pix_sendbyte	labs/4-ws2812b/code/WS2812B.h	/^static  void pix_sendbyte(unsigned pin, uint8_t b) {$/;"	f	typeref:typename:void
pix_sendpixel	labs/4-ws2812b/code/WS2812B.h	/^static inline void pix_sendpixel(unsigned pin, uint8_t r, uint8_t g, uint8_t b) {$/;"	f	typeref:typename:void
pixels	labs/4-ws2812b/code/neopixel.c	/^    struct neo_pixel pixels[];$/;"	m	struct:neo_handle	typeref:struct:neo_pixel[]	file:
place_cursor	labs/17-i2s/code/tests/3-i2s-audiovis.c	/^void place_cursor(neo_t h, int i) {$/;"	f	typeref:typename:void
place_cursor	labs/4-ws2812b/code/2-neopix.c	/^void place_cursor(neo_t h, int i, unsigned level) {$/;"	f	typeref:typename:void
pone	libpi/libm/e_j1.c	/^	static double pone(double x)$/;"	f	typeref:typename:double	file:
ponef	libpi/libm/e_j1f.c	/^	static float ponef(float x)$/;"	f	typeref:typename:float	file:
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$126
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$127
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$128
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$129
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$130
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$131
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$132
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$133
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$134
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$135
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$136
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$137
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$138
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$139
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$140
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$141
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$142
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$143
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$144
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$145
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$146
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$147
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$148
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$149
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$150
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$151
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$152
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$153
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$154
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$155
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$156
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$157
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$158
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$159
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.ICESTORM_LC.cells.$specify$160
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$90
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$91
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$92
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$93
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$94
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$95
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$96
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$97
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4K.cells.$specify$98
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$100
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$101
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$102
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$103
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$104
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$105
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$106
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$107
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNR.cells.$specify$99
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$117
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$118
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$119
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$120
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$121
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$122
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$123
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$124
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNRNW.cells.$specify$125
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$108
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$109
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$110
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$111
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$112
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$113
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$114
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$115
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.SB_RAM40_4KNW.cells.$specify$116
port_directions	labs/12-verilog-blink/code/0-light/led_top.json	/^          "port_directions": {$/;"	o	object:modules.top.cells.rgb
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.ICESTORM_LC
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.ICESTORM_RAM
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_CARRY
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFF
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFE
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFER
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFES
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFESR
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFESS
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFN
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFNE
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFNER
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFNES
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFNESR
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFNESS
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFNR
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFNS
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFNSR
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFNSS
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFR
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFS
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFSR
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_DFFSS
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_FILTER_50NS
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_GB
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_GB_IO
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_HFOSC
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_I2C
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_IO
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_IO_I3C
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_IO_OD
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_LEDDA_IP
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_LED_DRV_CUR
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_LFOSC
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_LUT4
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_MAC16
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_PLL40_2F_CORE
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_PLL40_2F_PAD
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_PLL40_2_PAD
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_PLL40_CORE
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_PLL40_PAD
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_RAM40_4K
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_RAM40_4KNR
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_RAM40_4KNRNW
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_RAM40_4KNW
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_RGBA_DRV
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_RGB_DRV
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_SPI
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_SPRAM256KA
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.SB_WARMBOOT
ports	labs/12-verilog-blink/code/0-light/led_top.json	/^      "ports": {$/;"	o	object:modules.top
positions_Q	labs/15-stepper-motor/alex-code/stepper-int.h	/^    Q_t positions_Q;$/;"	m	struct:__anon32e582eb0308	typeref:typename:Q_t
power_btn	labs/2-ir/code/tsop.c	/^const unsigned power_btn = 0x01de237e2;$/;"	v	typeref:typename:const unsigned
pp0	libpi/libm/s_erf.c	/^pp0  =  1.28379167095512558561e-01, \/* 0x3FC06EBA, 0x8214DB68 *\/$/;"	v	typeref:typename:const double	file:
pp0	libpi/libm/s_erff.c	/^pp0  =  1.28379166e-01F, \/*  0x1.06eba8p-3 *\/$/;"	v	typeref:typename:const float	file:
pp1	libpi/libm/s_erf.c	/^pp1  = -3.25042107247001499370e-01, \/* 0xBFD4CD7D, 0x691CB913 *\/$/;"	v	typeref:typename:const double	file:
pp1	libpi/libm/s_erff.c	/^pp1  = -3.36030394e-01F, \/* -0x1.58185ap-2 *\/$/;"	v	typeref:typename:const float	file:
pp2	libpi/libm/s_erf.c	/^pp2  = -2.84817495755985104766e-02, \/* 0xBF9D2A51, 0xDBD7194F *\/$/;"	v	typeref:typename:const double	file:
pp2	libpi/libm/s_erff.c	/^pp2  = -1.86260219e-03F, \/* -0x1.e8451ep-10 *\/$/;"	v	typeref:typename:const float	file:
pp3	libpi/libm/s_erf.c	/^pp3  = -5.77027029648944159157e-03, \/* 0xBF77A291, 0x236668E4 *\/$/;"	v	typeref:typename:const double	file:
pp4	libpi/libm/s_erf.c	/^pp4  = -2.37630166566501626084e-05, \/* 0xBEF8EAD6, 0x120016AC *\/$/;"	v	typeref:typename:const double	file:
pr2	libpi/libm/e_j1.c	/^static const double pr2[6] = {\/* for x in [2.8570,2]=1\/[0.3499,0.5] *\/$/;"	v	typeref:typename:const double[6]	file:
pr2	libpi/libm/e_j1f.c	/^static const float pr2[6] = {\/* for x in [2.8570,2]=1\/[0.3499,0.5] *\/$/;"	v	typeref:typename:const float[6]	file:
pr3	libpi/libm/e_j1.c	/^static const double pr3[6] = {$/;"	v	typeref:typename:const double[6]	file:
pr3	libpi/libm/e_j1f.c	/^static const float pr3[6] = {$/;"	v	typeref:typename:const float[6]	file:
pr5	libpi/libm/e_j1.c	/^static const double pr5[6] = { \/* for x in [8,4.5454]=1\/[0.125,0.22001] *\/$/;"	v	typeref:typename:const double[6]	file:
pr5	libpi/libm/e_j1f.c	/^static const float pr5[6] = { \/* for x in [8,4.5454]=1\/[0.125,0.22001] *\/$/;"	v	typeref:typename:const float[6]	file:
pr8	libpi/libm/e_j1.c	/^static const double pr8[6] = { \/* for x in [inf, 8]=1\/[0,0.125] *\/$/;"	v	typeref:typename:const double[6]	file:
pr8	libpi/libm/e_j1f.c	/^static const float pr8[6] = { \/* for x in [inf, 8]=1\/[0,0.125] *\/$/;"	v	typeref:typename:const float[6]	file:
pr_ent_mk	labs/7-mem-protection/code/procmap.h	/^pr_ent_mk(uint32_t addr, uint32_t nbytes, int type, unsigned dom) {$/;"	f	typeref:typename:pr_ent_t
pr_ent_mk	libpi/include/procmap.h	/^pr_ent_mk(uint32_t addr, uint32_t nbytes, int type, unsigned dom) {$/;"	f	typeref:typename:pr_ent_t
pr_ent_t	labs/7-mem-protection/code/procmap.h	/^} pr_ent_t;$/;"	t	typeref:struct:__anonf182ebee0108
pr_ent_t	libpi/include/procmap.h	/^} pr_ent_t;$/;"	t	typeref:struct:__anon2266429f0108
prefetch_abort_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^prefetch_abort_asm:$/;"	l
prefetch_abort_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^prefetch_abort_asm:$/;"	l
prefetch_abort_full_except	labs/11-memcheck-trap/code/full-except.c	/^void prefetch_abort_full_except(uint32_t regs[17], uint32_t spsr, uint32_t pc) {$/;"	f	typeref:typename:void
prefetch_abort_memtrace	labs/11-memcheck-trap/code/memtrace.c	/^prefetch_abort_memtrace(uint32_t *regs, uint32_t spsr, uint32_t pc) {$/;"	f	typeref:typename:void	file:
prefetch_abort_vector	labs/9-memcheck-stat/starter-code/interrupts-c.c	/^void prefetch_abort_vector(unsigned pc) {$/;"	f	typeref:typename:void
prefetch_abort_vector	labs/9-memcheck-stat/timer-int/interrupts-c.c	/^void prefetch_abort_vector(unsigned pc) {$/;"	f	typeref:typename:void
prefetch_abort_vector	libpi/staff-src/default-handler-prefetch.c	/^void prefetch_abort_vector(unsigned pc) { INT_UNHANDLED("prefetch abort", pc); }$/;"	f	typeref:typename:void
prefetch_flush	labs/20-d/code/arch/arm/start.s	/^#define prefetch_flush(/;"	d	file:
prefetch_flush	libpi/include/asm-helpers.h	/^static inline void prefetch_flush(void) {$/;"	f	typeref:typename:void
prefetch_flush	libpi/include/rpi-asm.h	/^#define prefetch_flush(/;"	d
prefetch_handler	labs/11-memcheck-trap/code/full-except.c	/^static full_except_t prefetch_handler, data_abort_handler;$/;"	v	typeref:typename:full_except_t	file:
prefetch_print_reason	labs/11-memcheck-trap/code/memtrace-internal.h	/^prefetch_print_reason(uint32_t pc) { $/;"	f	typeref:typename:uint32_t
prefix_cmp	libunix/suffix.c	/^int prefix_cmp(const char *s, const char *prefix) {$/;"	f	typeref:typename:int
pretty_time	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^typedef struct pretty_time {$/;"	s
pretty_time_t	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^} pretty_time_t;$/;"	t	typeref:struct:pretty_time
prev	labs/5-malloc+gc/code/tests-2.0/part2-test4-no-leak.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
prev	labs/5-malloc+gc/code/tests-2.0/part2-test5-gc.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
prev	labs/5-malloc+gc/code/tests-3.0/part2-test4-no-leak.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
prev	labs/5-malloc+gc/code/tests-3.0/part2-test5-gc.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
prev	labs/5-malloc+gc/code/tests/part2-test4.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
prev	labs/5-malloc+gc/code/tests/part2-test5.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
prev	labs/6-debug-alloc/code/tests-2.0/part2-test4-no-leak.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
prev	labs/6-debug-alloc/code/tests-2.0/part2-test5-gc.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
prev	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test4-no-leak.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
prev	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test5-gc.c	/^        struct list *prev;$/;"	m	struct:test::list	typeref:struct:list *	file:
print_field	libpi/libc/helper-macros.h	/^#define print_field(/;"	d
print_random	labs/4-ws2812b/fake-pi/pi-random.c	/^static void print_random(struct pi_random_data *r, unsigned n) {$/;"	f	typeref:typename:void	file:
print_readings	labs/2-ir/code/tsop.c	/^static void print_readings(struct readings *r, int n, unsigned remote_type) {$/;"	f	typeref:typename:void	file:
printk	labs/4-ws2812b/fake-pi/rpi.h	/^#define printk /;"	d
printk	libpi/include/rpi.h	/^int (printk)(const char *format, ...);$/;"	v	typeref:typename:int ()(const char * format,...)
printk	libpi/libc/circular.h	/^#   define printk /;"	d
printk	libpi/libc/printk.c	/^int printk(const char *fmt, ...) {$/;"	f	typeref:typename:int
procmap_default_mk	labs/7-mem-protection/code/procmap.h	/^static inline procmap_t procmap_default_mk(unsigned dom) {$/;"	f	typeref:typename:procmap_t
procmap_default_mk	libpi/include/procmap.h	/^static inline procmap_t procmap_default_mk(unsigned dom) {$/;"	f	typeref:typename:procmap_t
procmap_lookup	libpi/include/procmap.h	/^procmap_lookup(procmap_t *pmap, const void *addr) {$/;"	f	typeref:typename:pr_ent_t *
procmap_push	labs/7-mem-protection/code/procmap.h	/^static inline void procmap_push(procmap_t *p, pr_ent_t e) {$/;"	f	typeref:typename:void
procmap_push	libpi/include/procmap.h	/^static inline void procmap_push(procmap_t *p, pr_ent_t e) {$/;"	f	typeref:typename:void
procmap_t	labs/7-mem-protection/code/procmap.h	/^} procmap_t;$/;"	t	typeref:struct:__anonf182ebee0308
procmap_t	libpi/include/procmap.h	/^} procmap_t;$/;"	t	typeref:struct:__anon2266429f0308
prog	fpga/upduino/rules.mk	/^prog: $(TOP).bin$/;"	t
prog_name	labs/18-ptag/ptag-linker/ptag-structs.h	/^    char prog_name[128];  \/\/ name of .bin program.$/;"	m	struct:ptag_prog	typeref:typename:char[128]
protos	libpi/libm/Makefile	/^protos: $/;"	t
ps2	libpi/libm/e_j1.c	/^static const double ps2[5] = {$/;"	v	typeref:typename:const double[5]	file:
ps2	libpi/libm/e_j1f.c	/^static const float ps2[5] = {$/;"	v	typeref:typename:const float[5]	file:
ps3	libpi/libm/e_j1.c	/^static const double ps3[5] = {$/;"	v	typeref:typename:const double[5]	file:
ps3	libpi/libm/e_j1f.c	/^static const float ps3[5] = {$/;"	v	typeref:typename:const float[5]	file:
ps5	libpi/libm/e_j1.c	/^static const double ps5[5] = {$/;"	v	typeref:typename:const double[5]	file:
ps5	libpi/libm/e_j1f.c	/^static const float ps5[5] = {$/;"	v	typeref:typename:const float[5]	file:
ps8	libpi/libm/e_j1.c	/^static const double ps8[5] = {$/;"	v	typeref:typename:const double[5]	file:
ps8	libpi/libm/e_j1f.c	/^static const float ps8[5] = {$/;"	v	typeref:typename:const float[5]	file:
ptag	labs/18-ptag/reloc-install-pi/ptag.h	/^typedef struct ptag {$/;"	s
ptag-linker	labs/18-ptag/ptag-linker/Makefile	/^ptag-linker: ptag-linker.o $(DEPS)$/;"	t
ptag_append_prog	labs/18-ptag/ptag-linker/ptag-linker.c	/^void ptag_append_prog(file_t *f, const char *file_name) {$/;"	f	typeref:typename:void
ptag_hdr	labs/18-ptag/ptag-linker/ptag-structs.h	/^typedef struct ptag_hdr {$/;"	s
ptag_hdr_mk	labs/18-ptag/ptag-linker/ptag-linker.c	/^ptag_hdr_mk(file_t *f, uint32_t tag, uint32_t nbytes) {$/;"	f	typeref:typename:ptag_hdr_t	file:
ptag_hdr_t	labs/18-ptag/ptag-linker/ptag-structs.h	/^} ptag_hdr_t;$/;"	t	typeref:struct:ptag_hdr
ptag_make_list	labs/18-ptag/reloc-install-pi/ptag-cstart.c	/^static void ptag_make_list(void *addr, unsigned nbytes, unsigned ntags) {$/;"	f	typeref:typename:void	file:
ptag_move	labs/18-ptag/reloc-install-pi/ptag-cstart.c	/^static void *ptag_move(unsigned *out_nbytes, unsigned *out_ntags) {$/;"	f	typeref:typename:void *	file:
ptag_next	labs/18-ptag/reloc-install-pi/ptag-cstart.c	/^ptag_t *ptag_next(ptag_t *p) {$/;"	f	typeref:typename:ptag_t *
ptag_prog	labs/18-ptag/ptag-linker/ptag-structs.h	/^typedef struct ptag_prog {$/;"	s
ptag_prog_t	labs/18-ptag/ptag-linker/ptag-structs.h	/^} ptag_prog_t;$/;"	t	typeref:struct:ptag_prog
ptag_start	labs/18-ptag/reloc-install-pi/ptag-cstart.c	/^ptag_t *ptag_start(void) {$/;"	f	typeref:typename:ptag_t *
ptag_t	labs/18-ptag/reloc-install-pi/ptag.h	/^} ptag_t;$/;"	t	typeref:struct:ptag
ptime_end	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^static inline pretty_time_t ptime_end(unsigned start) {$/;"	f	typeref:typename:pretty_time_t
ptime_tot	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^static inline pretty_time_t ptime_tot(unsigned total_usec) {$/;"	f	typeref:typename:pretty_time_t
ptr	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^            union header *ptr; \/* next block if on free list *\/$/;"	m	struct:header::__anon981a996d0108	typeref:union:header *	file:
ptr	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^            union header *ptr; \/* next block if on free list *\/$/;"	m	struct:header::__anonf6801f1e0108	typeref:union:header *	file:
ptr	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^    		union header *ptr; \/* next block if on free list *\/$/;"	m	struct:header::__anonc6a5bfac0108	typeref:union:header *	file:
ptr	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^            union header *ptr; \/* next block if on free list *\/$/;"	m	struct:header::__anon9d180e0f0108	typeref:union:header *	file:
ptr	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^            union header *ptr; \/* next block if on free list *\/$/;"	m	struct:header::__anonc37fb2130108	typeref:union:header *	file:
ptr	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^    		union header *ptr; \/* next block if on free list *\/$/;"	m	struct:header::__anon9b2e334e0108	typeref:union:header *	file:
ptr	labs/5-malloc+gc/code/kr-malloc.h	/^    		union header *ptr; \/* next block if on free list *\/$/;"	m	struct:header::__anon39859eb60108	typeref:union:header *
ptr	labs/6-debug-alloc/code/kr-malloc.h	/^    		union header *ptr; \/* next block if on free list *\/$/;"	m	struct:header::__anon33084f090108	typeref:union:header *
ptr	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^    		union header *ptr; \/* next block if on free list *\/$/;"	m	struct:header::__anon795879250108	typeref:union:header *
ptrdiff_t	labs/20-d/code/libd/object.d	/^alias ptrdiff_t = typeof(cast(void*) 0 - cast(void*) 0);$/;"	a	file:
ptrdiff_t	labs/20-d/object.d	/^alias ptrdiff_t = typeof(cast(void*) 0 - cast(void*) 0);$/;"	a	file:
purify_alloc	labs/11-memcheck-trap/code/purify.h	/^#define purify_alloc(/;"	d
purify_alloc_raw	labs/11-memcheck-trap/code/checker-purify.c	/^void *purify_alloc_raw(unsigned n, src_loc_t l) {$/;"	f	typeref:typename:void *
purify_error	labs/11-memcheck-trap/code/checker-purify.c	/^static void purify_error(uint32_t pc, void *addr, const char *op) {$/;"	f	typeref:typename:void	file:
purify_free	labs/11-memcheck-trap/code/purify.h	/^#define purify_free(/;"	d
purify_free_raw	labs/11-memcheck-trap/code/checker-purify.c	/^void purify_free_raw(void *p, src_loc_t l) {$/;"	f	typeref:typename:void
purify_handler	labs/11-memcheck-trap/code/checker-purify.c	/^static int purify_handler(uint32_t pc, uint32_t addr, unsigned load_p) {$/;"	f	typeref:typename:int	file:
purify_init	labs/11-memcheck-trap/code/checker-purify.c	/^void purify_init(void) {$/;"	f	typeref:typename:void
purify_verbose_set	labs/11-memcheck-trap/code/purify.h	/^static inline void purify_verbose_set(int v_p) {$/;"	f	typeref:typename:void
put16	libpi/staff-src/put-get.S	/^put16:$/;"	l
put32	labs/4-ws2812b/fake-pi/fake-pi.c	/^void put32(volatile void *addr, uint32_t v) {$/;"	f	typeref:typename:void
put32	libpi/staff-start.S	/^put32:$/;"	l
put32_T	libpi/libc/helper-macros.h	/^#define put32_T(/;"	d
put8	libpi/staff-src/put-get.S	/^put8:$/;"	l
put_uint32	libunix/put-get.c	/^void put_uint32(int fd, uint32_t u) { write_exact(fd, &u, 4); }$/;"	f	typeref:typename:void
put_uint8	libunix/put-get.c	/^void put_uint8(int fd, uint8_t b)   { write_exact(fd, &b, 1); }$/;"	f	typeref:typename:void
putc	labs/20-d/code/libd/ulib/io.d	/^    void function(ubyte) putc;$/;"	m	struct:File	file:
putk	libpi/libc/putk.c	/^int (*putk)(const char *p) = internal_putk;$/;"	v	typeref:typename:int (*)(const char * p)
pzero	libpi/libm/e_j0.c	/^	static double pzero(double x)$/;"	f	typeref:typename:double	file:
pzerof	libpi/libm/e_j0f.c	/^	static float pzerof(float x)$/;"	f	typeref:typename:float	file:
q	labs/12-verilog-blink/code/3-blink/counter.sv	/^        output logic [$clog2(M)-1:0] q$/;"	p	module:counter
qR2	libpi/libm/e_j0.c	/^static const double qR2[6] = {\/* for x in [2.8570,2]=1\/[0.3499,0.5] *\/$/;"	v	typeref:typename:const double[6]	file:
qR2	libpi/libm/e_j0f.c	/^static const float qR2[6] = {\/* for x in [2.8570,2]=1\/[0.3499,0.5] *\/$/;"	v	typeref:typename:const float[6]	file:
qR3	libpi/libm/e_j0.c	/^static const double qR3[6] = {\/* for x in [4.547,2.8571]=1\/[0.2199,0.35001] *\/$/;"	v	typeref:typename:const double[6]	file:
qR3	libpi/libm/e_j0f.c	/^static const float qR3[6] = {\/* for x in [4.547,2.8571]=1\/[0.2199,0.35001] *\/$/;"	v	typeref:typename:const float[6]	file:
qR5	libpi/libm/e_j0.c	/^static const double qR5[6] = { \/* for x in [8,4.5454]=1\/[0.125,0.22001] *\/$/;"	v	typeref:typename:const double[6]	file:
qR5	libpi/libm/e_j0f.c	/^static const float qR5[6] = { \/* for x in [8,4.5454]=1\/[0.125,0.22001] *\/$/;"	v	typeref:typename:const float[6]	file:
qR8	libpi/libm/e_j0.c	/^static const double qR8[6] = { \/* for x in [inf, 8]=1\/[0,0.125] *\/$/;"	v	typeref:typename:const double[6]	file:
qR8	libpi/libm/e_j0f.c	/^static const float qR8[6] = { \/* for x in [inf, 8]=1\/[0,0.125] *\/$/;"	v	typeref:typename:const float[6]	file:
qS1	libpi/libm/e_acos.c	/^qS1 = -2.40339491173441421878e+00, \/* 0xC0033A27, 0x1C8A2D4B *\/$/;"	v	typeref:typename:const double	file:
qS1	libpi/libm/e_acosf.c	/^qS1 = -7.0662963390e-01;$/;"	v	typeref:typename:const float	file:
qS1	libpi/libm/e_asin.c	/^qS1 = -2.40339491173441421878e+00, \/* 0xC0033A27, 0x1C8A2D4B *\/$/;"	v	typeref:typename:const double	file:
qS1	libpi/libm/e_asinf.c	/^qS1 = -7.0662963390e-01;$/;"	v	typeref:typename:const float	file:
qS2	libpi/libm/e_acos.c	/^qS2 =  2.02094576023350569471e+00, \/* 0x40002AE5, 0x9C598AC8 *\/$/;"	v	typeref:typename:const double	file:
qS2	libpi/libm/e_asin.c	/^qS2 =  2.02094576023350569471e+00, \/* 0x40002AE5, 0x9C598AC8 *\/$/;"	v	typeref:typename:const double	file:
qS2	libpi/libm/e_j0.c	/^static const double qS2[6] = {$/;"	v	typeref:typename:const double[6]	file:
qS2	libpi/libm/e_j0f.c	/^static const float qS2[6] = {$/;"	v	typeref:typename:const float[6]	file:
qS3	libpi/libm/e_acos.c	/^qS3 = -6.88283971605453293030e-01, \/* 0xBFE6066C, 0x1B8D0159 *\/$/;"	v	typeref:typename:const double	file:
qS3	libpi/libm/e_asin.c	/^qS3 = -6.88283971605453293030e-01, \/* 0xBFE6066C, 0x1B8D0159 *\/$/;"	v	typeref:typename:const double	file:
qS3	libpi/libm/e_j0.c	/^static const double qS3[6] = {$/;"	v	typeref:typename:const double[6]	file:
qS3	libpi/libm/e_j0f.c	/^static const float qS3[6] = {$/;"	v	typeref:typename:const float[6]	file:
qS4	libpi/libm/e_acos.c	/^qS4 =  7.70381505559019352791e-02; \/* 0x3FB3B8C5, 0xB12E9282 *\/$/;"	v	typeref:typename:const double	file:
qS4	libpi/libm/e_asin.c	/^qS4 =  7.70381505559019352791e-02; \/* 0x3FB3B8C5, 0xB12E9282 *\/$/;"	v	typeref:typename:const double	file:
qS5	libpi/libm/e_j0.c	/^static const double qS5[6] = {$/;"	v	typeref:typename:const double[6]	file:
qS5	libpi/libm/e_j0f.c	/^static const float qS5[6] = {$/;"	v	typeref:typename:const float[6]	file:
qS8	libpi/libm/e_j0.c	/^static const double qS8[6] = {$/;"	v	typeref:typename:const double[6]	file:
qS8	libpi/libm/e_j0f.c	/^static const float qS8[6] = {$/;"	v	typeref:typename:const float[6]	file:
qa1	libpi/libm/s_erf.c	/^qa1  =  1.06420880400844228286e-01, \/* 0x3FBB3E66, 0x18EEE323 *\/$/;"	v	typeref:typename:const double	file:
qa1	libpi/libm/s_erff.c	/^qa1  =  6.02074385e-01F, \/*  0x1.344318p-1 *\/$/;"	v	typeref:typename:const float	file:
qa2	libpi/libm/s_erf.c	/^qa2  =  5.40397917702171048937e-01, \/* 0x3FE14AF0, 0x92EB6F33 *\/$/;"	v	typeref:typename:const double	file:
qa2	libpi/libm/s_erff.c	/^qa2  =  5.35934687e-01F, \/*  0x1.126608p-1 *\/$/;"	v	typeref:typename:const float	file:
qa3	libpi/libm/s_erf.c	/^qa3  =  7.18286544141962662868e-02, \/* 0x3FB2635C, 0xD99FE9A7 *\/$/;"	v	typeref:typename:const double	file:
qa3	libpi/libm/s_erff.c	/^qa3  =  1.68576106e-01F, \/*  0x1.593e6ep-3 *\/$/;"	v	typeref:typename:const float	file:
qa4	libpi/libm/s_erf.c	/^qa4  =  1.26171219808761642112e-01, \/* 0x3FC02660, 0xE763351F *\/$/;"	v	typeref:typename:const double	file:
qa4	libpi/libm/s_erff.c	/^qa4  =  5.62181212e-02F, \/*  0x1.cc89f2p-5 *\/$/;"	v	typeref:typename:const float	file:
qa5	libpi/libm/s_erf.c	/^qa5  =  1.36370839120290507362e-02, \/* 0x3F8BEDC2, 0x6B51DD1C *\/$/;"	v	typeref:typename:const double	file:
qa6	libpi/libm/s_erf.c	/^qa6  =  1.19844998467991074170e-02, \/* 0x3F888B54, 0x5735151D *\/$/;"	v	typeref:typename:const double	file:
qone	libpi/libm/e_j1.c	/^	static double qone(double x)$/;"	f	typeref:typename:double	file:
qonef	libpi/libm/e_j1f.c	/^	static float qonef(float x)$/;"	f	typeref:typename:float	file:
qq1	libpi/libm/s_erf.c	/^qq1  =  3.97917223959155352819e-01, \/* 0x3FD97779, 0xCDDADC09 *\/$/;"	v	typeref:typename:const double	file:
qq1	libpi/libm/s_erff.c	/^qq1  =  3.12324286e-01F, \/*  0x1.3fd1f0p-2 *\/$/;"	v	typeref:typename:const float	file:
qq2	libpi/libm/s_erf.c	/^qq2  =  6.50222499887672944485e-02, \/* 0x3FB0A54C, 0x5536CEBA *\/$/;"	v	typeref:typename:const double	file:
qq2	libpi/libm/s_erff.c	/^qq2  =  2.16070302e-02F, \/*  0x1.620274p-6 *\/$/;"	v	typeref:typename:const float	file:
qq3	libpi/libm/s_erf.c	/^qq3  =  5.08130628187576562776e-03, \/* 0x3F74D022, 0xC4D36B0F *\/$/;"	v	typeref:typename:const double	file:
qq3	libpi/libm/s_erff.c	/^qq3  = -1.98859419e-03F, \/* -0x1.04a626p-9 *\/$/;"	v	typeref:typename:const float	file:
qq4	libpi/libm/s_erf.c	/^qq4  =  1.32494738004321644526e-04, \/* 0x3F215DC9, 0x221C1A10 *\/$/;"	v	typeref:typename:const double	file:
qq5	libpi/libm/s_erf.c	/^qq5  = -3.96022827877536812320e-06, \/* 0xBED09C43, 0x42A26120 *\/$/;"	v	typeref:typename:const double	file:
qr2	libpi/libm/e_j1.c	/^static const double qr2[6] = {\/* for x in [2.8570,2]=1\/[0.3499,0.5] *\/$/;"	v	typeref:typename:const double[6]	file:
qr2	libpi/libm/e_j1f.c	/^static const float qr2[6] = {\/* for x in [2.8570,2]=1\/[0.3499,0.5] *\/$/;"	v	typeref:typename:const float[6]	file:
qr3	libpi/libm/e_j1.c	/^static const double qr3[6] = {$/;"	v	typeref:typename:const double[6]	file:
qr3	libpi/libm/e_j1f.c	/^static const float qr3[6] = {$/;"	v	typeref:typename:const float[6]	file:
qr5	libpi/libm/e_j1.c	/^static const double qr5[6] = { \/* for x in [8,4.5454]=1\/[0.125,0.22001] *\/$/;"	v	typeref:typename:const double[6]	file:
qr5	libpi/libm/e_j1f.c	/^static const float qr5[6] = { \/* for x in [8,4.5454]=1\/[0.125,0.22001] *\/$/;"	v	typeref:typename:const float[6]	file:
qr8	libpi/libm/e_j1.c	/^static const double qr8[6] = { \/* for x in [inf, 8]=1\/[0,0.125] *\/$/;"	v	typeref:typename:const double[6]	file:
qr8	libpi/libm/e_j1f.c	/^static const float qr8[6] = { \/* for x in [inf, 8]=1\/[0,0.125] *\/$/;"	v	typeref:typename:const float[6]	file:
qs2	libpi/libm/e_j1.c	/^static const double qs2[6] = {$/;"	v	typeref:typename:const double[6]	file:
qs2	libpi/libm/e_j1f.c	/^static const float qs2[6] = {$/;"	v	typeref:typename:const float[6]	file:
qs3	libpi/libm/e_j1.c	/^static const double qs3[6] = {$/;"	v	typeref:typename:const double[6]	file:
qs3	libpi/libm/e_j1f.c	/^static const float qs3[6] = {$/;"	v	typeref:typename:const float[6]	file:
qs5	libpi/libm/e_j1.c	/^static const double qs5[6] = {$/;"	v	typeref:typename:const double[6]	file:
qs5	libpi/libm/e_j1f.c	/^static const float qs5[6] = {$/;"	v	typeref:typename:const float[6]	file:
qs8	libpi/libm/e_j1.c	/^static const double qs8[6] = {$/;"	v	typeref:typename:const double[6]	file:
qs8	libpi/libm/e_j1f.c	/^static const float qs8[6] = {$/;"	v	typeref:typename:const float[6]	file:
quarter	labs/15-stepper-motor/alex-code/national_anthem.c	/^unsigned quarter = half\/2;$/;"	v	typeref:typename:unsigned
qzero	libpi/libm/e_j0.c	/^	static double qzero(double x)$/;"	f	typeref:typename:double	file:
qzerof	libpi/libm/e_j0f.c	/^	static float qzerof(float x)$/;"	f	typeref:typename:float	file:
r	labs/4-ws2812b/code/neopixel.c	/^    uint8_t r,g,b;$/;"	m	struct:neo_pixel	typeref:typename:uint8_t	file:
r	labs/4-ws2812b/fake-pi/fake-random.c	/^static struct pi_random_data r;$/;"	v	typeref:struct:pi_random_data	file:
r	libpi/include/color.h	/^  uint8_t r:8;$/;"	m	struct:color	typeref:typename:uint8_t:8
r00	libpi/libm/e_j1.c	/^r00  = -6.25000000000000000000e-02, \/* 0xBFB00000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
r00	libpi/libm/e_j1f.c	/^r00  = -6.2500000000e-02, \/* 0xbd800000 *\/$/;"	v	typeref:typename:const float	file:
r01	libpi/libm/e_j1.c	/^r01  =  1.40705666955189706048e-03, \/* 0x3F570D9F, 0x98472C61 *\/$/;"	v	typeref:typename:const double	file:
r01	libpi/libm/e_j1f.c	/^r01  =  1.4070566976e-03, \/* 0x3ab86cfd *\/$/;"	v	typeref:typename:const float	file:
r02	libpi/libm/e_j1.c	/^r02  = -1.59955631084035597520e-05, \/* 0xBEF0C5C6, 0xBA169668 *\/$/;"	v	typeref:typename:const double	file:
r02	libpi/libm/e_j1f.c	/^r02  = -1.5995563444e-05, \/* 0xb7862e36 *\/$/;"	v	typeref:typename:const float	file:
r03	libpi/libm/e_j1.c	/^r03  =  4.96727999609584448412e-08, \/* 0x3E6AAAFA, 0x46CA0BD9 *\/$/;"	v	typeref:typename:const double	file:
r03	libpi/libm/e_j1f.c	/^r03  =  4.9672799207e-08, \/* 0x335557d2 *\/$/;"	v	typeref:typename:const float	file:
r1	libpi/libm/e_lgamma_r.c	/^r1  =  1.39200533467621045958e+00, \/* 0x3FF645A7, 0x62C4AB74 *\/$/;"	v	typeref:typename:const double	file:
r1	libpi/libm/e_lgammaf_r.c	/^r1  =  1.3920053244e+00, \/* 0x3fb22d3b *\/$/;"	v	typeref:typename:const float	file:
r2	libpi/libm/e_lgamma_r.c	/^r2  =  7.21935547567138069525e-01, \/* 0x3FE71A18, 0x93D3DCDC *\/$/;"	v	typeref:typename:const double	file:
r2	libpi/libm/e_lgammaf_r.c	/^r2  =  7.2193557024e-01, \/* 0x3f38d0c5 *\/$/;"	v	typeref:typename:const float	file:
r3	libpi/libm/e_lgamma_r.c	/^r3  =  1.71933865632803078993e-01, \/* 0x3FC601ED, 0xCCFBDF27 *\/$/;"	v	typeref:typename:const double	file:
r3	libpi/libm/e_lgammaf_r.c	/^r3  =  1.7193385959e-01, \/* 0x3e300f6e *\/$/;"	v	typeref:typename:const float	file:
r4	libpi/libm/e_lgamma_r.c	/^r4  =  1.86459191715652901344e-02, \/* 0x3F9317EA, 0x742ED475 *\/$/;"	v	typeref:typename:const double	file:
r4	libpi/libm/e_lgammaf_r.c	/^r4  =  1.8645919859e-02, \/* 0x3c98bf54 *\/$/;"	v	typeref:typename:const float	file:
r5	libpi/libm/e_lgamma_r.c	/^r5  =  7.77942496381893596434e-04, \/* 0x3F497DDA, 0xCA41A95B *\/$/;"	v	typeref:typename:const double	file:
r5	libpi/libm/e_lgammaf_r.c	/^r5  =  7.7794247773e-04, \/* 0x3a4beed6 *\/$/;"	v	typeref:typename:const float	file:
r6	libpi/libm/e_lgamma_r.c	/^r6  =  7.32668430744625636189e-06, \/* 0x3EDEBAF7, 0xA5B38140 *\/$/;"	v	typeref:typename:const double	file:
r6	libpi/libm/e_lgammaf_r.c	/^r6  =  7.3266842264e-06, \/* 0x36f5d7bd *\/$/;"	v	typeref:typename:const float	file:
ra0	libpi/libm/s_erf.c	/^ra0  = -9.86494403484714822705e-03, \/* 0xBF843412, 0x600D6435 *\/$/;"	v	typeref:typename:const double	file:
ra0	libpi/libm/s_erff.c	/^ra0  = -9.87132732e-03F, \/* -0x1.4376b2p-7 *\/$/;"	v	typeref:typename:const float	file:
ra1	libpi/libm/s_erf.c	/^ra1  = -6.93858572707181764372e-01, \/* 0xBFE63416, 0xE4BA7360 *\/$/;"	v	typeref:typename:const double	file:
ra1	libpi/libm/s_erff.c	/^ra1  = -5.53605914e-01F, \/* -0x1.1b723cp-1 *\/$/;"	v	typeref:typename:const float	file:
ra2	libpi/libm/s_erf.c	/^ra2  = -1.05586262253232909814e+01, \/* 0xC0251E04, 0x41B0E726 *\/$/;"	v	typeref:typename:const double	file:
ra2	libpi/libm/s_erff.c	/^ra2  = -2.17589188e+00F, \/* -0x1.1683a0p+1 *\/$/;"	v	typeref:typename:const float	file:
ra3	libpi/libm/s_erf.c	/^ra3  = -6.23753324503260060396e+01, \/* 0xC04F300A, 0xE4CBA38D *\/$/;"	v	typeref:typename:const double	file:
ra3	libpi/libm/s_erff.c	/^ra3  = -1.43268085e+00F, \/* -0x1.6ec42cp+0 *\/$/;"	v	typeref:typename:const float	file:
ra4	libpi/libm/s_erf.c	/^ra4  = -1.62396669462573470355e+02, \/* 0xC0644CB1, 0x84282266 *\/$/;"	v	typeref:typename:const double	file:
ra5	libpi/libm/s_erf.c	/^ra5  = -1.84605092906711035994e+02, \/* 0xC067135C, 0xEBCCABB2 *\/$/;"	v	typeref:typename:const double	file:
ra6	libpi/libm/s_erf.c	/^ra6  = -8.12874355063065934246e+01, \/* 0xC0545265, 0x57E4D2F2 *\/$/;"	v	typeref:typename:const double	file:
ra7	libpi/libm/s_erf.c	/^ra7  = -9.81432934416914548592e+00, \/* 0xC023A0EF, 0xC69AC25C *\/$/;"	v	typeref:typename:const double	file:
raise_op_p	labs/4-ws2812b/fake-pi/fake-pi.c	/^    enum { raise_op_p = 1 };$/;"	e	enum:PUT32::__anon01e4c7190303	file:
rand_deg	labs/4-ws2812b/fake-pi/pi-random.h	/^    int rand_deg;       \/* Degree of random number generator.  *\/$/;"	m	struct:pi_random_data	typeref:typename:int
rand_sep	labs/4-ws2812b/fake-pi/pi-random.h	/^    int rand_sep;       \/* Distance between front and rear.  *\/$/;"	m	struct:pi_random_data	typeref:typename:int
rand_type	labs/4-ws2812b/fake-pi/pi-random.h	/^    int rand_type;      \/* Type of random number generator.  *\/$/;"	m	struct:pi_random_data	typeref:typename:int
random	labs/4-ws2812b/fake-pi/fake-pi.h	/^#define random(/;"	d
random_poly_info	labs/4-ws2812b/fake-pi/pi-random.c	/^static const struct random_poly_info random_poly_info =$/;"	v	typeref:typename:const struct random_poly_info	file:
random_poly_info	labs/4-ws2812b/fake-pi/pi-random.c	/^struct random_poly_info$/;"	s	file:
raspi1ap	labs/20-d/code/kernel/board/raspi/sys.d	/^version (raspi1ap) {$/;"	V	file:
raspi3b	labs/20-d/code/kernel/board/raspi/sys.d	/^version (raspi3b) {$/;"	V	file:
raspi4b	labs/20-d/code/kernel/board/raspi/sys.d	/^version (raspi4b) {$/;"	V	file:
raw	labs/17-i2s/py/generate_lut.py	/^        raw = math.sin(2 * math.pi * i \/ FFT_SINE_LUT_SIZE)$/;"	v
rb0	libpi/libm/s_erf.c	/^rb0  = -9.86494292470009928597e-03, \/* 0xBF843412, 0x39E86F4A *\/$/;"	v	typeref:typename:const double	file:
rb0	libpi/libm/s_erff.c	/^rb0  = -9.86494310e-03F, \/* -0x1.434124p-7 *\/$/;"	v	typeref:typename:const float	file:
rb1	libpi/libm/s_erf.c	/^rb1  = -7.99283237680523006574e-01, \/* 0xBFE993BA, 0x70C285DE *\/$/;"	v	typeref:typename:const double	file:
rb1	libpi/libm/s_erff.c	/^rb1  = -6.25171244e-01F, \/* -0x1.401672p-1 *\/$/;"	v	typeref:typename:const float	file:
rb2	libpi/libm/s_erf.c	/^rb2  = -1.77579549177547519889e+01, \/* 0xC031C209, 0x555F995A *\/$/;"	v	typeref:typename:const double	file:
rb2	libpi/libm/s_erff.c	/^rb2  = -6.16498327e+00F, \/* -0x1.8a8f16p+2 *\/$/;"	v	typeref:typename:const float	file:
rb3	libpi/libm/s_erf.c	/^rb3  = -1.60636384855821916062e+02, \/* 0xC064145D, 0x43C5ED98 *\/$/;"	v	typeref:typename:const double	file:
rb3	libpi/libm/s_erff.c	/^rb3  = -1.66696873e+01F, \/* -0x1.0ab70ap+4 *\/$/;"	v	typeref:typename:const float	file:
rb4	libpi/libm/s_erf.c	/^rb4  = -6.37566443368389627722e+02, \/* 0xC083EC88, 0x1375F228 *\/$/;"	v	typeref:typename:const double	file:
rb4	libpi/libm/s_erff.c	/^rb4  = -9.53764343e+00F, \/* -0x1.313460p+3 *\/$/;"	v	typeref:typename:const float	file:
rb5	libpi/libm/s_erf.c	/^rb5  = -1.02509513161107724954e+03, \/* 0xC0900461, 0x6A2E5992 *\/$/;"	v	typeref:typename:const double	file:
rb6	libpi/libm/s_erf.c	/^rb6  = -4.83519191608651397019e+02, \/* 0xC07E384E, 0x9BDC383F *\/$/;"	v	typeref:typename:const double	file:
read	labs/20-d/code/kernel/arch/riscv/csr.d	/^uintptr read(Reg reg)() {$/;"	f
read	labs/20-d/code/kernel/board/raspi/gpio.d	/^bool read(uint pin) {$/;"	f
read	labs/20-d/code/kernel/gpio.d	/^alias read = gpio.read;$/;"	a	file:
read	labs/8-i2c-adc/code/i2c.c	/^	uint32_t read:1,	\/\/ :0 READ transfer.  $/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:1	file:
read_ads1115_safe	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^short read_ads1115_safe(uint8_t dev_addr) {$/;"	f	typeref:typename:short
read_c	labs/8-i2c-adc/code/i2c.c	/^static c_register read_c(volatile c_register *c) {$/;"	f	typeref:typename:c_register	file:
read_exact	libunix/read-exact.c	/^int read_exact(int fd, void *data, unsigned n) {$/;"	f	typeref:typename:int
read_file	libunix/read-file.c	/^void *read_file(unsigned *size, const char *name) {$/;"	f	typeref:typename:void *
read_file_noalloc	libunix/read-file.c	/^int read_file_noalloc(const char *name, void *buf, unsigned maxsize) {$/;"	f	typeref:typename:int
read_s	labs/8-i2c-adc/code/i2c.c	/^static s_register read_s(volatile s_register *s) {$/;"	f	typeref:typename:s_register	file:
read_timeout	libunix/read-timeout.c	/^int read_timeout(int fd, void *data, unsigned n, unsigned timeout) {$/;"	f	typeref:typename:int
read_while_eq	labs/2-ir/code/tsop.c	/^static int read_while_eq(int pin, int v, unsigned timeout) {$/;"	f	typeref:typename:int	file:
readings	labs/2-ir/code/tsop.c	/^struct readings { unsigned usec, v; };$/;"	s	file:
reboot	labs/20-d/code/kernel/board/raspi/sys.d	/^void reboot() {$/;"	f
reboot	labs/20-d/code/kernel/sys.d	/^alias reboot = sys.reboot;$/;"	a	file:
reboot_callout	libpi/staff-src/default-reboot-callout.c	/^void reboot_callout(void) {} $/;"	f	typeref:typename:void
reboot_handler	libpi/staff-src/default-reboot-handler.c	/^void reboot_handler(void) { } $/;"	f	typeref:typename:void
redupil	libpi/libm/s_catanl.c	/^redupil(long double x)$/;"	f	typeref:typename:long double	file:
redupil	libpi/libm/s_ctanl.c	/^redupil(long double x)$/;"	f	typeref:typename:long double	file:
redux	libpi/libm/s_exp2.c	/^    redux    = 0x1.8p52 \/ TBLSIZE,$/;"	v	typeref:typename:const double	file:
redux	libpi/libm/s_exp2f.c	/^    redux   = 0x1.8p23f \/ TBLSIZE,$/;"	v	typeref:typename:const float	file:
refs_middle	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_middle	labs/5-malloc+gc/code/ckalloc copy.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_middle	labs/6-debug-alloc/code/ckalloc copy.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_middle	labs/6-debug-alloc/code/ckalloc.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_middle	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_middle	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_middle	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_middle	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_middle	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_middle	libpi/include/ckalloc.h	/^    uint32_t refs_middle;   \/\/ number of pointers to the middle of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	labs/5-malloc+gc/code/ckalloc copy.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	labs/6-debug-alloc/code/ckalloc copy.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	labs/6-debug-alloc/code/ckalloc.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
refs_start	libpi/include/ckalloc.h	/^    uint32_t refs_start;    \/\/ number of pointers to the start of the block.$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
reloc	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^    struct reloc { $/;"	s	struct:__anon5c8cf91e0108
reloc	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^    } reloc[CODE_MAX_RELOC];$/;"	m	struct:__anon5c8cf91e0108	typeref:struct:__anon5c8cf91e0108::reloc[]
reloc-bootloader.ptag	labs/18-ptag/reloc-install-pi/Makefile	/^reloc-bootloader.ptag: hello\/hello.bin reloc-bootloader.bin$/;"	t
reloc-install	labs/18-ptag/ptag-linker/Makefile	/^reloc-install: reloc-install.o $(DEPS)$/;"	t
reloc_mark	labs/1-dynamic-code-gen/code/unix-side/code-gen.c	/^void reloc_mark(code_t *c, int op, uint32_t l) {$/;"	f	typeref:typename:void
reloc_mark_at	labs/1-dynamic-code-gen/code/unix-side/code-gen.c	/^void reloc_mark_at(code_t *c, uint32_t *addr, int op, uint32_t l) {$/;"	f	typeref:typename:void
remainderl	libpi/libm/e_remainderl.c	/^remainderl(long double x, long double y)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
remove_nonprint	libunix/pi-cat.c	/^void remove_nonprint(uint8_t *buf, int n) {$/;"	f	typeref:typename:void
remove_nonprint	libunix/pi-echo.c	/^void remove_nonprint(uint8_t *buf, int n) {$/;"	f	typeref:typename:void
remquo	libpi/libm/s_remquo.c	/^remquo(double x, double y, int *quo)$/;"	f	typeref:typename:OLM_DLLEXPORT double
remquof	libpi/libm/s_remquof.c	/^remquof(float x, float y, int *quo)$/;"	f	typeref:typename:OLM_DLLEXPORT float
remquol	libpi/libm/s_remquol.c	/^remquol(long double x, long double y, int *quo)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
reset_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^reset_asm:$/;"	l
reset_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^reset_asm:$/;"	l
reset_vector	labs/9-memcheck-stat/starter-code/interrupts-c.c	/^void reset_vector(unsigned pc) {$/;"	f	typeref:typename:void
reset_vector	labs/9-memcheck-stat/timer-int/interrupts-c.c	/^void reset_vector(unsigned pc) {$/;"	f	typeref:typename:void
reset_vector	libpi/staff-src/default-handler-reset.c	/^void reset_vector(unsigned pc) { INT_UNHANDLED("reset", pc); }$/;"	f	typeref:typename:void
ret_10	labs/1-dynamic-code-gen/prelab-code-pi/1-self-modifying.c	/^int ret_10(void) { return 10; }$/;"	f	typeref:typename:int
ret_11	labs/1-dynamic-code-gen/prelab-code-pi/1-self-modifying.c	/^int ret_11(void) { return 11; }$/;"	f	typeref:typename:int
reverse	libpi/libc/va-printk.c	/^static char* reverse(char *dst, int n, char *p, char *start) {$/;"	f	typeref:typename:char *	file:
rgb	fpga/upduino/top.v	/^    SB_RGBA_DRV rgb ($/;"	i	module:top	typeref:module:SB_RGBA_DRV
rgb	labs/12-verilog-blink/code/0-light/led_top.json	/^        "rgb": {$/;"	o	object:modules.top.cells
rint	libpi/libm/s_rint.c	/^rint(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
rintf	libpi/libm/s_rintf.c	/^rintf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
rintl	libpi/libm/s_rintl.c	/^rintl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
round	libpi/libm/s_round.c	/^round(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
roundf	libpi/libm/s_roundf.c	/^roundf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
roundit	libpi/libm/s_llrint.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_llrintf.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_llrintl.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_llround.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_llroundf.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_llroundl.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_lrint.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_lrintf.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_lrintl.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_lround.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_lroundf.c	/^#define	roundit	/;"	d	file:
roundit	libpi/libm/s_lroundl.c	/^#define	roundit	/;"	d	file:
roundl	libpi/libm/s_roundl.c	/^roundl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
roundup	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^#define roundup(/;"	d	file:
roundup	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^#define roundup(/;"	d	file:
roundup	labs/5-malloc+gc/code/kr-malloc.c	/^#define roundup(/;"	d	file:
roundup	labs/6-debug-alloc/code/kr-malloc.c	/^#define roundup(/;"	d	file:
roundup	labs/9-memcheck-stat/starter-code/kr-malloc.c	/^#define roundup(/;"	d	file:
rpi-interrupts.h	.vscode/settings.json	/^		"rpi-interrupts.h": "c",$/;"	s	object:files.associations
rpi_arg_get	libpi/include/rpi-thread.h	/^static inline void *rpi_arg_get(rpi_thread_t *t) {$/;"	f	typeref:typename:void *
rpi_arg_put	libpi/include/rpi-thread.h	/^static inline void rpi_arg_put(rpi_thread_t *t, void *arg) {$/;"	f	typeref:typename:void
rpi_arm_timer_ctrl_t	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^} rpi_arm_timer_ctrl_t;$/;"	t	typeref:struct:__anonb929223c0108
rpi_arm_timer_ctrl_t	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^} rpi_arm_timer_ctrl_t;$/;"	t	typeref:struct:__anond23ff5280108
rpi_arm_timer_ctrl_t	libpi/include/rpi-armtimer.h	/^} rpi_arm_timer_ctrl_t;$/;"	t	typeref:struct:__anon67b269060108
rpi_arm_timer_t	labs/9-memcheck-stat/starter-code/rpi-armtimer.h	/^} rpi_arm_timer_t;$/;"	t	typeref:enum:__anonb929223c0203
rpi_arm_timer_t	labs/9-memcheck-stat/timer-int/rpi-armtimer.h	/^} rpi_arm_timer_t;$/;"	t	typeref:enum:__anond23ff5280203
rpi_arm_timer_t	libpi/include/rpi-armtimer.h	/^} rpi_arm_timer_t;$/;"	t	typeref:enum:__anon67b269060203
rpi_putchar	libpi/libc/putchar.c	/^int (*rpi_putchar)(int c) = internal_putchar;$/;"	v	typeref:typename:int (*)(int c)
rpi_rand16	libpi/libc/rpi-rand.c	/^unsigned short rpi_rand16(void) {$/;"	f	typeref:typename:unsigned short
rpi_rand32	libpi/libc/rpi-rand.c	/^unsigned long rpi_rand32(void) {$/;"	f	typeref:typename:unsigned long
rpi_reboot	libpi/staff-src/reboot.c	/^void rpi_reboot(void) {$/;"	f	typeref:typename:void
rpi_reset	libpi/libc/rpi-rand.c	/^void rpi_reset(unsigned seed) {$/;"	f	typeref:typename:void
rpi_reset_putc	libpi/libc/putchar.c	/^void rpi_reset_putc(void) {$/;"	f	typeref:typename:void
rpi_run_async	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^void rpi_run_async(const char *annot, void (*fp)(void*), void *arg) {$/;"	f	typeref:typename:void
rpi_set_output	libpi/libc/va-printk.c	/^void rpi_set_output(int (*putc_fp)(int), int (*puts_fp)(const char *)) {$/;"	f	typeref:typename:void
rpi_set_putc	libpi/libc/putchar.c	/^void rpi_set_putc(int (*fp)(int)) {$/;"	f	typeref:typename:void
rpi_start_async	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^void rpi_start_async(void (*fn)(void)) {$/;"	f	typeref:typename:void
rpi_thread	libpi/include/rpi-thread.h	/^typedef struct rpi_thread {$/;"	s
rpi_thread_t	libpi/include/rpi-thread.h	/^} rpi_thread_t;$/;"	t	typeref:struct:rpi_thread
rpi_tid	libpi/include/rpi-thread.h	/^static inline unsigned rpi_tid(void) {$/;"	f	typeref:typename:unsigned
rpi_wait	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^void rpi_wait(void) {$/;"	f	typeref:typename:void
rpi_wait	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^void rpi_wait(void) {$/;"	f	typeref:typename:void
rpi_wait	libpi/staff-src/yield.c	/^void rpi_wait(void) { }$/;"	f	typeref:typename:void
rptr	labs/4-ws2812b/fake-pi/pi-random.h	/^    int32_t *rptr;      \/* Rear pointer.  *\/$/;"	m	struct:pi_random_data	typeref:typename:int32_t *
rst	labs/12-verilog-blink/code/0-light/led_top.sv	/^        input logic rst,$/;"	p	module:led_top
rst	labs/12-verilog-blink/code/0-light/led_top_BACKUP_15082.sv	/^        input logic rst,$/;"	p	module:led_top
rst	labs/12-verilog-blink/code/0-light/led_top_BASE_15082.sv	/^        input logic rst,$/;"	p	module:led_top
rst	labs/12-verilog-blink/code/0-light/led_top_LOCAL_15082.sv	/^        input logic rst,$/;"	p	module:led_top
rst	labs/12-verilog-blink/code/0-light/led_top_REMOTE_15082.sv	/^        input logic rst,$/;"	p	module:led_top
rst	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^        input logic rst,$/;"	p	module:blink_top
rst	labs/12-verilog-blink/code/3-blink/counter.sv	/^        input  logic clk, rst,$/;"	p	module:counter
rst	labs/12-verilog-blink/code/empty/empty.sv	/^        input logic rst,$/;"	p	module:empty
rst	labs/13-verilog-uart/1-rx/counter.sv	/^        input  logic clk, rst,$/;"	p	module:counter
rst	labs/13-verilog-uart/1-rx/uart_rx.sv	/^        input logic clk, rst,$/;"	p	module:uart_rx
rst	labs/13-verilog-uart/1-rx/uart_top.sv	/^        input logic rst,$/;"	p	module:uart_top
rst	labs/13-verilog-uart/2-tx/counter.sv	/^        input  logic clk, rst,$/;"	p	module:counter
rst	labs/13-verilog-uart/2-tx/flag_buf.sv	/^        input logic clk, rst,$/;"	p	module:flag_buf
rst	labs/13-verilog-uart/2-tx/uart_rx.sv	/^        input logic clk, rst,$/;"	p	module:uart_rx
rst	labs/13-verilog-uart/2-tx/uart_top.sv	/^        input logic rst,$/;"	p	module:uart_top
rst	labs/13-verilog-uart/2-tx/uart_tx.sv	/^        input logic clk, rst,$/;"	p	module:uart_tx
run	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^run:$/;"	t
run	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^run:$/;"	t
run	labs/15-stepper-motor/alex-code/Makefile	/^run:$/;"	t
run	labs/4-ws2812b/code/0-timing-check.c	/^#define run(/;"	d	file:
run-ptag	labs/18-ptag/reloc-install-pi/Makefile	/^run-ptag: objs\/hello-5.ptag$/;"	t
run_circle	labs/15-stepper-motor/code/circle-test.c	/^static void run_circle(step_t *s, int direction) {$/;"	f	typeref:typename:void	file:
run_for	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^void run_for(void *input) {$/;"	f	typeref:typename:void
run_system	libunix/run-system.c	/^void run_system(const char *fmt, ...) {$/;"	f	typeref:typename:void
run_system_err_ok	libunix/run-system.c	/^int run_system_err_ok(int verbose_p, const char *fmt, ...) {$/;"	f	typeref:typename:int
run_two	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^void run_two(void (*A)(void*), void (*B)(void*)) {$/;"	f	typeref:typename:void
rx	labs/12-verilog-blink/code/0-light/led_top.sv	/^        input logic rx,$/;"	p	module:led_top
rx	labs/12-verilog-blink/code/0-light/led_top_BACKUP_15082.sv	/^        input logic rx,$/;"	p	module:led_top
rx	labs/12-verilog-blink/code/0-light/led_top_BASE_15082.sv	/^        input logic rx,$/;"	p	module:led_top
rx	labs/12-verilog-blink/code/0-light/led_top_LOCAL_15082.sv	/^        input logic rx,$/;"	p	module:led_top
rx	labs/12-verilog-blink/code/0-light/led_top_REMOTE_15082.sv	/^        input logic rx,$/;"	p	module:led_top
rx	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^        input logic rx,$/;"	p	module:blink_top
rx	labs/12-verilog-blink/code/empty/empty.sv	/^        input logic rx,$/;"	p	module:empty
rx	labs/13-verilog-uart/1-rx/uart_rx.sv	/^        input logic rx,            \/\/ serial data$/;"	p	module:uart_rx
rx	labs/13-verilog-uart/1-rx/uart_top.sv	/^        input logic rx,$/;"	p	module:uart_top
rx	labs/13-verilog-uart/2-tx/uart_rx.sv	/^        input logic rx,            \/\/ serial data$/;"	p	module:uart_rx
rx	labs/13-verilog-uart/2-tx/uart_top.sv	/^        input logic rx,$/;"	p	module:uart_top
rx	labs/20-d/code/kernel/board/raspi/gpio.d	/^    rx = 15,$/;"	e	enum:PinType	file:
rx	labs/20-d/code/kernel/board/raspi/uart.d	/^ubyte rx() {$/;"	f
rx	labs/20-d/code/kernel/uart.d	/^alias rx = uart.rx;$/;"	a	file:
rx	libpi/include/sw-uart.h	/^    uint8_t tx,rx;$/;"	m	struct:__anon6dce2d000108	typeref:typename:uint8_t
rx_cfg	labs/17-i2s/code/i2s.h	/^    uint32_t rx_cfg;    \/\/ receive config$/;"	m	struct:__anon9a6dce560208	typeref:typename:uint32_t
rx_data	labs/13-verilog-uart/1-rx/uart_top.sv	/^    logic [7:0] rx_data;$/;"	r	module:uart_top
rx_data	labs/13-verilog-uart/2-tx/uart_top.sv	/^    logic [7:0] rx_data;$/;"	r	module:uart_top
rx_data_buf	labs/13-verilog-uart/2-tx/uart_top.sv	/^    logic [7:0] rx_data_buf;$/;"	r	module:uart_top
rx_done_tick	labs/13-verilog-uart/1-rx/uart_rx.sv	/^        output logic rx_done_tick, \/\/ pulse one tick when done$/;"	p	module:uart_rx
rx_done_tick	labs/13-verilog-uart/2-tx/uart_rx.sv	/^        output logic rx_done_tick, \/\/ pulse one tick when done$/;"	p	module:uart_rx
rx_done_tick	labs/13-verilog-uart/2-tx/uart_top.sv	/^    logic rx_done_tick;$/;"	r	module:uart_top
rx_empty	labs/20-d/code/kernel/board/raspi/uart.d	/^bool rx_empty() {$/;"	f
rx_empty	labs/20-d/code/kernel/uart.d	/^alias rx_empty = uart.rx_empty;$/;"	a	file:
rx_interface	labs/13-verilog-uart/2-tx/uart_top.sv	/^    flag_buf rx_interface ($/;"	i	module:uart_top	typeref:module:flag_buf
rx_sz	labs/20-d/code/kernel/board/raspi/uart.d	/^uint rx_sz() {$/;"	f
rx_unit	labs/13-verilog-uart/1-rx/uart_top.sv	/^    uart_rx rx_unit ($/;"	i	module:uart_top	typeref:module:uart_rx
rx_unit	labs/13-verilog-uart/2-tx/uart_top.sv	/^    uart_rx rx_unit ($/;"	i	module:uart_top	typeref:module:uart_rx
rxd	labs/8-i2c-adc/code/i2c.c	/^		rxd:1,		\/\/ :5 fifo contains data$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
rxf	labs/8-i2c-adc/code/i2c.c	/^		rxf:1,		\/\/ :7 fifo full$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
rxr	labs/8-i2c-adc/code/i2c.c	/^		rxr:1,		\/\/ :3 fifo needs reading.$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
rz1	labs/5-malloc+gc/code/ckalloc copy.h	/^    uint8_t rz1[REDZONE_NBYTES];$/;"	m	struct:ck_hdr	typeref:typename:uint8_t[]
rz1	labs/6-debug-alloc/code/ckalloc copy.h	/^    uint8_t rz1[REDZONE_NBYTES];$/;"	m	struct:ck_hdr	typeref:typename:uint8_t[]
rz1	labs/6-debug-alloc/code/ckalloc.h	/^    uint8_t rz1[REDZONE_NBYTES];$/;"	m	struct:ck_hdr	typeref:typename:uint8_t[]
rz1	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    uint8_t rz1[REDZONE_NBYTES];$/;"	m	struct:ck_hdr	typeref:typename:uint8_t[]
rz1	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    uint8_t rz1[REDZONE_NBYTES];$/;"	m	struct:ck_hdr	typeref:typename:uint8_t[]
rz1	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    uint8_t rz1[REDZONE_NBYTES];$/;"	m	struct:ck_hdr	typeref:typename:uint8_t[]
rz1	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    uint8_t rz1[REDZONE_NBYTES];$/;"	m	struct:ck_hdr	typeref:typename:uint8_t[]
rz1	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    uint8_t rz1[REDZONE_NBYTES];$/;"	m	struct:ck_hdr	typeref:typename:uint8_t[]
rz1	libpi/include/ckalloc.h	/^    uint8_t rz1[REDZONE_NBYTES];$/;"	m	struct:ck_hdr	typeref:typename:uint8_t[]
s	labs/12-verilog-blink/code/2-adder/adder.sv	/^        output logic c, s$/;"	p	module:half_adder
s	labs/12-verilog-blink/code/2-adder/adder.sv	/^        output logic cout, s$/;"	p	module:full_adder
s	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    step_t s;   \/\/ describes motor$/;"	m	struct:motor_context	typeref:typename:step_t	file:
s	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^    } s;$/;"	m	union:header	typeref:struct:header::__anon981a996d0108	file:
s	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^    } s;$/;"	m	union:header	typeref:struct:header::__anonf6801f1e0108	file:
s	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^  	} s;$/;"	m	union:header	typeref:struct:header::__anonc6a5bfac0108	file:
s	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^    } s;$/;"	m	union:header	typeref:struct:header::__anon9d180e0f0108	file:
s	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^    } s;$/;"	m	union:header	typeref:struct:header::__anonc37fb2130108	file:
s	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^  	} s;$/;"	m	union:header	typeref:struct:header::__anon9b2e334e0108	file:
s	labs/5-malloc+gc/code/kr-malloc.h	/^  	} s;$/;"	m	union:header	typeref:struct:header::__anon39859eb60108
s	labs/6-debug-alloc/code/kr-malloc.h	/^  	} s;$/;"	m	union:header	typeref:struct:header::__anon33084f090108
s	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^  	} s;$/;"	m	union:header	typeref:struct:header::__anon795879250108
s0	libpi/libm/e_lgamma_r.c	/^s0  = -7.72156649015328655494e-02, \/* 0xBFB3C467, 0xE37DB0C8 *\/$/;"	v	typeref:typename:const double	file:
s0	libpi/libm/e_lgammaf_r.c	/^s0  = -7.7215664089e-02, \/* 0xbd9e233f *\/$/;"	v	typeref:typename:const float	file:
s01	libpi/libm/e_j1.c	/^s01  =  1.91537599538363460805e-02, \/* 0x3F939D0B, 0x12637E53 *\/$/;"	v	typeref:typename:const double	file:
s01	libpi/libm/e_j1f.c	/^s01  =  1.9153760746e-02, \/* 0x3c9ce859 *\/$/;"	v	typeref:typename:const float	file:
s02	libpi/libm/e_j1.c	/^s02  =  1.85946785588630915560e-04, \/* 0x3F285F56, 0xB9CDF664 *\/$/;"	v	typeref:typename:const double	file:
s02	libpi/libm/e_j1f.c	/^s02  =  1.8594678841e-04, \/* 0x3942fab6 *\/$/;"	v	typeref:typename:const float	file:
s03	libpi/libm/e_j1.c	/^s03  =  1.17718464042623683263e-06, \/* 0x3EB3BFF8, 0x333F8498 *\/$/;"	v	typeref:typename:const double	file:
s03	libpi/libm/e_j1f.c	/^s03  =  1.1771846857e-06, \/* 0x359dffc2 *\/$/;"	v	typeref:typename:const float	file:
s04	libpi/libm/e_j1.c	/^s04  =  5.04636257076217042715e-09, \/* 0x3E35AC88, 0xC97DFF2C *\/$/;"	v	typeref:typename:const double	file:
s04	libpi/libm/e_j1f.c	/^s04  =  5.0463624390e-09, \/* 0x31ad6446 *\/$/;"	v	typeref:typename:const float	file:
s05	libpi/libm/e_j1.c	/^s05  =  1.23542274426137913908e-11; \/* 0x3DAB2ACF, 0xCFB97ED8 *\/$/;"	v	typeref:typename:const double	file:
s05	libpi/libm/e_j1f.c	/^s05  =  1.2354227016e-11; \/* 0x2d59567e *\/$/;"	v	typeref:typename:const float	file:
s1	libpi/libm/e_lgamma_r.c	/^s1  =  2.14982415960608852501e-01, \/* 0x3FCB848B, 0x36E20878 *\/$/;"	v	typeref:typename:const double	file:
s1	libpi/libm/e_lgammaf_r.c	/^s1  =  2.1498242021e-01, \/* 0x3e5c245a *\/$/;"	v	typeref:typename:const float	file:
s1pio2	libpi/libm/s_sinf.c	/^s1pio2 = 1*M_PI_2,			\/* 0x3FF921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
s2	libpi/libm/e_lgamma_r.c	/^s2  =  3.25778796408930981787e-01, \/* 0x3FD4D98F, 0x4F139F59 *\/$/;"	v	typeref:typename:const double	file:
s2	libpi/libm/e_lgammaf_r.c	/^s2  =  3.2577878237e-01, \/* 0x3ea6cc7a *\/$/;"	v	typeref:typename:const float	file:
s2pio2	libpi/libm/s_sinf.c	/^s2pio2 = 2*M_PI_2,			\/* 0x400921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
s3	libpi/libm/e_lgamma_r.c	/^s3  =  1.46350472652464452805e-01, \/* 0x3FC2BB9C, 0xBEE5F2F7 *\/$/;"	v	typeref:typename:const double	file:
s3	libpi/libm/e_lgammaf_r.c	/^s3  =  1.4635047317e-01, \/* 0x3e15dce6 *\/$/;"	v	typeref:typename:const float	file:
s3pio2	libpi/libm/s_sinf.c	/^s3pio2 = 3*M_PI_2,			\/* 0x4012D97C, 0x7F3321D2 *\/$/;"	v	typeref:typename:const double	file:
s4	libpi/libm/e_lgamma_r.c	/^s4  =  2.66422703033638609560e-02, \/* 0x3F9B481C, 0x7E939961 *\/$/;"	v	typeref:typename:const double	file:
s4	libpi/libm/e_lgammaf_r.c	/^s4  =  2.6642270386e-02, \/* 0x3cda40e4 *\/$/;"	v	typeref:typename:const float	file:
s4pio2	libpi/libm/s_sinf.c	/^s4pio2 = 4*M_PI_2;			\/* 0x401921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
s5	libpi/libm/e_lgamma_r.c	/^s5  =  1.84028451407337715652e-03, \/* 0x3F5E26B6, 0x7368F239 *\/$/;"	v	typeref:typename:const double	file:
s5	libpi/libm/e_lgammaf_r.c	/^s5  =  1.8402845599e-03, \/* 0x3af135b4 *\/$/;"	v	typeref:typename:const float	file:
s6	libpi/libm/e_lgamma_r.c	/^s6  =  3.19475326584100867617e-05, \/* 0x3F00BFEC, 0xDD17E945 *\/$/;"	v	typeref:typename:const double	file:
s6	libpi/libm/e_lgammaf_r.c	/^s6  =  3.1947532989e-05, \/* 0x3805ff67 *\/$/;"	v	typeref:typename:const float	file:
s_register	labs/8-i2c-adc/code/i2c.c	/^} s_register;$/;"	t	typeref:struct:__anon5d5a89760208	file:
sa1	libpi/libm/s_erf.c	/^sa1  =  1.96512716674392571292e+01, \/* 0x4033A6B9, 0xBD707687 *\/$/;"	v	typeref:typename:const double	file:
sa1	libpi/libm/s_erff.c	/^sa1  =  5.45995426e+00F, \/*  0x1.5d6fe4p+2 *\/$/;"	v	typeref:typename:const float	file:
sa2	libpi/libm/s_erf.c	/^sa2  =  1.37657754143519042600e+02, \/* 0x4061350C, 0x526AE721 *\/$/;"	v	typeref:typename:const double	file:
sa2	libpi/libm/s_erff.c	/^sa2  =  6.69798088e+00F, \/*  0x1.acabb8p+2 *\/$/;"	v	typeref:typename:const float	file:
sa3	libpi/libm/s_erf.c	/^sa3  =  4.34565877475229228821e+02, \/* 0x407B290D, 0xD58A1A71 *\/$/;"	v	typeref:typename:const double	file:
sa3	libpi/libm/s_erff.c	/^sa3  =  1.43113089e+00F, \/*  0x1.6e5e98p+0 *\/$/;"	v	typeref:typename:const float	file:
sa4	libpi/libm/s_erf.c	/^sa4  =  6.45387271733267880336e+02, \/* 0x40842B19, 0x21EC2868 *\/$/;"	v	typeref:typename:const double	file:
sa4	libpi/libm/s_erff.c	/^sa4  = -5.77397496e-02F, \/* -0x1.d90108p-5 *\/$/;"	v	typeref:typename:const float	file:
sa5	libpi/libm/s_erf.c	/^sa5  =  4.29008140027567833386e+02, \/* 0x407AD021, 0x57700314 *\/$/;"	v	typeref:typename:const double	file:
sa6	libpi/libm/s_erf.c	/^sa6  =  1.08635005541779435134e+02, \/* 0x405B28A3, 0xEE48AE2C *\/$/;"	v	typeref:typename:const double	file:
sa7	libpi/libm/s_erf.c	/^sa7  =  6.57024977031928170135e+00, \/* 0x401A47EF, 0x8E484A93 *\/$/;"	v	typeref:typename:const double	file:
sa8	libpi/libm/s_erf.c	/^sa8  = -6.04244152148580987438e-02, \/* 0xBFAEEFF2, 0xEE749A62 *\/$/;"	v	typeref:typename:const double	file:
sample_ex	labs/3-digital-analyzer/code/scope/samples.h	/^static void sample_ex(log_ent_t *l, unsigned n, unsigned cyc_per_flip) {$/;"	f	typeref:typename:void
sample_rate	labs/17-i2s/py/text_to_wav.py	/^sample_rate = 44100$/;"	v
saved_sp	libpi/include/rpi-thread.h	/^    uint32_t *saved_sp;$/;"	m	struct:rpi_thread	typeref:typename:uint32_t *
sb1	libpi/libm/s_erf.c	/^sb1  =  3.03380607434824582924e+01, \/* 0x403E568B, 0x261D5190 *\/$/;"	v	typeref:typename:const double	file:
sb1	libpi/libm/s_erff.c	/^sb1  =  1.26884899e+01F, \/*  0x1.96081cp+3 *\/$/;"	v	typeref:typename:const float	file:
sb2	libpi/libm/s_erf.c	/^sb2  =  3.25792512996573918826e+02, \/* 0x40745CAE, 0x221B9F0A *\/$/;"	v	typeref:typename:const double	file:
sb2	libpi/libm/s_erff.c	/^sb2  =  4.51839523e+01F, \/*  0x1.6978bcp+5 *\/$/;"	v	typeref:typename:const float	file:
sb3	libpi/libm/s_erf.c	/^sb3  =  1.53672958608443695994e+03, \/* 0x409802EB, 0x189D5118 *\/$/;"	v	typeref:typename:const double	file:
sb3	libpi/libm/s_erff.c	/^sb3  =  4.72810211e+01F, \/*  0x1.7a3f88p+5 *\/$/;"	v	typeref:typename:const float	file:
sb4	libpi/libm/s_erf.c	/^sb4  =  3.19985821950859553908e+03, \/* 0x40A8FFB7, 0x688C246A *\/$/;"	v	typeref:typename:const double	file:
sb4	libpi/libm/s_erff.c	/^sb4  =  8.93033314e+00F; \/*  0x1.1dc54ap+3 *\/$/;"	v	typeref:typename:const float	file:
sb5	libpi/libm/s_erf.c	/^sb5  =  2.55305040643316442583e+03, \/* 0x40A3F219, 0xCEDF3BE6 *\/$/;"	v	typeref:typename:const double	file:
sb6	libpi/libm/s_erf.c	/^sb6  =  4.74528541206955367215e+02, \/* 0x407DA874, 0xE79FE763 *\/$/;"	v	typeref:typename:const double	file:
sb7	libpi/libm/s_erf.c	/^sb7  = -2.24409524465858183362e+01; \/* 0xC03670E2, 0x42712D62 *\/$/;"	v	typeref:typename:const double	file:
sbrk	labs/11-memcheck-trap/code/checker-purify.c	/^void *sbrk(long increment) {$/;"	f	typeref:typename:void *
sbrk	labs/5-malloc+gc/1-malloc/pi-sbrk.c	/^void *sbrk(long increment) {$/;"	f	typeref:typename:void *
sbrk	labs/5-malloc+gc/2-ckalloc/pi-sbrk.c	/^void *sbrk(long increment) {$/;"	f	typeref:typename:void *
sbrk	labs/5-malloc+gc/code/ck-gc.c	/^void *sbrk(long increment) {$/;"	f	typeref:typename:void *
sbrk	labs/6-debug-alloc/code/ck-gc.c	/^void *sbrk(long increment) {$/;"	f	typeref:typename:void *
sbrk	labs/9-memcheck-stat/starter-code/ck-gc.c	/^void *sbrk(long increment) {$/;"	f	typeref:typename:void *
sc1pio2	libpi/libm/s_sincosf.c	/^sc1pio2 = 1*M_PI_2,			\/* 0x3FF921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
sc2pio2	libpi/libm/s_sincosf.c	/^sc2pio2 = 2*M_PI_2,			\/* 0x400921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
sc3pio2	libpi/libm/s_sincosf.c	/^sc3pio2 = 3*M_PI_2,			\/* 0x4012D97C, 0x7F3321D2 *\/$/;"	v	typeref:typename:const double	file:
sc4pio2	libpi/libm/s_sincosf.c	/^sc4pio2 = 4*M_PI_2,			\/* 0x401921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
scalbln	libpi/libm/s_scalbln.c	/^scalbln (double x, long n)$/;"	f	typeref:typename:OLM_DLLEXPORT double
scalblnf	libpi/libm/s_scalbln.c	/^scalblnf (float x, long n)$/;"	f	typeref:typename:OLM_DLLEXPORT float
scalblnl	libpi/libm/s_scalbln.c	/^scalblnl (long double x, long n)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
scalbn	libpi/libm/s_scalbn.c	/^double scalbn (double x, int n) {$/;"	f	typeref:typename:double
scalbnf	libpi/libm/s_scalbnf.c	/^scalbnf (float x, int n)$/;"	f	typeref:typename:OLM_DLLEXPORT float
scalbnl	libpi/libm/s_scalbnl.c	/^scalbnl (long double x, int n)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
scl	labs/20-d/code/kernel/board/raspi/gpio.d	/^    scl = 3,$/;"	e	enum:PinType	file:
scope	labs/3-digital-analyzer/code/scope/scope.c	/^scope(unsigned pin, log_ent_t *l, unsigned n_max, unsigned max_cycles) {$/;"	f	typeref:typename:unsigned
scratch	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint scratch;$/;"	m	struct:AuxPeriphs	file:
scratch	libpi/include/uart.h	/^        scratch,$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
screen	labs/13-verilog-uart/1-rx/Makefile	/^screen:$/;"	t
sda	labs/20-d/code/kernel/board/raspi/gpio.d	/^    sda = 2,$/;"	e	enum:PinType	file:
sec	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^    unsigned sec, msec, usec;$/;"	m	struct:pretty_time	typeref:typename:unsigned
sec_to_cycle	labs/3-digital-analyzer/code/scope/cycle.h	/^static unsigned sec_to_cycle(unsigned s) {$/;"	f	typeref:typename:unsigned
seed	labs/4-ws2812b/fake-pi/fake-random.c	/^static int seed = 0;$/;"	v	typeref:typename:int	file:
sel	labs/12-verilog-blink/code/1-mux/mux.sv	/^        input logic sel,$/;"	p	module:mux
sentinal_buf	labs/5-malloc+gc/code/ckalloc.c	/^	uint8_t sentinal_buf[REDZONE_NBYTES];$/;"	v	typeref:typename:uint8_t[]
sentinal_buf	labs/6-debug-alloc/code/ckalloc.c	/^	uint8_t sentinal_buf[REDZONE_NBYTES];$/;"	v	typeref:typename:uint8_t[]
sentinal_buf	labs/9-memcheck-stat/starter-code/ckalloc.c	/^	uint8_t sentinal_buf[REDZONE_NBYTES];$/;"	v	typeref:typename:uint8_t[]
seps	labs/4-ws2812b/fake-pi/pi-random.c	/^    int seps[MAX_TYPES];$/;"	m	struct:random_poly_info	typeref:typename:int[]	file:
serial_rxd	fpga/upduino/top.v	/^        input wire serial_rxd,$/;"	p	module:top
serial_rxd	labs/12-verilog-blink/code/0-light/led_top.json	/^        "serial_rxd": {$/;"	o	object:modules.top.netnames
serial_rxd	labs/12-verilog-blink/code/0-light/led_top.json	/^        "serial_rxd": {$/;"	o	object:modules.top.ports
serial_txd	fpga/upduino/top.v	/^        output wire serial_txd,$/;"	p	module:top
serial_txd	labs/12-verilog-blink/code/0-light/led_top.json	/^        "serial_txd": {$/;"	o	object:modules.top.netnames
serial_txd	labs/12-verilog-blink/code/0-light/led_top.json	/^        "serial_txd": {$/;"	o	object:modules.top.ports
set_flag	labs/13-verilog-uart/2-tx/flag_buf.sv	/^        input logic clr_flag, set_flag,$/;"	p	module:flag_buf
set_func	labs/20-d/code/kernel/board/raspi/gpio.d	/^void set_func(uint pin, FuncType fn) {$/;"	f
set_input	labs/20-d/code/kernel/board/raspi/gpio.d	/^void set_input(uint pin) {$/;"	f
set_input	labs/20-d/code/kernel/gpio.d	/^alias set_input = gpio.set_input;$/;"	a	file:
set_off	labs/20-d/code/kernel/board/raspi/gpio.d	/^void set_off(uint pin) {$/;"	f
set_off	labs/20-d/code/kernel/gpio.d	/^alias set_off = gpio.set_off;$/;"	a	file:
set_on	labs/20-d/code/kernel/board/raspi/gpio.d	/^void set_on(uint pin) {$/;"	f
set_on	labs/20-d/code/kernel/gpio.d	/^alias set_on = gpio.set_on;$/;"	a	file:
set_output	labs/20-d/code/kernel/board/raspi/gpio.d	/^void set_output(uint pin) {$/;"	f
set_output	labs/20-d/code/kernel/gpio.d	/^alias set_output = gpio.set_output;$/;"	a	file:
set_procid_ttbr0	labs/7-mem-protection/code/mmu.c	/^void set_procid_ttbr0(unsigned pid, unsigned asid, void *pt) {$/;"	f	typeref:typename:void
set_tty_to_8n1	libunix/set-tty-8n1.c	/^int set_tty_to_8n1(int fd, unsigned speed, double timeout) {$/;"	f	typeref:typename:int
set_user_level	libpi/staff-src/reboot.c	/^void set_user_level(void) {$/;"	f	typeref:typename:void
sh_lookup	labs/11-memcheck-trap/code/checker-eraser.c	/^static state_t *sh_lookup(uint32_t addr) {$/;"	f	typeref:typename:state_t *	file:
sh_lookup_ptr	labs/11-memcheck-trap/code/checker-eraser.c	/^static state_t *sh_lookup_ptr(void *addr) {$/;"	f	typeref:typename:state_t *	file:
sh_mark_range	labs/11-memcheck-trap/code/checker-eraser.c	/^static void sh_mark_range(void *addr, uint32_t nbytes, unsigned state) {$/;"	f	typeref:typename:void	file:
shadow_check_ld	labs/11-memcheck-trap/code/checker-eraser.c	/^static int shadow_check_ld(uint32_t pc, uint32_t addr) {$/;"	f	typeref:typename:int	file:
shadow_check_st	labs/11-memcheck-trap/code/checker-eraser.c	/^static int shadow_check_st(uint32_t pc, uint32_t addr) {$/;"	f	typeref:typename:int	file:
shift	libpi/libm/s_rintl.c	/^shift[2] = {$/;"	v	typeref:typename:const float[2]	file:
shuge	libpi/libm/e_sinh.c	/^static const double one = 1.0, shuge = 1.0e307;$/;"	v	typeref:typename:const double	file:
shuge	libpi/libm/e_sinhf.c	/^static const float one = 1.0, shuge = 1.0e37;$/;"	v	typeref:typename:const float	file:
sign	libpi/libm/aarch64_fpmath.h	/^		unsigned int	sign	:1;$/;"	m	struct:IEEEl2bits::__anone759e7150108	typeref:typename:unsigned int:1
sign	libpi/libm/amd64_fpmath.h	/^		unsigned int	sign	:1;$/;"	m	struct:IEEEl2bits::__anonce00f2c80108	typeref:typename:unsigned int:1
sign	libpi/libm/fpmath.h	/^		unsigned int	sign	:1;$/;"	m	struct:IEEEd2bits::__anon6c5c43ed0208	typeref:typename:unsigned int:1
sign	libpi/libm/fpmath.h	/^		unsigned int	sign	:1;$/;"	m	struct:IEEEf2bits::__anon6c5c43ed0108	typeref:typename:unsigned int:1
sign	libpi/libm/i386_fpmath.h	/^		unsigned int	sign	:1;$/;"	m	struct:IEEEl2bits::__anon770de1160108	typeref:typename:unsigned int:1
sign	libpi/libm/mips_fpmath.h	/^		unsigned int	sign	:1;$/;"	m	struct:IEEEl2bits::__anon2aabf4a50108	typeref:typename:unsigned int:1
sign	libpi/libm/powerpc_fpmath.h	/^		unsigned int		sign	:1;$/;"	m	struct:IEEEl2bits::__anon31d1ae8c0108	typeref:typename:unsigned int:1
signbit	libpi/libm/include/openlibm_math.h	/^#define	signbit(/;"	d
signgam	libpi/libm/s_signgam.c	/^int signgam = 0;$/;"	v	typeref:typename:int
sim	fpga/verilator.mk	/^sim: $(SIM) $(SRC)$/;"	t
simtime	labs/13-verilog-uart/1-rx/sim.cc	/^int simtime = 0;$/;"	v	typeref:typename:int
sin	libpi/libm/s_sin.c	/^sin(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
sin_pi	libpi/libm/e_lgamma_r.c	/^	static double sin_pi(double x)$/;"	f	typeref:typename:double	file:
sin_pif	libpi/libm/e_lgammaf_r.c	/^	static float sin_pif(float x)$/;"	f	typeref:typename:float	file:
sincos	libpi/libm/s_sincos.c	/^sincos(double x, double * s, double * c)$/;"	f	typeref:typename:OLM_DLLEXPORT void
sincosf	libpi/libm/s_sincosf.c	/^sincosf(float x, float * s, float * c) {$/;"	f	typeref:typename:OLM_DLLEXPORT void
sincosl	libpi/libm/s_sincosl.c	/^sincosl( long double x, long double * s, long double * c )$/;"	f	typeref:typename:OLM_DLLEXPORT void
sinf	libpi/libm/s_sinf.c	/^sinf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
sinl	libpi/libm/s_sinl.c	/^sinl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
sixteenth	labs/15-stepper-motor/alex-code/national_anthem.c	/^unsigned sixteenth = eighth\/2;$/;"	v	typeref:typename:unsigned
size	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^            unsigned size; \/* size of this block *\/$/;"	m	struct:header::__anon981a996d0108	typeref:typename:unsigned	file:
size	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^            unsigned size; \/* size of this block *\/$/;"	m	struct:header::__anonf6801f1e0108	typeref:typename:unsigned	file:
size	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^    		unsigned size; \/* size of this block *\/$/;"	m	struct:header::__anonc6a5bfac0108	typeref:typename:unsigned	file:
size	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^            unsigned size; \/* size of this block *\/$/;"	m	struct:header::__anon9d180e0f0108	typeref:typename:unsigned	file:
size	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^            unsigned size; \/* size of this block *\/$/;"	m	struct:header::__anonc37fb2130108	typeref:typename:unsigned	file:
size	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^    		unsigned size; \/* size of this block *\/$/;"	m	struct:header::__anon9b2e334e0108	typeref:typename:unsigned	file:
size	labs/5-malloc+gc/code/kr-malloc.h	/^    		unsigned size; \/* size of this block *\/$/;"	m	struct:header::__anon39859eb60108	typeref:typename:unsigned
size	labs/6-debug-alloc/code/kr-malloc.h	/^    		unsigned size; \/* size of this block *\/$/;"	m	struct:header::__anon33084f090108	typeref:typename:unsigned
size	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^    		unsigned size; \/* size of this block *\/$/;"	m	struct:header::__anon795879250108	typeref:typename:unsigned
size_t	labs/20-d/code/libd/object.d	/^alias size_t = typeof(int.sizeof);$/;"	a	file:
size_t	labs/20-d/object.d	/^alias size_t = typeof(int.sizeof);$/;"	a	file:
skip_exp	labs/2-ir/code/tsop.c	/^const unsigned skip_exp = 600;$/;"	v	typeref:typename:const unsigned
skipped	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^static volatile unsigned checked = 0, skipped = 0;$/;"	v	typeref:typename:volatile unsigned	file:
snprintk	libpi/libc/snprintk.c	/^int snprintk(char *buf, size_t n, const char *fmt, ...) {$/;"	f	typeref:typename:int
software_interrupt_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^software_interrupt_asm:$/;"	l
software_interrupt_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^software_interrupt_asm:$/;"	l
software_interrupt_vector	labs/9-memcheck-stat/starter-code/interrupts-c.c	/^void software_interrupt_vector(unsigned pc) {$/;"	f	typeref:typename:void
software_interrupt_vector	labs/9-memcheck-stat/timer-int/interrupts-c.c	/^void software_interrupt_vector(unsigned pc) {$/;"	f	typeref:typename:void
specialized_call_int	labs/1-dynamic-code-gen/code/2-int-compiler/int-compile.c	/^void specialized_call_int(void) {$/;"	f	typeref:typename:void
spi_cs	fpga/upduino/top.v	/^        output wire spi_cs$/;"	p	module:top
spi_cs	labs/12-verilog-blink/code/0-light/led_top.json	/^        "spi_cs": {$/;"	o	object:modules.top.netnames
spi_cs	labs/12-verilog-blink/code/0-light/led_top.json	/^        "spi_cs": {$/;"	o	object:modules.top.ports
spi_mk	libpi/include/spi.h	/^spi_mk(unsigned chip_select, unsigned clk_div) {$/;"	f	typeref:typename:spi_t
spi_print_config	libpi/include/spi.h	/^static inline void spi_print_config(const char *msg, spi_t s) {$/;"	f	typeref:typename:void
spi_set_ce	libpi/include/spi.h	/^static inline spi_t spi_set_ce(spi_t s, uint8_t ce) $/;"	f	typeref:typename:spi_t
spi_set_clk	libpi/include/spi.h	/^static inline spi_t spi_set_clk(spi_t s, uint8_t clk) $/;"	f	typeref:typename:spi_t
spi_set_miso	libpi/include/spi.h	/^static inline spi_t spi_set_miso(spi_t s, uint8_t miso) $/;"	f	typeref:typename:spi_t
spi_set_mosi	libpi/include/spi.h	/^static inline spi_t spi_set_mosi(spi_t s, uint8_t mosi) $/;"	f	typeref:typename:spi_t
spi_t	libpi/include/spi.h	/^} spi_t;$/;"	t	typeref:struct:__anon17b873790108
spsr_get	labs/11-memcheck-trap/code/cpsr-util.h	/^static inline uint32_t spsr_get(void) {$/;"	f	typeref:typename:uint32_t
sqrtl	libpi/libm/e_sqrtl.c	/^sqrtl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:11./;"	s	object:modules.top.netnames.serial_txd.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:12./;"	s	object:modules.top.netnames.serial_rxd.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:14./;"	s	object:modules.top.netnames.spi_cs.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:22./;"	s	object:modules.top.netnames.led_b.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:22./;"	s	object:modules.top.netnames.led_g.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:22./;"	s	object:modules.top.netnames.led_r.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:24./;"	s	object:modules.top.netnames.top.led_b.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:24./;"	s	object:modules.top.netnames.top.led_g.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:24./;"	s	object:modules.top.netnames.top.led_r.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:24./;"	s	object:modules.top.netnames.top.rst.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:24./;"	s	object:modules.top.netnames.top.rx.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:24./;"	s	object:modules.top.netnames.top.tx.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:34./;"	s	object:modules.top.cells.rgb.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:5.2/;"	s	object:modules.top.netnames.led_red.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:6.2/;"	s	object:modules.top.netnames.led_green.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:7.2/;"	s	object:modules.top.netnames.led_blue.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1012.13-1012.14"$/;"	s	object:modules.SB_DFFNR.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1013.11-1013.12"$/;"	s	object:modules.SB_DFFNR.netnames.R.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1013.14-1013.15"$/;"	s	object:modules.SB_DFFNR.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1013.8-1013.9"$/;"	s	object:modules.SB_DFFNR.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1083.13-1083.14"$/;"	s	object:modules.SB_DFFNSS.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1084.11-1084.12"$/;"	s	object:modules.SB_DFFNSS.netnames.S.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1084.14-1084.15"$/;"	s	object:modules.SB_DFFNSS.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1084.8-1084.9"$/;"	s	object:modules.SB_DFFNSS.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1133.13-1133.14"$/;"	s	object:modules.SB_DFFNS.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1134.11-1134.12"$/;"	s	object:modules.SB_DFFNS.netnames.S.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1134.14-1134.15"$/;"	s	object:modules.SB_DFFNS.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1134.8-1134.9"$/;"	s	object:modules.SB_DFFNS.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1204.13-1204.14"$/;"	s	object:modules.SB_DFFNESR.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1205.8-1205.9"$/;"	s	object:modules.SB_DFFNESR.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1206.8-1206.9"$/;"	s	object:modules.SB_DFFNESR.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1207.8-1207.9"$/;"	s	object:modules.SB_DFFNESR.netnames.R.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1208.8-1208.9"$/;"	s	object:modules.SB_DFFNESR.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:124.9-124.20"$/;"	s	object:modules.SB_GB_IO.netnames.PACKAGE_PIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:125.9-125.29"$/;"	s	object:modules.SB_GB_IO.netnames.GLOBAL_BUFFER_OUTPUT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:126.9-126.26"$/;"	s	object:modules.SB_GB_IO.netnames.LATCH_INPUT_VALUE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1265.13-1265.14"$/;"	s	object:modules.SB_DFFNER.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1266.8-1266.9"$/;"	s	object:modules.SB_DFFNER.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1267.8-1267.9"$/;"	s	object:modules.SB_DFFNER.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1268.8-1268.9"$/;"	s	object:modules.SB_DFFNER.netnames.R.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1269.8-1269.9"$/;"	s	object:modules.SB_DFFNER.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:127.9-127.21"$/;"	s	object:modules.SB_GB_IO.netnames.CLOCK_ENABLE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:128.9-128.18"$/;"	s	object:modules.SB_GB_IO.netnames.INPUT_CLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:129.9-129.19"$/;"	s	object:modules.SB_GB_IO.netnames.OUTPUT_CLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:130.9-130.22"$/;"	s	object:modules.SB_GB_IO.netnames.OUTPUT_ENABLE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:131.9-131.16"$/;"	s	object:modules.SB_GB_IO.netnames.D_OUT_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:132.9-132.16"$/;"	s	object:modules.SB_GB_IO.netnames.D_OUT_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:133.9-133.15"$/;"	s	object:modules.SB_GB_IO.netnames.D_IN_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:134.9-134.15"$/;"	s	object:modules.SB_GB_IO.netnames.D_IN_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1345.13-1345.14"$/;"	s	object:modules.SB_DFFNESS.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1346.8-1346.9"$/;"	s	object:modules.SB_DFFNESS.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1347.8-1347.9"$/;"	s	object:modules.SB_DFFNESS.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1348.8-1348.9"$/;"	s	object:modules.SB_DFFNESS.netnames.S.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1349.8-1349.9"$/;"	s	object:modules.SB_DFFNESS.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1406.13-1406.14"$/;"	s	object:modules.SB_DFFNES.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1407.8-1407.9"$/;"	s	object:modules.SB_DFFNES.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1408.8-1408.9"$/;"	s	object:modules.SB_DFFNES.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1409.8-1409.9"$/;"	s	object:modules.SB_DFFNES.netnames.S.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1410.8-1410.9"$/;"	s	object:modules.SB_DFFNES.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1488.16-1488.21"$/;"	s	object:modules.SB_RAM40_4K.netnames.RDATA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1489.16-1489.20"$/;"	s	object:modules.SB_RAM40_4K.netnames.RCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1490.16-1490.21"$/;"	s	object:modules.SB_RAM40_4K.netnames.RCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1491.16-1491.18"$/;"	s	object:modules.SB_RAM40_4K.netnames.RE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1492.16-1492.21"$/;"	s	object:modules.SB_RAM40_4K.netnames.RADDR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1493.16-1493.20"$/;"	s	object:modules.SB_RAM40_4K.netnames.WCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1494.16-1494.21"$/;"	s	object:modules.SB_RAM40_4K.netnames.WCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1495.16-1495.18"$/;"	s	object:modules.SB_RAM40_4K.netnames.WE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1496.16-1496.21"$/;"	s	object:modules.SB_RAM40_4K.netnames.WADDR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1497.16-1497.20"$/;"	s	object:modules.SB_RAM40_4K.netnames.MASK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1498.16-1498.21"$/;"	s	object:modules.SB_RAM40_4K.netnames.WDATA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:163.9-163.37"$/;"	s	object:modules.SB_GB.netnames.USER_SIGNAL_TO_GLOBAL_BUFFER.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:164.9-164.29"$/;"	s	object:modules.SB_GB.netnames.GLOBAL_BUFFER_OUTPUT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1661.3-1661.51"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1661.33-1661.44"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1661.33-1661.44"$/;"	s	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1663.3-1663.52"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1663.34-1663.45"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1663.34-1663.45"$/;"	s	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1665.3-1665.36"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1667.3-1667.32"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1669.3-1669.52"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1669.34-1669.45"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1669.34-1669.45"$/;"	s	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1671.3-1671.36"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1673.3-1673.52"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1673.34-1673.45"$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1673.34-1673.45"$/;"	s	object:modules.SB_RAM40_4K.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1675.3-1675.33"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1677.3-1677.44"$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1727.16-1727.21"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.RDATA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1728.16-1728.21"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.RCLKN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1729.16-1729.21"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.RCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1730.16-1730.18"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.RE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1731.16-1731.21"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.RADDR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1732.16-1732.20"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.WCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1733.16-1733.21"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.WCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1734.16-1734.18"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.WE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1735.16-1735.21"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.WADDR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1736.16-1736.20"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.MASK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1737.16-1737.21"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.WDATA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:178.9-178.10"$/;"	s	object:modules.SB_LUT4.netnames.O.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:179.8-179.10"$/;"	s	object:modules.SB_LUT4.netnames.I0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1797.3-1797.51"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1797.33-1797.44"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1797.33-1797.44"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1799.3-1799.53"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1799.35-1799.46"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1799.35-1799.46"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:18.9-18.20"$/;"	s	object:modules.SB_IO.netnames.PACKAGE_PIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:180.8-180.10"$/;"	s	object:modules.SB_LUT4.netnames.I1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1801.3-1801.37"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1803.3-1803.33"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1805.3-1805.52"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1805.34-1805.45"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1805.34-1805.45"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1807.3-1807.36"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1809.3-1809.52"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1809.34-1809.45"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1809.34-1809.45"$/;"	s	object:modules.SB_RAM40_4KNR.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:181.8-181.10"$/;"	s	object:modules.SB_LUT4.netnames.I2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1811.3-1811.33"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1813.3-1813.45"$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:182.8-182.10"$/;"	s	object:modules.SB_LUT4.netnames.I3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1863.16-1863.21"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.RDATA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1864.16-1864.20"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.RCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1865.16-1865.21"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.RCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1866.16-1866.18"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.RE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1867.16-1867.21"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.RADDR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1868.16-1868.21"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.WCLKN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1869.16-1869.21"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.WCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1870.16-1870.18"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.WE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1871.16-1871.21"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.WADDR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1872.16-1872.20"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.MASK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1873.16-1873.21"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.WDATA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:19.9-19.26"$/;"	s	object:modules.SB_IO.netnames.LATCH_INPUT_VALUE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1933.3-1933.52"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1933.34-1933.45"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1933.34-1933.45"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1935.3-1935.52"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1935.34-1935.45"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1935.34-1935.45"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1937.3-1937.36"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1939.3-1939.32"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1941.3-1941.53"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1941.35-1941.46"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1941.35-1941.46"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1943.3-1943.37"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1945.3-1945.53"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1945.35-1945.46"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1945.35-1945.46"$/;"	s	object:modules.SB_RAM40_4KNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1947.3-1947.34"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1949.3-1949.44"$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1999.16-1999.21"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.RDATA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:20.9-20.21"$/;"	s	object:modules.SB_IO.netnames.CLOCK_ENABLE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2000.16-2000.21"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.RCLKN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2001.16-2001.21"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.RCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2002.16-2002.18"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.RE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2003.16-2003.21"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.RADDR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2004.16-2004.21"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.WCLKN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2005.16-2005.21"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.WCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2006.16-2006.18"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.WE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2007.16-2007.21"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.WADDR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2008.16-2008.20"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.MASK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2009.16-2009.21"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.WDATA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2069.3-2069.52"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2069.34-2069.45"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2069.34-2069.45"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2071.3-2071.53"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2071.35-2071.46"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2071.35-2071.46"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2073.3-2073.37"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2075.3-2075.33"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2077.3-2077.53"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2077.35-2077.46"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2077.35-2077.46"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2079.3-2079.37"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2081.3-2081.53"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2081.35-2081.46"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2081.35-2081.46"$/;"	s	object:modules.SB_RAM40_4KNRNW.netnames.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260_Y.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2083.3-2083.34"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2085.3-2085.45"$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:21.9-21.18"$/;"	s	object:modules.SB_IO.netnames.INPUT_CLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2137.12-2137.14"$/;"	s	object:modules.ICESTORM_LC.netnames.I1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2137.16-2137.18"$/;"	s	object:modules.ICESTORM_LC.netnames.I2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2137.20-2137.22"$/;"	s	object:modules.ICESTORM_LC.netnames.I3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2137.24-2137.27"$/;"	s	object:modules.ICESTORM_LC.netnames.CIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2137.29-2137.32"$/;"	s	object:modules.ICESTORM_LC.netnames.CLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2137.34-2137.37"$/;"	s	object:modules.ICESTORM_LC.netnames.CEN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2137.39-2137.41"$/;"	s	object:modules.ICESTORM_LC.netnames.SR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2137.8-2137.10"$/;"	s	object:modules.ICESTORM_LC.netnames.I0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2138.9-2138.11"$/;"	s	object:modules.ICESTORM_LC.netnames.LO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2139.9-2139.10"$/;"	s	object:modules.ICESTORM_LC.netnames.O.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2140.9-2140.13"$/;"	s	object:modules.ICESTORM_LC.netnames.COUT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:22.9-22.19"$/;"	s	object:modules.SB_IO.netnames.OUTPUT_CLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2231.2-2231.43"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2233.2-2233.41"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2235.2-2235.42"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2237.2-2237.44"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2239.2-2239.41"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2241.2-2241.42"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2243.2-2243.44"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2245.2-2245.41"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2247.2-2247.42"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2249.2-2249.41"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2251.2-2251.42"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2253.2-2253.59"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2255.2-2255.41"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2257.2-2257.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2259.2-2259.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2260.2-2260.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2261.2-2261.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2263.2-2263.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2265.2-2265.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2266.2-2266.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2267.2-2267.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2269.2-2269.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2271.2-2271.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2272.2-2272.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2273.2-2273.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2275.2-2275.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2277.2-2277.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2278.2-2278.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2279.2-2279.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:228.25-228.27"$/;"	s	object:modules.SB_CARRY.netnames.CO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:228.35-228.37"$/;"	s	object:modules.SB_CARRY.netnames.I0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:228.39-228.41"$/;"	s	object:modules.SB_CARRY.netnames.I1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:228.43-228.45"$/;"	s	object:modules.SB_CARRY.netnames.CI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2281.2-2281.53"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2283.2-2283.53"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2285.2-2285.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2287.2-2287.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2288.2-2288.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2289.2-2289.58"$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:23.9-23.22"$/;"	s	object:modules.SB_IO.netnames.OUTPUT_ENABLE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:24.9-24.16"$/;"	s	object:modules.SB_IO.netnames.D_OUT_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2426.10-2426.22"$/;"	s	object:modules.SB_PLL40_CORE.netnames.REFERENCECLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2427.10-2427.20"$/;"	s	object:modules.SB_PLL40_CORE.netnames.PLLOUTCORE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2428.10-2428.22"$/;"	s	object:modules.SB_PLL40_CORE.netnames.PLLOUTGLOBAL.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2429.10-2429.21"$/;"	s	object:modules.SB_PLL40_CORE.netnames.EXTFEEDBACK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2430.16-2430.28"$/;"	s	object:modules.SB_PLL40_CORE.netnames.DYNAMICDELAY.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2431.10-2431.14"$/;"	s	object:modules.SB_PLL40_CORE.netnames.LOCK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2432.10-2432.16"$/;"	s	object:modules.SB_PLL40_CORE.netnames.BYPASS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2433.10-2433.16"$/;"	s	object:modules.SB_PLL40_CORE.netnames.RESETB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2434.10-2434.25"$/;"	s	object:modules.SB_PLL40_CORE.netnames.LATCHINPUTVALUE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2435.10-2435.13"$/;"	s	object:modules.SB_PLL40_CORE.netnames.SDO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2436.10-2436.13"$/;"	s	object:modules.SB_PLL40_CORE.netnames.SDI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2437.10-2437.14"$/;"	s	object:modules.SB_PLL40_CORE.netnames.SCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2457.10-2457.20"$/;"	s	object:modules.SB_PLL40_PAD.netnames.PACKAGEPIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2458.10-2458.20"$/;"	s	object:modules.SB_PLL40_PAD.netnames.PLLOUTCORE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2459.10-2459.22"$/;"	s	object:modules.SB_PLL40_PAD.netnames.PLLOUTGLOBAL.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2460.10-2460.21"$/;"	s	object:modules.SB_PLL40_PAD.netnames.EXTFEEDBACK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2461.16-2461.28"$/;"	s	object:modules.SB_PLL40_PAD.netnames.DYNAMICDELAY.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2462.10-2462.14"$/;"	s	object:modules.SB_PLL40_PAD.netnames.LOCK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2463.10-2463.16"$/;"	s	object:modules.SB_PLL40_PAD.netnames.BYPASS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2464.10-2464.16"$/;"	s	object:modules.SB_PLL40_PAD.netnames.RESETB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2465.10-2465.25"$/;"	s	object:modules.SB_PLL40_PAD.netnames.LATCHINPUTVALUE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2466.10-2466.13"$/;"	s	object:modules.SB_PLL40_PAD.netnames.SDO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2467.10-2467.13"$/;"	s	object:modules.SB_PLL40_PAD.netnames.SDI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2468.10-2468.14"$/;"	s	object:modules.SB_PLL40_PAD.netnames.SCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2488.10-2488.20"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.PACKAGEPIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2489.10-2489.21"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2490.10-2490.23"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2491.10-2491.21"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTCOREB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2492.10-2492.23"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.PLLOUTGLOBALB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2493.10-2493.21"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.EXTFEEDBACK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2494.16-2494.28"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.DYNAMICDELAY.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2495.10-2495.14"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.LOCK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2496.10-2496.16"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.BYPASS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2497.10-2497.16"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.RESETB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2498.10-2498.25"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.LATCHINPUTVALUE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2499.10-2499.13"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.SDO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:25.9-25.16"$/;"	s	object:modules.SB_IO.netnames.D_OUT_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2500.10-2500.13"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.SDI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2501.10-2501.14"$/;"	s	object:modules.SB_PLL40_2_PAD.netnames.SCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2522.10-2522.22"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.REFERENCECLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2523.10-2523.21"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2524.10-2524.23"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2525.10-2525.21"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTCOREB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2526.10-2526.23"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.PLLOUTGLOBALB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2527.10-2527.21"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.EXTFEEDBACK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2528.16-2528.28"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.DYNAMICDELAY.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2529.10-2529.14"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.LOCK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2530.10-2530.16"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.BYPASS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2531.10-2531.16"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.RESETB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2532.10-2532.25"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.LATCHINPUTVALUE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2533.10-2533.13"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.SDO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2534.10-2534.13"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.SDI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2535.10-2535.14"$/;"	s	object:modules.SB_PLL40_2F_CORE.netnames.SCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2557.10-2557.20"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.PACKAGEPIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2558.10-2558.21"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2559.10-2559.23"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2560.10-2560.21"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTCOREB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2561.10-2561.23"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.PLLOUTGLOBALB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2562.10-2562.21"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.EXTFEEDBACK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2563.16-2563.28"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.DYNAMICDELAY.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2564.10-2564.14"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.LOCK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2565.10-2565.16"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.BYPASS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2566.10-2566.16"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.RESETB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2567.10-2567.25"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.LATCHINPUTVALUE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2568.10-2568.13"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.SDO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2569.10-2569.13"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.SDI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2570.10-2570.14"$/;"	s	object:modules.SB_PLL40_2F_PAD.netnames.SCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2594.8-2594.12"$/;"	s	object:modules.SB_WARMBOOT.netnames.BOOT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2595.8-2595.10"$/;"	s	object:modules.SB_WARMBOOT.netnames.S1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2596.8-2596.10"$/;"	s	object:modules.SB_WARMBOOT.netnames.S0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:26.9-26.15"$/;"	s	object:modules.SB_IO.netnames.D_IN_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2601.15-2601.22"$/;"	s	object:modules.SB_SPRAM256KA.netnames.ADDRESS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2602.15-2602.21"$/;"	s	object:modules.SB_SPRAM256KA.netnames.DATAIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2603.14-2603.22"$/;"	s	object:modules.SB_SPRAM256KA.netnames.MASKWREN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2604.14-2604.24"$/;"	s	object:modules.SB_SPRAM256KA.netnames.CHIPSELECT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2604.26-2604.31"$/;"	s	object:modules.SB_SPRAM256KA.netnames.CLOCK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2604.33-2604.40"$/;"	s	object:modules.SB_SPRAM256KA.netnames.STANDBY.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2604.42-2604.47"$/;"	s	object:modules.SB_SPRAM256KA.netnames.SLEEP.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2604.49-2604.57"$/;"	s	object:modules.SB_SPRAM256KA.netnames.POWEROFF.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2604.8-2604.12"$/;"	s	object:modules.SB_SPRAM256KA.netnames.WREN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2605.20-2605.27"$/;"	s	object:modules.SB_SPRAM256KA.netnames.DATAOUT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:266.13-266.14"$/;"	s	object:modules.SB_DFF.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2665.8-2665.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2666.8-2666.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2667.8-2667.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2668.8-2668.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2669.8-2669.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:267.11-267.12"$/;"	s	object:modules.SB_DFF.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:267.8-267.9"$/;"	s	object:modules.SB_DFF.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2670.8-2670.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2671.8-2671.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2672.8-2672.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2673.8-2673.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM8.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2674.8-2674.13"$/;"	s	object:modules.SB_HFOSC.netnames.TRIM9.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2675.8-2675.15"$/;"	s	object:modules.SB_HFOSC.netnames.CLKHFPU.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2676.8-2676.15"$/;"	s	object:modules.SB_HFOSC.netnames.CLKHFEN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2677.9-2677.14"$/;"	s	object:modules.SB_HFOSC.netnames.CLKHF.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2685.8-2685.15"$/;"	s	object:modules.SB_LFOSC.netnames.CLKLFPU.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2686.8-2686.15"$/;"	s	object:modules.SB_LFOSC.netnames.CLKLFEN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2687.9-2687.14"$/;"	s	object:modules.SB_LFOSC.netnames.CLKLF.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2693.8-2693.14"$/;"	s	object:modules.SB_RGBA_DRV.netnames.CURREN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2694.8-2694.16"$/;"	s	object:modules.SB_RGBA_DRV.netnames.RGBLEDEN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2695.8-2695.15"$/;"	s	object:modules.SB_RGBA_DRV.netnames.RGB0PWM.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2696.8-2696.15"$/;"	s	object:modules.SB_RGBA_DRV.netnames.RGB1PWM.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2697.8-2697.15"$/;"	s	object:modules.SB_RGBA_DRV.netnames.RGB2PWM.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2698.9-2698.13"$/;"	s	object:modules.SB_RGBA_DRV.netnames.RGB0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2699.9-2699.13"$/;"	s	object:modules.SB_RGBA_DRV.netnames.RGB1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:27.9-27.15"$/;"	s	object:modules.SB_IO.netnames.D_IN_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2700.9-2700.13"$/;"	s	object:modules.SB_RGBA_DRV.netnames.RGB2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2710.8-2710.10"$/;"	s	object:modules.SB_LED_DRV_CUR.netnames.EN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2711.9-2711.14"$/;"	s	object:modules.SB_LED_DRV_CUR.netnames.LEDPU.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2717.8-2717.16"$/;"	s	object:modules.SB_RGB_DRV.netnames.RGBLEDEN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2718.8-2718.15"$/;"	s	object:modules.SB_RGB_DRV.netnames.RGB0PWM.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2719.8-2719.15"$/;"	s	object:modules.SB_RGB_DRV.netnames.RGB1PWM.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2720.8-2720.15"$/;"	s	object:modules.SB_RGB_DRV.netnames.RGB2PWM.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2721.8-2721.13"$/;"	s	object:modules.SB_RGB_DRV.netnames.RGBPU.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2722.9-2722.13"$/;"	s	object:modules.SB_RGB_DRV.netnames.RGB0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2723.9-2723.13"$/;"	s	object:modules.SB_RGB_DRV.netnames.RGB1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2724.9-2724.13"$/;"	s	object:modules.SB_RGB_DRV.netnames.RGB2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2734.9-2734.15"$/;"	s	object:modules.SB_I2C.netnames.SBCLKI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2735.9-2735.14"$/;"	s	object:modules.SB_I2C.netnames.SBRWI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2736.9-2736.15"$/;"	s	object:modules.SB_I2C.netnames.SBSTBI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2737.9-2737.16"$/;"	s	object:modules.SB_I2C.netnames.SBADRI7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2738.9-2738.16"$/;"	s	object:modules.SB_I2C.netnames.SBADRI6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2739.9-2739.16"$/;"	s	object:modules.SB_I2C.netnames.SBADRI5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2740.9-2740.16"$/;"	s	object:modules.SB_I2C.netnames.SBADRI4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2741.9-2741.16"$/;"	s	object:modules.SB_I2C.netnames.SBADRI3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2742.9-2742.16"$/;"	s	object:modules.SB_I2C.netnames.SBADRI2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2743.9-2743.16"$/;"	s	object:modules.SB_I2C.netnames.SBADRI1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2744.9-2744.16"$/;"	s	object:modules.SB_I2C.netnames.SBADRI0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2745.9-2745.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATI7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2746.9-2746.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATI6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2747.9-2747.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATI5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2748.9-2748.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATI4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2749.9-2749.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATI3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2750.9-2750.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATI2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2751.9-2751.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATI1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2752.9-2752.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATI0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2753.9-2753.13"$/;"	s	object:modules.SB_I2C.netnames.SCLI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2754.9-2754.13"$/;"	s	object:modules.SB_I2C.netnames.SDAI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2755.9-2755.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATO7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2756.9-2756.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATO6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2757.9-2757.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATO5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2758.9-2758.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATO4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2759.9-2759.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATO3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2760.9-2760.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATO2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2761.9-2761.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATO1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2762.9-2762.16"$/;"	s	object:modules.SB_I2C.netnames.SBDATO0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2763.9-2763.15"$/;"	s	object:modules.SB_I2C.netnames.SBACKO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2764.9-2764.15"$/;"	s	object:modules.SB_I2C.netnames.I2CIRQ.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2765.9-2765.16"$/;"	s	object:modules.SB_I2C.netnames.I2CWKUP.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2766.9-2766.13"$/;"	s	object:modules.SB_I2C.netnames.SCLO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2767.9-2767.14"$/;"	s	object:modules.SB_I2C.netnames.SCLOE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2768.9-2768.13"$/;"	s	object:modules.SB_I2C.netnames.SDAO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2769.9-2769.14"$/;"	s	object:modules.SB_I2C.netnames.SDAOE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2777.9-2777.15"$/;"	s	object:modules.SB_SPI.netnames.SBCLKI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2778.9-2778.14"$/;"	s	object:modules.SB_SPI.netnames.SBRWI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2779.9-2779.15"$/;"	s	object:modules.SB_SPI.netnames.SBSTBI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2780.9-2780.16"$/;"	s	object:modules.SB_SPI.netnames.SBADRI7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2781.9-2781.16"$/;"	s	object:modules.SB_SPI.netnames.SBADRI6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2782.9-2782.16"$/;"	s	object:modules.SB_SPI.netnames.SBADRI5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2783.9-2783.16"$/;"	s	object:modules.SB_SPI.netnames.SBADRI4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2784.9-2784.16"$/;"	s	object:modules.SB_SPI.netnames.SBADRI3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2785.9-2785.16"$/;"	s	object:modules.SB_SPI.netnames.SBADRI2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2786.9-2786.16"$/;"	s	object:modules.SB_SPI.netnames.SBADRI1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2787.9-2787.16"$/;"	s	object:modules.SB_SPI.netnames.SBADRI0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2788.9-2788.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATI7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2789.9-2789.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATI6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2790.9-2790.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATI5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2791.9-2791.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATI4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2792.9-2792.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATI3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2793.9-2793.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATI2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2794.9-2794.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATI1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2795.9-2795.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATI0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2796.9-2796.11"$/;"	s	object:modules.SB_SPI.netnames.MI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2797.9-2797.11"$/;"	s	object:modules.SB_SPI.netnames.SI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2798.9-2798.13"$/;"	s	object:modules.SB_SPI.netnames.SCKI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2799.9-2799.14"$/;"	s	object:modules.SB_SPI.netnames.SCSNI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2800.9-2800.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATO7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2801.9-2801.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATO6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2802.9-2802.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATO5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2803.9-2803.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATO4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2804.9-2804.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATO3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2805.9-2805.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATO2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2806.9-2806.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATO1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2807.9-2807.16"$/;"	s	object:modules.SB_SPI.netnames.SBDATO0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2808.9-2808.15"$/;"	s	object:modules.SB_SPI.netnames.SBACKO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2809.9-2809.15"$/;"	s	object:modules.SB_SPI.netnames.SPIIRQ.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2810.9-2810.16"$/;"	s	object:modules.SB_SPI.netnames.SPIWKUP.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2811.9-2811.11"$/;"	s	object:modules.SB_SPI.netnames.SO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2812.9-2812.12"$/;"	s	object:modules.SB_SPI.netnames.SOE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2813.9-2813.11"$/;"	s	object:modules.SB_SPI.netnames.MO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2814.9-2814.12"$/;"	s	object:modules.SB_SPI.netnames.MOE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2815.9-2815.13"$/;"	s	object:modules.SB_SPI.netnames.SCKO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2816.9-2816.14"$/;"	s	object:modules.SB_SPI.netnames.SCKOE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2817.9-2817.15"$/;"	s	object:modules.SB_SPI.netnames.MCSNO3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2818.9-2818.15"$/;"	s	object:modules.SB_SPI.netnames.MCSNO2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2819.9-2819.15"$/;"	s	object:modules.SB_SPI.netnames.MCSNO1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2820.9-2820.15"$/;"	s	object:modules.SB_SPI.netnames.MCSNO0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2821.9-2821.16"$/;"	s	object:modules.SB_SPI.netnames.MCSNOE3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2822.9-2822.16"$/;"	s	object:modules.SB_SPI.netnames.MCSNOE2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2823.9-2823.16"$/;"	s	object:modules.SB_SPI.netnames.MCSNOE1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2824.9-2824.16"$/;"	s	object:modules.SB_SPI.netnames.MCSNOE0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2831.8-2831.14"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDCS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2832.8-2832.15"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2833.8-2833.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDDAT7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2834.8-2834.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDDAT6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2835.8-2835.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDDAT5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2836.8-2836.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDDAT4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2837.8-2837.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDDAT3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2838.8-2838.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDDAT2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2839.8-2839.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDDAT1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2840.8-2840.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDDAT0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2841.8-2841.17"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDADDR3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2842.8-2842.17"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDADDR2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2843.8-2843.17"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDADDR1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2844.8-2844.17"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDADDR0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2845.8-2845.15"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDDEN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2846.8-2846.15"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDEXE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2847.8-2847.15"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDRST.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2848.9-2848.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.PWMOUT0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2849.9-2849.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.PWMOUT1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2850.9-2850.16"$/;"	s	object:modules.SB_LEDDA_IP.netnames.PWMOUT2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2851.9-2851.15"$/;"	s	object:modules.SB_LEDDA_IP.netnames.LEDDON.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2857.8-2857.16"$/;"	s	object:modules.SB_FILTER_50NS.netnames.FILTERIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2858.9-2858.18"$/;"	s	object:modules.SB_FILTER_50NS.netnames.FILTEROUT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2863.9-2863.20"$/;"	s	object:modules.SB_IO_I3C.netnames.PACKAGE_PIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2864.9-2864.26"$/;"	s	object:modules.SB_IO_I3C.netnames.LATCH_INPUT_VALUE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2865.9-2865.21"$/;"	s	object:modules.SB_IO_I3C.netnames.CLOCK_ENABLE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2866.9-2866.18"$/;"	s	object:modules.SB_IO_I3C.netnames.INPUT_CLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2867.9-2867.19"$/;"	s	object:modules.SB_IO_I3C.netnames.OUTPUT_CLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2868.9-2868.22"$/;"	s	object:modules.SB_IO_I3C.netnames.OUTPUT_ENABLE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2869.9-2869.16"$/;"	s	object:modules.SB_IO_I3C.netnames.D_OUT_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2870.9-2870.16"$/;"	s	object:modules.SB_IO_I3C.netnames.D_OUT_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2871.9-2871.15"$/;"	s	object:modules.SB_IO_I3C.netnames.D_IN_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2872.9-2872.15"$/;"	s	object:modules.SB_IO_I3C.netnames.D_IN_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2873.9-2873.15"$/;"	s	object:modules.SB_IO_I3C.netnames.PU_ENB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2874.9-2874.20"$/;"	s	object:modules.SB_IO_I3C.netnames.WEAK_PU_ENB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2932.9-2932.19"$/;"	s	object:modules.SB_IO_OD.netnames.PACKAGEPIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2933.9-2933.24"$/;"	s	object:modules.SB_IO_OD.netnames.LATCHINPUTVALUE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2934.9-2934.20"$/;"	s	object:modules.SB_IO_OD.netnames.CLOCKENABLE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2935.9-2935.17"$/;"	s	object:modules.SB_IO_OD.netnames.INPUTCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2936.9-2936.18"$/;"	s	object:modules.SB_IO_OD.netnames.OUTPUTCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2937.9-2937.21"$/;"	s	object:modules.SB_IO_OD.netnames.OUTPUTENABLE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2938.9-2938.14"$/;"	s	object:modules.SB_IO_OD.netnames.DOUT1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2939.9-2939.14"$/;"	s	object:modules.SB_IO_OD.netnames.DOUT0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2940.9-2940.13"$/;"	s	object:modules.SB_IO_OD.netnames.DIN1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2941.9-2941.13"$/;"	s	object:modules.SB_IO_OD.netnames.DIN0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2997.13-2997.15"$/;"	s	object:modules.SB_MAC16.netnames.CE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2997.8-2997.11"$/;"	s	object:modules.SB_MAC16.netnames.CLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2998.15-2998.16"$/;"	s	object:modules.SB_MAC16.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2998.18-2998.19"$/;"	s	object:modules.SB_MAC16.netnames.A.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2998.21-2998.22"$/;"	s	object:modules.SB_MAC16.netnames.B.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2998.24-2998.25"$/;"	s	object:modules.SB_MAC16.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2999.15-2999.20"$/;"	s	object:modules.SB_MAC16.netnames.BHOLD.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2999.22-2999.27"$/;"	s	object:modules.SB_MAC16.netnames.CHOLD.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2999.29-2999.34"$/;"	s	object:modules.SB_MAC16.netnames.DHOLD.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2999.8-2999.13"$/;"	s	object:modules.SB_MAC16.netnames.AHOLD.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3000.17-3000.24"$/;"	s	object:modules.SB_MAC16.netnames.IRSTBOT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3000.8-3000.15"$/;"	s	object:modules.SB_MAC16.netnames.IRSTTOP.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3001.17-3001.24"$/;"	s	object:modules.SB_MAC16.netnames.ORSTBOT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3001.8-3001.15"$/;"	s	object:modules.SB_MAC16.netnames.ORSTTOP.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3002.18-3002.26"$/;"	s	object:modules.SB_MAC16.netnames.OLOADBOT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3002.8-3002.16"$/;"	s	object:modules.SB_MAC16.netnames.OLOADTOP.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3003.19-3003.28"$/;"	s	object:modules.SB_MAC16.netnames.ADDSUBBOT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3003.8-3003.17"$/;"	s	object:modules.SB_MAC16.netnames.ADDSUBTOP.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3004.18-3004.26"$/;"	s	object:modules.SB_MAC16.netnames.OHOLDBOT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3004.8-3004.16"$/;"	s	object:modules.SB_MAC16.netnames.OHOLDTOP.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3005.12-3005.19"$/;"	s	object:modules.SB_MAC16.netnames.ACCUMCI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3005.21-3005.30"$/;"	s	object:modules.SB_MAC16.netnames.SIGNEXTIN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3005.8-3005.10"$/;"	s	object:modules.SB_MAC16.netnames.CI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3006.16-3006.17"$/;"	s	object:modules.SB_MAC16.netnames.O.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3007.13-3007.20"$/;"	s	object:modules.SB_MAC16.netnames.ACCUMCO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3007.22-3007.32"$/;"	s	object:modules.SB_MAC16.netnames.SIGNEXTOUT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3007.9-3007.11"$/;"	s	object:modules.SB_MAC16.netnames.CO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:304.13-304.14"$/;"	s	object:modules.SB_DFFE.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:305.8-305.9"$/;"	s	object:modules.SB_DFFE.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:306.8-306.9"$/;"	s	object:modules.SB_DFFE.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:307.8-307.9"$/;"	s	object:modules.SB_DFFE.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.105-3168.112/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.114-3168.121/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.123-3168.130/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.132-3168.139/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.141-3168.148/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.150-3168.157/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.19-3168.27"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_14.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.29-3168.37"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_13.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.39-3168.47"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_12.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.49-3168.57"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_11.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.59-3168.67"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_10.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.69-3168.76"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_9.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.78-3168.85"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_8.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.87-3168.94"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.9-3168.17"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_15.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3168.96-3168.103"$/;"	s	object:modules.ICESTORM_RAM.netnames.RDATA_6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3169.15-3169.20"$/;"	s	object:modules.ICESTORM_RAM.netnames.RCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3169.22-3169.24"$/;"	s	object:modules.ICESTORM_RAM.netnames.RE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3169.9-3169.13"$/;"	s	object:modules.ICESTORM_RAM.netnames.RCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.100-3170.107/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.19-3170.26"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_9.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.28-3170.35"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_8.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.37-3170.44"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.46-3170.53"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.55-3170.62"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.64-3170.71"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.73-3170.80"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.82-3170.89"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.9-3170.17"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_10.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3170.91-3170.98"$/;"	s	object:modules.ICESTORM_RAM.netnames.RADDR_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3171.15-3171.20"$/;"	s	object:modules.ICESTORM_RAM.netnames.WCLKE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3171.22-3171.24"$/;"	s	object:modules.ICESTORM_RAM.netnames.WE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3171.9-3171.13"$/;"	s	object:modules.ICESTORM_RAM.netnames.WCLK.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.100-3172.107/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.19-3172.26"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_9.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.28-3172.35"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_8.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.37-3172.44"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.46-3172.53"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.55-3172.62"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.64-3172.71"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.73-3172.80"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.82-3172.89"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.9-3172.17"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_10.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3172.91-3172.98"$/;"	s	object:modules.ICESTORM_RAM.netnames.WADDR_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.103-3173.109/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.111-3173.117/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.119-3173.125/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.127-3173.133/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.135-3173.141/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.18-3173.25"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_14.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.27-3173.34"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_13.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.36-3173.43"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_12.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.45-3173.52"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_11.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.54-3173.61"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_10.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.63-3173.69"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_9.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.71-3173.77"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_8.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.79-3173.85"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.87-3173.93"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.9-3173.16"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_15.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3173.95-3173.101"$/;"	s	object:modules.ICESTORM_RAM.netnames.MASK_5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.105-3174.112/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_5.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.114-3174.121/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.123-3174.130/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_3.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.132-3174.139/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_2.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.141-3174.148/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_1.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.150-3174.157/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_0.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.19-3174.27"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_14.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.29-3174.37"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_13.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.39-3174.47"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_12.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.49-3174.57"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_11.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.59-3174.67"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_10.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.69-3174.76"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_9.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.78-3174.85"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_8.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.87-3174.94"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_7.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.9-3174.17"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_15.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3174.96-3174.103"$/;"	s	object:modules.ICESTORM_RAM.netnames.WDATA_6.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:351.13-351.14"$/;"	s	object:modules.SB_DFFSR.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:352.11-352.12"$/;"	s	object:modules.SB_DFFSR.netnames.R.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:352.14-352.15"$/;"	s	object:modules.SB_DFFSR.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:352.8-352.9"$/;"	s	object:modules.SB_DFFSR.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:401.13-401.14"$/;"	s	object:modules.SB_DFFR.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:402.11-402.12"$/;"	s	object:modules.SB_DFFR.netnames.R.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:402.14-402.15"$/;"	s	object:modules.SB_DFFR.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:402.8-402.9"$/;"	s	object:modules.SB_DFFR.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:472.13-472.14"$/;"	s	object:modules.SB_DFFSS.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:473.11-473.12"$/;"	s	object:modules.SB_DFFSS.netnames.S.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:473.14-473.15"$/;"	s	object:modules.SB_DFFSS.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:473.8-473.9"$/;"	s	object:modules.SB_DFFSS.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:522.13-522.14"$/;"	s	object:modules.SB_DFFS.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:523.11-523.12"$/;"	s	object:modules.SB_DFFS.netnames.S.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:523.14-523.15"$/;"	s	object:modules.SB_DFFS.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:523.8-523.9"$/;"	s	object:modules.SB_DFFS.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:593.13-593.14"$/;"	s	object:modules.SB_DFFESR.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:594.8-594.9"$/;"	s	object:modules.SB_DFFESR.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:595.8-595.9"$/;"	s	object:modules.SB_DFFESR.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:596.8-596.9"$/;"	s	object:modules.SB_DFFESR.netnames.R.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:597.8-597.9"$/;"	s	object:modules.SB_DFFESR.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:654.13-654.14"$/;"	s	object:modules.SB_DFFER.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:655.8-655.9"$/;"	s	object:modules.SB_DFFER.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:656.8-656.9"$/;"	s	object:modules.SB_DFFER.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:657.8-657.9"$/;"	s	object:modules.SB_DFFER.netnames.R.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:658.8-658.9"$/;"	s	object:modules.SB_DFFER.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:734.13-734.14"$/;"	s	object:modules.SB_DFFESS.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:735.8-735.9"$/;"	s	object:modules.SB_DFFESS.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:736.8-736.9"$/;"	s	object:modules.SB_DFFESS.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:737.8-737.9"$/;"	s	object:modules.SB_DFFESS.netnames.S.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:738.8-738.9"$/;"	s	object:modules.SB_DFFESS.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:795.13-795.14"$/;"	s	object:modules.SB_DFFES.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:796.8-796.9"$/;"	s	object:modules.SB_DFFES.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:797.8-797.9"$/;"	s	object:modules.SB_DFFES.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:798.8-798.9"$/;"	s	object:modules.SB_DFFES.netnames.S.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:799.8-799.9"$/;"	s	object:modules.SB_DFFES.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:877.13-877.14"$/;"	s	object:modules.SB_DFFN.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:878.11-878.12"$/;"	s	object:modules.SB_DFFN.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:878.8-878.9"$/;"	s	object:modules.SB_DFFN.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:915.13-915.14"$/;"	s	object:modules.SB_DFFNE.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:916.8-916.9"$/;"	s	object:modules.SB_DFFNE.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:917.8-917.9"$/;"	s	object:modules.SB_DFFNE.netnames.E.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:918.8-918.9"$/;"	s	object:modules.SB_DFFNE.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:962.13-962.14"$/;"	s	object:modules.SB_DFFNSR.netnames.Q.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:963.11-963.12"$/;"	s	object:modules.SB_DFFNSR.netnames.R.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:963.14-963.15"$/;"	s	object:modules.SB_DFFNSR.netnames.D.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^            "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:963.8-963.9"$/;"	s	object:modules.SB_DFFNSR.netnames.C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/Users\/tristen-macbook\/Documents\/CS240LX-spr22\/fpga\/upduino\/top.v:3.1-48./;"	s	object:modules.top.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1011.1-1079.10"$/;"	s	object:modules.SB_DFFNR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1082.1-1129.10"$/;"	s	object:modules.SB_DFFNSS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1132.1-1200.10"$/;"	s	object:modules.SB_DFFNS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1203.1-1261.10"$/;"	s	object:modules.SB_DFFNESR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:123.1-160.10"$/;"	s	object:modules.SB_GB_IO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1264.1-1341.10"$/;"	s	object:modules.SB_DFFNER.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1344.1-1402.10"$/;"	s	object:modules.SB_DFFNESS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1405.1-1483.10"$/;"	s	object:modules.SB_DFFNES.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1487.1-1724.10"$/;"	s	object:modules.SB_RAM40_4K.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:162.1-172.10"$/;"	s	object:modules.SB_GB.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:17.1-121.10"$/;"	s	object:modules.SB_IO.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1726.1-1860.10"$/;"	s	object:modules.SB_RAM40_4KNR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:177.1-225.10"$/;"	s	object:modules.SB_LUT4.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1862.1-1996.10"$/;"	s	object:modules.SB_RAM40_4KNW.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:1998.1-2132.10"$/;"	s	object:modules.SB_RAM40_4KNRNW.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2136.1-2420.10"$/;"	s	object:modules.ICESTORM_LC.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:228.1-260.10"$/;"	s	object:modules.SB_CARRY.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2425.1-2453.10"$/;"	s	object:modules.SB_PLL40_CORE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2456.1-2484.10"$/;"	s	object:modules.SB_PLL40_PAD.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2487.1-2518.10"$/;"	s	object:modules.SB_PLL40_2_PAD.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2521.1-2553.10"$/;"	s	object:modules.SB_PLL40_2F_CORE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2556.1-2588.10"$/;"	s	object:modules.SB_PLL40_2F_PAD.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2593.1-2598.10"$/;"	s	object:modules.SB_WARMBOOT.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2600.1-2661.10"$/;"	s	object:modules.SB_SPRAM256KA.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:265.1-300.10"$/;"	s	object:modules.SB_DFF.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2664.1-2681.10"$/;"	s	object:modules.SB_HFOSC.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2684.1-2689.10"$/;"	s	object:modules.SB_LFOSC.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2692.1-2706.10"$/;"	s	object:modules.SB_RGBA_DRV.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2709.1-2713.10"$/;"	s	object:modules.SB_LED_DRV_CUR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2716.1-2730.10"$/;"	s	object:modules.SB_RGB_DRV.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2733.1-2773.10"$/;"	s	object:modules.SB_I2C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2776.1-2827.10"$/;"	s	object:modules.SB_SPI.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2830.1-2853.10"$/;"	s	object:modules.SB_LEDDA_IP.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2856.1-2860.10"$/;"	s	object:modules.SB_FILTER_50NS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2862.1-2929.10"$/;"	s	object:modules.SB_IO_I3C.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2931.1-2993.10"$/;"	s	object:modules.SB_IO_OD.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:2996.1-3164.10"$/;"	s	object:modules.SB_MAC16.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:303.1-347.10"$/;"	s	object:modules.SB_DFFE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:3167.1-3502.10"$/;"	s	object:modules.ICESTORM_RAM.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:350.1-397.10"$/;"	s	object:modules.SB_DFFSR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:400.1-468.10"$/;"	s	object:modules.SB_DFFR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:471.1-518.10"$/;"	s	object:modules.SB_DFFSS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:521.1-589.10"$/;"	s	object:modules.SB_DFFS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:592.1-650.10"$/;"	s	object:modules.SB_DFFESR.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:653.1-730.10"$/;"	s	object:modules.SB_DFFER.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:733.1-791.10"$/;"	s	object:modules.SB_DFFESS.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:794.1-871.10"$/;"	s	object:modules.SB_DFFES.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:876.1-911.10"$/;"	s	object:modules.SB_DFFN.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:914.1-958.10"$/;"	s	object:modules.SB_DFFNE.attributes
src	labs/12-verilog-blink/code/0-light/led_top.json	/^        "src": "\/opt\/homebrew\/bin\/..\/share\/yosys\/ice40\/cells_sim.v:961.1-1008.10"$/;"	s	object:modules.SB_DFFNSR.attributes
src_loc_mk	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^src_loc_t src_loc_mk(const char *file, const char *func, unsigned lineno) {$/;"	f	typeref:typename:src_loc_t
src_loc_mk	labs/5-malloc+gc/code/src-loc.h	/^src_loc_t src_loc_mk(const char *file, const char *func, unsigned lineno) {$/;"	f	typeref:typename:src_loc_t
src_loc_mk	labs/6-debug-alloc/code/src-loc.h	/^src_loc_t src_loc_mk(const char *file, const char *func, unsigned lineno) {$/;"	f	typeref:typename:src_loc_t
src_loc_mk	labs/9-memcheck-stat/starter-code/src-loc.h	/^src_loc_t src_loc_mk(const char *file, const char *func, unsigned lineno) {$/;"	f	typeref:typename:src_loc_t
src_loc_mk	libpi/include/src-loc.h	/^src_loc_t src_loc_mk(const char *file, const char *func, unsigned lineno) {$/;"	f	typeref:typename:src_loc_t
src_loc_t	labs/5-malloc+gc/2-ckalloc/src-loc.h	/^} src_loc_t; $/;"	t	typeref:struct:__anondeff7e440108
src_loc_t	labs/5-malloc+gc/code/src-loc.h	/^} src_loc_t; $/;"	t	typeref:struct:__anon54aeb4e70108
src_loc_t	labs/6-debug-alloc/code/src-loc.h	/^} src_loc_t; $/;"	t	typeref:struct:__anon2313347a0108
src_loc_t	labs/9-memcheck-stat/starter-code/src-loc.h	/^} src_loc_t; $/;"	t	typeref:struct:__anon1bda27960108
src_loc_t	libpi/include/src-loc.h	/^} src_loc_t; $/;"	t	typeref:struct:__anon661f88200108
st	labs/20-d/code/kernel/mmio.d	/^void st(uint* ptr, uint value) {$/;"	f
st	labs/8-i2c-adc/code/i2c.c	/^		st:1,		\/\/ :7, start xfer$/;"	m	struct:__anon5d5a89760108	typeref:typename:uint32_t:1	file:
stack	libpi/include/rpi-thread.h	/^	uint32_t stack[THREAD_MAXSTACK];$/;"	m	struct:rpi_thread	typeref:typename:uint32_t[]
start	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    parameter start = 2'b01;$/;"	c	module:uart_rx
start	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	enum:uart_rx.state_t
start	labs/13-verilog-uart/2-tx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	typedef:uart_rx.state_t
start	labs/13-verilog-uart/2-tx/uart_tx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	typedef:uart_tx.state_t
start_check	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^    start_check = (uint32_t)&__code_start__, $/;"	v	typeref:typename:uint32_t	file:
start_nocheck	labs/9-memcheck-stat/starter-code/ck-memcheck.c	/^    start_nocheck = (uint32_t)ckalloc_start,$/;"	v	typeref:typename:uint32_t	file:
stat	labs/20-d/code/kernel/board/raspi/uart.d	/^    uint stat;$/;"	m	struct:AuxPeriphs	file:
stat	libpi/include/uart.h	/^        stat,$/;"	m	struct:aux_periphs	typeref:typename:volatile unsigned
state	labs/11-memcheck-trap/code/checker-eraser.c	/^    unsigned char state;$/;"	m	struct:__anon68583d740208	typeref:typename:unsigned char	file:
state	labs/11-memcheck-trap/code/checker-eraser.c	/^static state_t state = { .state = SH_INVALID };$/;"	v	typeref:typename:state_t	file:
state	labs/4-ws2812b/fake-pi/pi-random.h	/^    int32_t *state;     \/* Array of state values.  *\/$/;"	m	struct:pi_random_data	typeref:typename:int32_t *
state	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state	labs/5-malloc+gc/code/ckalloc copy.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state	labs/6-debug-alloc/code/ckalloc copy.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state	labs/6-debug-alloc/code/ckalloc.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state	labs/9-memcheck-stat/starter-code/ckalloc.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state	libpi/include/ckalloc.h	/^    uint32_t state;          \/\/ state of the block: { ALLOCED, FREED }$/;"	m	struct:ck_hdr	typeref:typename:uint32_t
state_next	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    reg[1:0] state_next;$/;"	r	module:uart_rx
state_next	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    state_t state_next;$/;"	r	module:uart_rx
state_next	labs/13-verilog-uart/2-tx/uart_rx.sv	/^    state_t state_next;$/;"	r	module:uart_rx
state_next	labs/13-verilog-uart/2-tx/uart_tx.sv	/^    state_t state_next;$/;"	r	module:uart_tx
state_reg	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    reg[1:0] state_reg = idle;$/;"	r	module:uart_rx
state_reg	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    state_t state_reg = idle;$/;"	r	module:uart_rx
state_reg	labs/13-verilog-uart/2-tx/uart_rx.sv	/^    state_t state_reg = idle;$/;"	r	module:uart_rx
state_reg	labs/13-verilog-uart/2-tx/uart_tx.sv	/^    state_t state_reg = idle;$/;"	r	module:uart_tx
state_t	labs/11-memcheck-trap/code/checker-eraser.c	/^} state_t;$/;"	t	typeref:struct:__anon68583d740208	file:
state_t	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	E	module:uart_rx
state_t	labs/13-verilog-uart/2-tx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	T	module:uart_rx
state_t	labs/13-verilog-uart/2-tx/uart_tx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	T	module:uart_tx
state_t	labs/5-malloc+gc/2-ckalloc/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anon1a6c222a0103
state_t	labs/5-malloc+gc/code/ckalloc copy.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anonc3e2d6a80103
state_t	labs/6-debug-alloc/code/ckalloc copy.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anonc6d50a1b0103
state_t	labs/6-debug-alloc/code/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anon5e7fd8600103
state_t	labs/9-memcheck-stat/starter-code/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anon5746cb7c0103
state_t	labs/9-memcheck-stat/starter-code/ckalloc_BACKUP_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anon3e640cdc0103
state_t	labs/9-memcheck-stat/starter-code/ckalloc_BASE_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anon971033210103
state_t	labs/9-memcheck-stat/starter-code/ckalloc_LOCAL_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anon6dc619310103
state_t	labs/9-memcheck-stat/starter-code/ckalloc_REMOTE_15895.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anon2974db920103
state_t	libpi/include/ckalloc.h	/^typedef enum {  ALLOCED = 11, FREED } state_t;$/;"	t	typeref:enum:__anona18c2c060103
statebuf	labs/4-ws2812b/fake-pi/fake-random.c	/^static char statebuf[STATESIZE];$/;"	v	typeref:typename:char[]	file:
status	labs/15-stepper-motor/alex-code/stepper-int.h	/^    stepper_position_status_t status;$/;"	m	struct:stepper_position_t	typeref:typename:stepper_position_status_t
status	labs/15-stepper-motor/alex-code/stepper-int.h	/^    stepper_status_t status;$/;"	m	struct:__anon32e582eb0308	typeref:typename:stepper_status_t
status	labs/8-i2c-adc/code/i2c.c	/^	s_register status;$/;"	m	struct:RPI_i2c	typeref:typename:s_register	file:
step	labs/15-stepper-motor/alex-code/stepper.h	/^    unsigned step;$/;"	m	struct:__anonb5b47c130208	typeref:typename:unsigned
step	labs/15-stepper-motor/code-sw-uart/a4988.h	/^static inline void step(step_t *s, int dir) {$/;"	f	typeref:typename:void
step	labs/15-stepper-motor/code/a4988.h	/^static inline void step(step_t *s, int dir) {$/;"	f	typeref:typename:void
step	labs/15-stepper-motor/code/circle-test.c	/^    enum { dir = 21, step = 20 };$/;"	e	enum:notmain::__anon54cd7b530203	file:
step_backward	labs/15-stepper-motor/code-sw-uart/a4988.h	/^static inline void step_backward(step_t *s) { step(s,backward); }$/;"	f	typeref:typename:void
step_backward	labs/15-stepper-motor/code/a4988.h	/^static inline void step_backward(step_t *s) { step(s,backward); }$/;"	f	typeref:typename:void
step_count	labs/15-stepper-motor/alex-code/stepper.h	/^    int step_count;$/;"	m	struct:__anonb5b47c130208	typeref:typename:int
step_delay	labs/15-stepper-motor/code-sw-uart/a4988.h	/^    unsigned step_delay;\/\/ how long to wait after setting step pin$/;"	m	struct:__anon737612970208	typeref:typename:unsigned
step_delay	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    enum { step_delay = 3000 };$/;"	e	enum:th_notmain::__anon82501d840103	file:
step_delay	labs/15-stepper-motor/code/a4988.h	/^    unsigned step_delay;\/\/ how long to wait after setting step pin$/;"	m	struct:__anonb834a2b70208	typeref:typename:unsigned
step_delay	labs/15-stepper-motor/code/circle-test.c	/^enum { dir_delay = 0, step_delay = 0 };$/;"	e	enum:__anon54cd7b530103	file:
step_forward	labs/15-stepper-motor/code-sw-uart/a4988.h	/^static inline void step_forward(step_t *s) { step(s,forward); }$/;"	f	typeref:typename:void
step_forward	labs/15-stepper-motor/code/a4988.h	/^static inline void step_forward(step_t *s) { step(s,forward); }$/;"	f	typeref:typename:void
step_mk	labs/15-stepper-motor/code-sw-uart/a4988.h	/^step_mk(unsigned dir_pin, $/;"	f	typeref:typename:step_t
step_mk	labs/15-stepper-motor/code/a4988.h	/^step_mk(unsigned dir_pin, $/;"	f	typeref:typename:step_t
step_pin	labs/15-stepper-motor/code-sw-uart/a4988.h	/^    unsigned step_pin;  \/\/ pin to set steps.$/;"	m	struct:__anon737612970208	typeref:typename:unsigned
step_pin	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^    enum { dir_pin = 21, step_pin = 20 };$/;"	e	enum:th_notmain::__anon82501d840203	file:
step_pin	labs/15-stepper-motor/code/a4988.h	/^    unsigned step_pin;  \/\/ pin to set steps.$/;"	m	struct:__anonb834a2b70208	typeref:typename:unsigned
step_t	labs/15-stepper-motor/code-sw-uart/a4988.h	/^} step_t;$/;"	t	typeref:struct:__anon737612970208
step_t	labs/15-stepper-motor/code/a4988.h	/^} step_t;$/;"	t	typeref:struct:__anonb834a2b70208
stepper	labs/15-stepper-motor/alex-code/stepper-int.h	/^    stepper_t * stepper;$/;"	m	struct:__anon32e582eb0308	typeref:typename:stepper_t *
stepper_get_position_in_steps	labs/15-stepper-motor/alex-code/stepper.c	/^int stepper_get_position_in_steps(stepper_t * stepper){$/;"	f	typeref:typename:int
stepper_init	labs/15-stepper-motor/alex-code/stepper.c	/^stepper_t * stepper_init(unsigned dir, unsigned step){$/;"	f	typeref:typename:stepper_t *
stepper_init_with_int	labs/15-stepper-motor/alex-code/stepper-int.c	/^stepper_int_t * stepper_init_with_int(unsigned dir, unsigned step){$/;"	f	typeref:typename:stepper_int_t *
stepper_init_with_microsteps	labs/15-stepper-motor/alex-code/stepper.c	/^stepper_t * stepper_init_with_microsteps(unsigned dir, unsigned step, unsigned MS1, unsigned MS2/;"	f	typeref:typename:stepper_t *
stepper_int_enqueue_pos	labs/15-stepper-motor/alex-code/stepper-int.c	/^stepper_position_t * stepper_int_enqueue_pos(stepper_int_t * stepper, int goal_steps, unsigned u/;"	f	typeref:typename:stepper_position_t *
stepper_int_get_position_in_steps	labs/15-stepper-motor/alex-code/stepper-int.c	/^int stepper_int_get_position_in_steps(stepper_int_t * stepper){$/;"	f	typeref:typename:int
stepper_int_handler	labs/15-stepper-motor/alex-code/stepper-int.c	/^void stepper_int_handler(unsigned pc) {$/;"	f	typeref:typename:void
stepper_int_init_with_microsteps	labs/15-stepper-motor/alex-code/stepper-int.c	/^stepper_int_t * stepper_int_init_with_microsteps(unsigned dir, unsigned step, unsigned MS1, unsi/;"	f	typeref:typename:stepper_int_t *
stepper_int_is_free	labs/15-stepper-motor/alex-code/stepper-int.c	/^int stepper_int_is_free(stepper_int_t * stepper){$/;"	f	typeref:typename:int
stepper_int_position_is_complete	labs/15-stepper-motor/alex-code/stepper-int.c	/^int stepper_int_position_is_complete(stepper_position_t * pos){$/;"	f	typeref:typename:int
stepper_int_t	labs/15-stepper-motor/alex-code/stepper-int.h	/^} stepper_int_t;$/;"	t	typeref:struct:__anon32e582eb0308
stepper_microstep_mode_t	labs/15-stepper-motor/alex-code/stepper.h	/^} stepper_microstep_mode_t;$/;"	t	typeref:enum:__anonb5b47c130103
stepper_note_t	labs/15-stepper-motor/alex-code/national_anthem.c	/^} stepper_note_t;$/;"	t	typeref:struct:__anon60bf3c9d0208	file:
stepper_position_status_t	labs/15-stepper-motor/alex-code/stepper-int.h	/^} stepper_position_status_t;$/;"	t	typeref:enum:__anon32e582eb0203
stepper_position_t	labs/15-stepper-motor/alex-code/stepper-int.h	/^typedef struct stepper_position_t {$/;"	s
stepper_position_t	labs/15-stepper-motor/alex-code/stepper-int.h	/^} stepper_position_t;$/;"	t	typeref:struct:stepper_position_t
stepper_set_microsteps	labs/15-stepper-motor/alex-code/stepper.c	/^void stepper_set_microsteps(stepper_t * stepper, stepper_microstep_mode_t microstep_mode){$/;"	f	typeref:typename:void
stepper_status_t	labs/15-stepper-motor/alex-code/stepper-int.h	/^} stepper_status_t;$/;"	t	typeref:enum:__anon32e582eb0103
stepper_step_backward	labs/15-stepper-motor/alex-code/stepper.c	/^void stepper_step_backward(stepper_t * stepper){$/;"	f	typeref:typename:void
stepper_step_forward	labs/15-stepper-motor/alex-code/stepper.c	/^void stepper_step_forward(stepper_t * stepper){$/;"	f	typeref:typename:void
stepper_t	labs/15-stepper-motor/alex-code/stepper.h	/^} stepper_t;$/;"	t	typeref:struct:__anonb5b47c130208
stepper_tone_t	labs/15-stepper-motor/alex-code/national_anthem.c	/^} stepper_tone_t;$/;"	t	typeref:enum:__anon60bf3c9d0103	file:
stop	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    parameter stop = 2'b11;$/;"	c	module:uart_rx
stop	labs/13-verilog-uart/1-rx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	enum:uart_rx.state_t
stop	labs/13-verilog-uart/2-tx/uart_rx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	typedef:uart_rx.state_t
stop	labs/13-verilog-uart/2-tx/uart_tx.sv	/^    typedef enum {idle, start, data, stop} state_t;$/;"	c	typedef:uart_tx.state_t
store_shadow_lr	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^store_shadow_lr:$/;"	l
store_shadow_lr	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^store_shadow_lr:$/;"	l
str	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^    char str[64];$/;"	m	struct:pretty_time	typeref:typename:char[64]
str2dupf	libunix/strcatf.c	/^char *str2dupf(const char *src1, const char *fmt, ...) {$/;"	f	typeref:typename:char *
strcat	libpi/libc/strcat.c	/^char *strcat (char *dest, const char *src) {$/;"	f	typeref:typename:char *
strcatf	libunix/strcatf.c	/^char *strcatf(char *dst, const char *fmt, ...) {$/;"	f	typeref:typename:char *
strchr	libpi/libc/strchr.c	/^char *strchr(register const char *s, int c) {$/;"	f	typeref:typename:char *
strcmp	libpi/libc/strcmp.c	/^int strcmp(const char *a, const char *b) {$/;"	f	typeref:typename:int
strcpy	libpi/libc/strcpy.c	/^char *strcpy(char * s1, const char * s2) {$/;"	f	typeref:typename:char *
strcpyf	libunix/strcatf.c	/^char *strcpyf(char *dst, const char *fmt, ...) {$/;"	f	typeref:typename:char *
strdupf	libunix/strcatf.c	/^char *strdupf(const char *fmt, ...) {$/;"	f	typeref:typename:char *
string	labs/20-d/code/libd/object.d	/^alias string = immutable(char)[];$/;"	a	file:
string	labs/20-d/object.d	/^alias string = immutable(char)[];$/;"	a	file:
strlen	libpi/libc/strlen.c	/^size_t strlen(const char *p) {$/;"	f	typeref:typename:size_t
strncmp	libpi/libc/strncmp.c	/^int strncmp(const char* _s1, const char* _s2, size_t n) {$/;"	f	typeref:typename:int
sub	labs/1-dynamic-code-gen/code/example/add-asm.s	/^sub r0, r0, r0$/;"	l
sub	labs/1-dynamic-code-gen/code/example/add-asm.s	/^sub r0, r0, r15$/;"	l
sub	labs/1-dynamic-code-gen/code/example/add-asm.s	/^sub r0, r15, r0$/;"	l
sub	labs/1-dynamic-code-gen/code/example/add-asm.s	/^sub r15, r0, r0$/;"	l
suffix_cmp	libunix/suffix.c	/^int suffix_cmp(const char *s, const char *suffix) {$/;"	f	typeref:typename:int
sum	labs/12-verilog-blink/code/2-adder/adder.sv	/^        output logic [31:0] sum$/;"	p	module:adder
sum	labs/20-d/code/libd/ulib/sum.d	/^    _SumUnion sum;$/;"	m	struct:Sum	file:
sw_clk	libpi/include/spi.h	/^        sw_clk = 13,$/;"	e	enum:sw_spi_mk::__anon17b873790203
sw_csn	libpi/include/spi.h	/^        sw_csn = 6$/;"	e	enum:sw_spi_mk::__anon17b873790203
sw_miso	libpi/include/spi.h	/^        sw_miso = 26,$/;"	e	enum:sw_spi_mk::__anon17b873790203
sw_mosi	libpi/include/spi.h	/^        sw_mosi = 19,$/;"	e	enum:sw_spi_mk::__anon17b873790203
sw_spi_mk	libpi/include/spi.h	/^static inline spi_t sw_spi_mk(unsigned chip_select, unsigned clk_div) {$/;"	f	typeref:typename:spi_t
sw_uart_init	libpi/include/sw-uart.h	/^#define sw_uart_init(/;"	d
sw_uart_t	libpi/include/sw-uart.h	/^} sw_uart_t;$/;"	t	typeref:struct:__anon6dce2d000108
sweep_free	labs/5-malloc+gc/code/ck-gc.c	/^static unsigned sweep_free(void) {$/;"	f	typeref:typename:unsigned	file:
sweep_free	labs/6-debug-alloc/code/ck-gc.c	/^static unsigned sweep_free(void) {$/;"	f	typeref:typename:unsigned	file:
sweep_free	labs/9-memcheck-stat/starter-code/ck-gc.c	/^static unsigned sweep_free(void) {$/;"	f	typeref:typename:unsigned	file:
sweep_leak	labs/5-malloc+gc/code/ck-gc.c	/^static unsigned sweep_leak(int warn_no_start_ref_p) {$/;"	f	typeref:typename:unsigned	file:
sweep_leak	labs/6-debug-alloc/code/ck-gc.c	/^static unsigned sweep_leak(int warn_no_start_ref_p) {$/;"	f	typeref:typename:unsigned	file:
sweep_leak	labs/9-memcheck-stat/starter-code/ck-gc.c	/^static unsigned sweep_leak(int warn_no_start_ref_p) {$/;"	f	typeref:typename:unsigned	file:
switchto	labs/11-memcheck-trap/code/memtrace-internal.h	/^switchto(uint32_t *regs)  $/;"	f	typeref:typename:void
synth	fpga/upduino/rules.mk	/^synth: $(TOP).bin$/;"	t
sys_debug	libunix/demand.h	/^#define sys_debug(/;"	d
sys_die	libunix/demand.h	/^#define sys_die(/;"	d
syscall_vector	libpi/staff-src/default-handler-swi.c	/^void syscall_vector(unsigned pc) { INT_UNHANDLED("swi", pc); }$/;"	f	typeref:typename:void
system_disable_interrupts	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^system_disable_interrupts:$/;"	l
system_disable_interrupts	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^system_disable_interrupts:$/;"	l
system_disable_interrupts	libpi/staff-src/enable-disable.S	/^system_disable_interrupts:$/;"	l
system_enable_interrupts	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^system_enable_interrupts:$/;"	l
system_enable_interrupts	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^system_enable_interrupts:$/;"	l
system_enable_interrupts	libpi/staff-src/enable-disable.S	/^system_enable_interrupts:$/;"	l
t0	libpi/libm/e_lgamma_r.c	/^t0  =  4.83836122723810047042e-01, \/* 0x3FDEF72B, 0xC8EE38A2 *\/$/;"	v	typeref:typename:const double	file:
t0	libpi/libm/e_lgammaf_r.c	/^t0  =  4.8383611441e-01, \/* 0x3ef7b95e *\/$/;"	v	typeref:typename:const float	file:
t0h	labs/4-ws2812b/code/WS2812B.h	/^static inline void t0h(unsigned pin) {$/;"	f	typeref:typename:void
t0l	labs/4-ws2812b/code/WS2812B.h	/^static inline void t0l(unsigned pin) {$/;"	f	typeref:typename:void
t1	libpi/libm/e_lgamma_r.c	/^t1  = -1.47587722994593911752e-01, \/* 0xBFC2E427, 0x8DC6C509 *\/$/;"	v	typeref:typename:const double	file:
t1	libpi/libm/e_lgammaf_r.c	/^t1  = -1.4758771658e-01, \/* 0xbe17213c *\/$/;"	v	typeref:typename:const float	file:
t10	libpi/libm/e_lgamma_r.c	/^t10 =  8.81081882437654011382e-04, \/* 0x3F4CDF0C, 0xEF61A8E9 *\/$/;"	v	typeref:typename:const double	file:
t10	libpi/libm/e_lgammaf_r.c	/^t10 =  8.8108185446e-04, \/* 0x3a66f867 *\/$/;"	v	typeref:typename:const float	file:
t11	libpi/libm/e_lgamma_r.c	/^t11 = -5.38595305356740546715e-04, \/* 0xBF41A610, 0x9C73E0EC *\/$/;"	v	typeref:typename:const double	file:
t11	libpi/libm/e_lgammaf_r.c	/^t11 = -5.3859531181e-04, \/* 0xba0d3085 *\/$/;"	v	typeref:typename:const float	file:
t12	libpi/libm/e_lgamma_r.c	/^t12 =  3.15632070903625950361e-04, \/* 0x3F34AF6D, 0x6C0EBBF7 *\/$/;"	v	typeref:typename:const double	file:
t12	libpi/libm/e_lgammaf_r.c	/^t12 =  3.1563205994e-04, \/* 0x39a57b6b *\/$/;"	v	typeref:typename:const float	file:
t13	libpi/libm/e_lgamma_r.c	/^t13 = -3.12754168375120860518e-04, \/* 0xBF347F24, 0xECC38C38 *\/$/;"	v	typeref:typename:const double	file:
t13	libpi/libm/e_lgammaf_r.c	/^t13 = -3.1275415677e-04, \/* 0xb9a3f927 *\/$/;"	v	typeref:typename:const float	file:
t14	libpi/libm/e_lgamma_r.c	/^t14 =  3.35529192635519073543e-04, \/* 0x3F35FD3E, 0xE8C2D3F4 *\/$/;"	v	typeref:typename:const double	file:
t14	libpi/libm/e_lgammaf_r.c	/^t14 =  3.3552918467e-04, \/* 0x39afe9f7 *\/$/;"	v	typeref:typename:const float	file:
t1h	labs/4-ws2812b/code/WS2812B.h	/^static inline void t1h(unsigned pin) {$/;"	f	typeref:typename:void
t1l	labs/4-ws2812b/code/WS2812B.h	/^static inline void t1l(unsigned pin) {$/;"	f	typeref:typename:void
t1pio2	libpi/libm/s_tanf.c	/^t1pio2 = 1*M_PI_2,			\/* 0x3FF921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
t2	libpi/libm/e_lgamma_r.c	/^t2  =  6.46249402391333854778e-02, \/* 0x3FB08B42, 0x94D5419B *\/$/;"	v	typeref:typename:const double	file:
t2	libpi/libm/e_lgammaf_r.c	/^t2  =  6.4624942839e-02, \/* 0x3d845a15 *\/$/;"	v	typeref:typename:const float	file:
t2pio2	libpi/libm/s_tanf.c	/^t2pio2 = 2*M_PI_2,			\/* 0x400921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
t3	libpi/libm/e_lgamma_r.c	/^t3  = -3.27885410759859649565e-02, \/* 0xBFA0C9A8, 0xDF35B713 *\/$/;"	v	typeref:typename:const double	file:
t3	libpi/libm/e_lgammaf_r.c	/^t3  = -3.2788541168e-02, \/* 0xbd064d47 *\/$/;"	v	typeref:typename:const float	file:
t3pio2	libpi/libm/s_tanf.c	/^t3pio2 = 3*M_PI_2,			\/* 0x4012D97C, 0x7F3321D2 *\/$/;"	v	typeref:typename:const double	file:
t4	libpi/libm/e_lgamma_r.c	/^t4  =  1.79706750811820387126e-02, \/* 0x3F9266E7, 0x970AF9EC *\/$/;"	v	typeref:typename:const double	file:
t4	libpi/libm/e_lgammaf_r.c	/^t4  =  1.7970675603e-02, \/* 0x3c93373d *\/$/;"	v	typeref:typename:const float	file:
t4pio2	libpi/libm/s_tanf.c	/^t4pio2 = 4*M_PI_2;			\/* 0x401921FB, 0x54442D18 *\/$/;"	v	typeref:typename:const double	file:
t5	libpi/libm/e_lgamma_r.c	/^t5  = -1.03142241298341437450e-02, \/* 0xBF851F9F, 0xBA91EC6A *\/$/;"	v	typeref:typename:const double	file:
t5	libpi/libm/e_lgammaf_r.c	/^t5  = -1.0314224288e-02, \/* 0xbc28fcfe *\/$/;"	v	typeref:typename:const float	file:
t6	libpi/libm/e_lgamma_r.c	/^t6  =  6.10053870246291332635e-03, \/* 0x3F78FCE0, 0xE370E344 *\/$/;"	v	typeref:typename:const double	file:
t6	libpi/libm/e_lgammaf_r.c	/^t6  =  6.1005386524e-03, \/* 0x3bc7e707 *\/$/;"	v	typeref:typename:const float	file:
t7	libpi/libm/e_lgamma_r.c	/^t7  = -3.68452016781138256760e-03, \/* 0xBF6E2EFF, 0xB3E914D7 *\/$/;"	v	typeref:typename:const double	file:
t7	libpi/libm/e_lgammaf_r.c	/^t7  = -3.6845202558e-03, \/* 0xbb7177fe *\/$/;"	v	typeref:typename:const float	file:
t8	libpi/libm/e_lgamma_r.c	/^t8  =  2.25964780900612472250e-03, \/* 0x3F6282D3, 0x2E15C915 *\/$/;"	v	typeref:typename:const double	file:
t8	libpi/libm/e_lgammaf_r.c	/^t8  =  2.2596477065e-03, \/* 0x3b141699 *\/$/;"	v	typeref:typename:const float	file:
t9	libpi/libm/e_lgamma_r.c	/^t9  = -1.40346469989232843813e-03, \/* 0xBF56FE8E, 0xBF2D1AF1 *\/$/;"	v	typeref:typename:const double	file:
t9	libpi/libm/e_lgammaf_r.c	/^t9  = -1.4034647029e-03, \/* 0xbab7f476 *\/$/;"	v	typeref:typename:const float	file:
ta	labs/8-i2c-adc/code/i2c.c	/^	unsigned ta:1,	\/\/ :0$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
tag	labs/18-ptag/ptag-linker/ptag-structs.h	/^    uint32_t tag;               \/\/ tag of this record.$/;"	m	struct:ptag_hdr	typeref:typename:uint32_t
tag	labs/20-d/code/libd/ulib/sum.d	/^    ubyte tag;$/;"	m	struct:Sum	file:
tagQ	labs/18-ptag/reloc-install-pi/ptag-cstart.c	/^static Q_t tagQ;$/;"	v	typeref:typename:Q_t	file:
tags	labs/1-dynamic-code-gen/code/0-jump/Makefile	/^tags: $/;"	t
tags	labs/1-dynamic-code-gen/code/unix-side/Makefile	/^tags:$/;"	t
tags	labs/15-stepper-motor/alex-code/Makefile	/^tags: $/;"	t
tail	labs/15-stepper-motor/alex-code/Q.h	/^    E *head, *tail;$/;"	m	struct:Q	typeref:typename:E *
tail	libpi/libc/Q.h	/^    E *head, *tail;$/;"	m	struct:Q	typeref:typename:E *
tail	libpi/libc/circular.h	/^    volatile unsigned head, tail;$/;"	m	struct:__anon096bd7b80108	typeref:typename:volatile unsigned
tan	libpi/libm/s_tan.c	/^tan(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
tan_table	libpi/include/trig-tables.h	/^static const uint16_t tan_table[256] = {$/;"	v	typeref:typename:const uint16_t[256]
tanf	libpi/libm/s_tanf.c	/^tanf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
tanh	libpi/libm/s_tanh.c	/^tanh(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
tanhf	libpi/libm/s_tanhf.c	/^tanhf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
tanl	libpi/libm/s_tanl.c	/^tanl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
tbl	libpi/libm/s_exp2.c	/^static const double tbl[TBLSIZE * 2] = {$/;"	v	typeref:typename:const double[]	file:
tc	libpi/libm/e_lgamma_r.c	/^tc  =  1.46163214496836224576e+00, \/* 0x3FF762D8, 0x6356BE3F *\/$/;"	v	typeref:typename:const double	file:
tc	libpi/libm/e_lgammaf_r.c	/^tc  =  1.4616321325e+00, \/* 0x3fbb16c3 *\/$/;"	v	typeref:typename:const float	file:
test	labs/12-verilog-blink/code/1-mux/Makefile	/^test: sim$/;"	t
test	labs/5-malloc+gc/code/tests-2.0/part2-test2-no-leak.c	/^void * test(void) {$/;"	f	typeref:typename:void *
test	labs/5-malloc+gc/code/tests-2.0/part2-test4-no-leak.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/5-malloc+gc/code/tests-2.0/part2-test5-gc.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/5-malloc+gc/code/tests-3.0/part2-test2-no-leak.c	/^void * test(void) {$/;"	f	typeref:typename:void *
test	labs/5-malloc+gc/code/tests-3.0/part2-test4-no-leak.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/5-malloc+gc/code/tests-3.0/part2-test5-gc.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/5-malloc+gc/code/tests/part2-test2.c	/^void * test(void) {$/;"	f	typeref:typename:void *
test	labs/5-malloc+gc/code/tests/part2-test3.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/5-malloc+gc/code/tests/part2-test4.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/5-malloc+gc/code/tests/part2-test5.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/6-debug-alloc/code/tests-2.0/part2-test2-no-leak.c	/^void * test(void) {$/;"	f	typeref:typename:void *
test	labs/6-debug-alloc/code/tests-2.0/part2-test4-no-leak.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/6-debug-alloc/code/tests-2.0/part2-test5-gc.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test2-no-leak.c	/^void * test(void) {$/;"	f	typeref:typename:void *
test	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test4-no-leak.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test5-gc.c	/^void *test(void) {$/;"	f	typeref:typename:void *
test	libpi/manifest.mk	/^test:$/;"	t
test1	labs/5-malloc+gc/code/tests-2.0/part2-test1-no-leak.c	/^void test1(void) {$/;"	f	typeref:typename:void
test1	labs/5-malloc+gc/code/tests-2.0/part2-test6-no-leak.c	/^char *test1(void) {$/;"	f	typeref:typename:char *
test1	labs/5-malloc+gc/code/tests-3.0/part2-test1-no-leak.c	/^void test1(void) {$/;"	f	typeref:typename:void
test1	labs/5-malloc+gc/code/tests-3.0/part2-test6-no-leak.c	/^char *test1(void) {$/;"	f	typeref:typename:char *
test1	labs/5-malloc+gc/code/tests/part2-test1.c	/^void test1(void) {$/;"	f	typeref:typename:void
test1	labs/5-malloc+gc/code/tests/part2-test6.c	/^char *test1(void) {$/;"	f	typeref:typename:char *
test1	labs/6-debug-alloc/code/tests-2.0/part2-test1-no-leak.c	/^void test1(void) {$/;"	f	typeref:typename:void
test1	labs/6-debug-alloc/code/tests-2.0/part2-test6-no-leak.c	/^char *test1(void) {$/;"	f	typeref:typename:char *
test1	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test1-no-leak.c	/^void test1(void) {$/;"	f	typeref:typename:void
test1	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test6-no-leak.c	/^char *test1(void) {$/;"	f	typeref:typename:char *
test_alloc_free	labs/5-malloc+gc/1-malloc/2-test-malloc.c	/^static void *test_alloc_free(unsigned n) {$/;"	f	typeref:typename:void *	file:
test_alloc_free	labs/5-malloc+gc/2-ckalloc/2-test-malloc.c	/^static void *test_alloc_free(unsigned n) {$/;"	f	typeref:typename:void *	file:
test_alloc_free	labs/5-malloc+gc/2-ckalloc/5-test-ckalloc.c	/^static void *test_alloc_free(unsigned n) {$/;"	f	typeref:typename:void *	file:
test_check	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-no-bug.c	/^void test_check(void) { $/;"	f	typeref:typename:void
test_check	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-use-after-free.c	/^void test_check(void) { $/;"	f	typeref:typename:void
test_check	labs/9-memcheck-stat/starter-code/tests-stat/part3-test3.c	/^void test_check(void) { $/;"	f	typeref:typename:void
test_check_end	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-no-bug.c	/^void test_check_end() { }$/;"	f	typeref:typename:void
test_check_end	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-use-after-free.c	/^void test_check_end() { }$/;"	f	typeref:typename:void
test_check_end	labs/9-memcheck-stat/starter-code/tests-stat/part3-test3.c	/^void test_check_end() { }$/;"	f	typeref:typename:void
test_dps	labs/10-i2c-accel/code/gyro.c	/^static void test_dps(int expected_i, uint8_t h, uint8_t l, int dps) {$/;"	f	typeref:typename:void	file:
test_gen	labs/3-digital-analyzer/code/test-gen/test-gen.c	/^void test_gen(unsigned pin, unsigned N, unsigned ncycle) {$/;"	f	typeref:typename:void
test_interleave	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^static void test_interleave(void *input) {$/;"	f	typeref:typename:void	file:
test_mg	labs/10-i2c-accel/code/accel.c	/^static void test_mg(int expected, uint8_t l, uint8_t h, unsigned g) {$/;"	f	typeref:typename:void	file:
test_nullcheck	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-no-bug.c	/^void test_nullcheck(void) { $/;"	f	typeref:typename:void
test_nullcheck	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-use-after-free.c	/^void test_nullcheck(void) { $/;"	f	typeref:typename:void
test_nullcheck	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-no-bug.c	/^void test_nullcheck(void) { $/;"	f	typeref:typename:void
test_nullcheck	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-redzone-corruption.c	/^void test_nullcheck(void) { $/;"	f	typeref:typename:void
test_nullcheck	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-use-after-free.c	/^void test_nullcheck(void) { $/;"	f	typeref:typename:void
test_nullcheck_end	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-no-bug.c	/^void test_nullcheck_end(void) {  }$/;"	f	typeref:typename:void
test_nullcheck_end	labs/9-memcheck-stat/starter-code/tests-stat/part3-test1-use-after-free.c	/^void test_nullcheck_end(void) {  }$/;"	f	typeref:typename:void
test_nullcheck_end	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-no-bug.c	/^void test_nullcheck_end(void) {  }$/;"	f	typeref:typename:void
test_nullcheck_end	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-redzone-corruption.c	/^void test_nullcheck_end(void) {  }$/;"	f	typeref:typename:void
test_nullcheck_end	labs/9-memcheck-stat/starter-code/tests-stat/part3-test2-use-after-free.c	/^void test_nullcheck_end(void) {  }$/;"	f	typeref:typename:void
test_stepper	labs/15-stepper-motor/alex-code/stepper-test.c	/^void test_stepper(){$/;"	f	typeref:typename:void
test_stepper_with_interrupts	labs/15-stepper-motor/alex-code/stepper-test.c	/^void test_stepper_with_interrupts(){$/;"	f	typeref:typename:void
tf	libpi/libm/e_lgamma_r.c	/^tf  = -1.21486290535849611461e-01, \/* 0xBFBF19B9, 0xBCC38A42 *\/$/;"	v	typeref:typename:const double	file:
tf	libpi/libm/e_lgammaf_r.c	/^tf  = -1.2148628384e-01, \/* 0xbdf8cdcd *\/$/;"	v	typeref:typename:const float	file:
tgammaf	libpi/libm/s_tgammaf.c	/^tgammaf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
th_debug	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^#define th_debug(/;"	d	file:
th_debug	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^#define th_debug(/;"	d	file:
th_notmain	labs/15-stepper-motor/code-sw-uart/measure-motor.c	/^void th_notmain(void) {$/;"	f	typeref:typename:void
this	labs/20-d/code/libd/ulib/alloc.d	/^    this(uintptr base, size_t size) {$/;"	f	struct:Allocator
this	labs/20-d/code/libd/ulib/alloc.d	/^    this(uintptr base, size_t size) {$/;"	f	struct:Bump
this	labs/20-d/code/libd/ulib/alloc.d	/^    this(uintptr base, size_t size) {$/;"	f	struct:Kr
this	labs/20-d/code/libd/ulib/io.d	/^    this(void function(ubyte) putc) {$/;"	f	struct:File
this	labs/20-d/code/libd/ulib/option.d	/^    this(T s) {$/;"	f	struct:Option
this	labs/20-d/code/libd/ulib/sum.d	/^    this(S)(S s) if (meta.contains!(S, T)) {$/;"	f	struct:Sum
this	labs/20-d/code/progs/alloc/main.d	/^    this(int a) {$/;"	f	struct:Foo
tick	labs/13-verilog-uart/1-rx/uart_rx.sv	/^        input logic tick,          \/\/ baud rate oversampled tick$/;"	p	module:uart_rx
tick	labs/13-verilog-uart/1-rx/uart_top.sv	/^    logic tick;$/;"	r	module:uart_top
tick	labs/13-verilog-uart/2-tx/uart_rx.sv	/^        input logic tick,          \/\/ baud rate oversampled tick$/;"	p	module:uart_rx
tick	labs/13-verilog-uart/2-tx/uart_top.sv	/^    logic tick;$/;"	r	module:uart_top
tick	labs/13-verilog-uart/2-tx/uart_tx.sv	/^        input logic tick,          \/\/ baud rate oversampled tick$/;"	p	module:uart_tx
tid	labs/11-memcheck-trap/code/checker-eraser.c	/^    unsigned char tid;$/;"	m	struct:__anon68583d740208	typeref:typename:unsigned char	file:
tid	libpi/include/rpi-thread.h	/^	uint32_t tid;$/;"	m	struct:rpi_thread	typeref:typename:uint32_t
time_check	labs/4-ws2812b/code/0-timing-check.c	/^time_check(const char *fn, int pin, void (*fp)(unsigned), int exp) { $/;"	f	typeref:typename:void	file:
time_get_sec	libunix/time-get-usec.c	/^unsigned time_get_sec(void) {$/;"	f	typeref:typename:unsigned
time_get_usec	libunix/time-get-usec.c	/^time_usec_t time_get_usec(void) {$/;"	f	typeref:typename:time_usec_t
time_last	libpi/include/timeout.h	/^    uint32_t time_last;$/;"	m	struct:__anon10ec9c140108	typeref:typename:uint32_t
time_to_msec	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^static inline unsigned time_to_msec(unsigned tot) {$/;"	f	typeref:typename:unsigned
time_to_sec	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^static inline unsigned time_to_sec(unsigned tot) {$/;"	f	typeref:typename:unsigned
time_to_usec	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^static inline unsigned time_to_usec(unsigned tot) {$/;"	f	typeref:typename:unsigned
time_usec	labs/4-ws2812b/code/0-timing-check.c	/^static void time_usec(int pin) {$/;"	f	typeref:typename:void	file:
time_usec_t	libunix/libunix.h	/^typedef unsigned time_usec_t;$/;"	t	typeref:typename:unsigned
time_usecs	libpi/include/timeout.h	/^    uint64_t time_usecs;$/;"	m	struct:__anon10ec9c140108	typeref:typename:uint64_t
timeout_get_usec	libpi/include/timeout.h	/^static inline uint64_t timeout_get_usec(timeout_t *t) {$/;"	f	typeref:typename:uint64_t
timeout_msec	libpi/include/timeout.h	/^static inline int timeout_msec(timeout_t *t, uint64_t max_msec) {$/;"	f	typeref:typename:int
timeout_sec	libpi/include/timeout.h	/^static inline int timeout_sec(timeout_t *t, uint64_t max_sec) {$/;"	f	typeref:typename:int
timeout_start	libpi/include/timeout.h	/^static timeout_t timeout_start(void) {$/;"	f	typeref:typename:timeout_t
timeout_t	libpi/include/timeout.h	/^} timeout_t;$/;"	t	typeref:struct:__anon10ec9c140108
timeout_usec	libpi/include/timeout.h	/^static inline int timeout_usec(timeout_t *t, uint64_t max_usec) {$/;"	f	typeref:typename:int
timer_check_offsets	labs/9-memcheck-stat/starter-code/timer-interrupt.c	/^static void timer_check_offsets(void) {$/;"	f	typeref:typename:void	file:
timer_check_offsets	labs/9-memcheck-stat/timer-int/timer-interrupt.c	/^static void timer_check_offsets(void) {$/;"	f	typeref:typename:void	file:
timer_check_offsets	libpi/staff-src/timer-interrupt.c	/^static void timer_check_offsets(void) {$/;"	f	typeref:typename:void	file:
timer_get_usec	libpi/staff-src/timer.c	/^unsigned timer_get_usec(void) {$/;"	f	typeref:typename:unsigned
timer_get_usec_raw	libpi/staff-src/timer.c	/^unsigned timer_get_usec_raw(void) {$/;"	f	typeref:typename:unsigned
timer_interrupt_init	labs/9-memcheck-stat/starter-code/timer-interrupt.c	/^void timer_interrupt_init(unsigned ncycles) {$/;"	f	typeref:typename:void
timer_interrupt_init	labs/9-memcheck-stat/timer-int/timer-interrupt.c	/^void timer_interrupt_init(unsigned ncycles) {$/;"	f	typeref:typename:void
timer_interrupt_init	libpi/staff-src/timer-interrupt.c	/^void timer_interrupt_init(unsigned ncycles) {$/;"	f	typeref:typename:void
tiny	libpi/libm/e_atan2.c	/^tiny  = 1.0e-300;$/;"	v	typeref:typename:volatile double	file:
tiny	libpi/libm/e_atan2f.c	/^tiny  = 1.0e-30;$/;"	v	typeref:typename:volatile float	file:
tiny	libpi/libm/e_atan2l.c	/^tiny  = 1.0e-300;$/;"	v	typeref:typename:volatile long double	file:
tiny	libpi/libm/e_pow.c	/^tiny    =  1.0e-300,$/;"	v	typeref:typename:const double	file:
tiny	libpi/libm/e_powf.c	/^tiny    =  1.0e-30,$/;"	v	typeref:typename:const float	file:
tiny	libpi/libm/e_sqrt.c	/^static	const double	one	= 1.0, tiny=1.0e-300;$/;"	v	typeref:typename:const double	file:
tiny	libpi/libm/e_sqrtf.c	/^static	const float	one	= 1.0, tiny=1.0e-30;$/;"	v	typeref:typename:const float	file:
tiny	libpi/libm/s_erf.c	/^tiny	    = 1e-300,$/;"	v	typeref:typename:const double	file:
tiny	libpi/libm/s_erff.c	/^tiny	    = 1e-30,$/;"	v	typeref:typename:const float	file:
tiny	libpi/libm/s_expm1.c	/^tiny		= 1.0e-300,$/;"	v	typeref:typename:const double	file:
tiny	libpi/libm/s_expm1f.c	/^tiny		= 1.0e-30,$/;"	v	typeref:typename:const float	file:
tiny	libpi/libm/s_scalbn.c	/^tiny   = 1.0e-300;$/;"	v	typeref:typename:const double	file:
tiny	libpi/libm/s_scalbnf.c	/^tiny   = 1.0e-30;$/;"	v	typeref:typename:const float	file:
tiny	libpi/libm/s_scalbnl.c	/^tiny = 0x1p-16000L;$/;"	v	typeref:typename:const long double	file:
tiny	libpi/libm/s_tanh.c	/^static const double one = 1.0, two = 2.0, tiny = 1.0e-300, huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
tiny	libpi/libm/s_tanhf.c	/^static const float one=1.0, two=2.0, tiny = 1.0e-30, huge = 1.0e30;$/;"	v	typeref:typename:const float	file:
tlb_config	labs/7-mem-protection/code/armv6-cp15.h	/^typedef struct tlb_config {$/;"	s
tlb_config	libpi/include/armv6-cp15.h	/^typedef struct tlb_config {$/;"	s
tlb_contains_va	labs/7-mem-protection/code/pinned-vm.c	/^int tlb_contains_va(uint32_t *result, uint32_t va) {$/;"	f	typeref:typename:int
to_q15	labs/17-i2s/code/fft.h	/^inline int16_t to_q15(uint32_t x) {$/;"	f	typeref:typename:int16_t
tone	labs/15-stepper-motor/alex-code/national_anthem.c	/^    stepper_tone_t tone;$/;"	m	struct:__anon60bf3c9d0208	typeref:typename:stepper_tone_t	file:
top	fpga/upduino/top.v	/^module top$/;"	m
top	labs/12-verilog-blink/code/0-light/led_top.json	/^        "top": "00000000000000000000000000000001",$/;"	s	object:modules.top.attributes
top	labs/12-verilog-blink/code/0-light/led_top.json	/^    "top": {$/;"	o	object:modules
top.led_b	labs/12-verilog-blink/code/0-light/led_top.json	/^        "top.led_b": {$/;"	o	object:modules.top.netnames
top.led_g	labs/12-verilog-blink/code/0-light/led_top.json	/^        "top.led_g": {$/;"	o	object:modules.top.netnames
top.led_r	labs/12-verilog-blink/code/0-light/led_top.json	/^        "top.led_r": {$/;"	o	object:modules.top.netnames
top.rst	labs/12-verilog-blink/code/0-light/led_top.json	/^        "top.rst": {$/;"	o	object:modules.top.netnames
top.rx	labs/12-verilog-blink/code/0-light/led_top.json	/^        "top.rx": {$/;"	o	object:modules.top.netnames
top.tx	labs/12-verilog-blink/code/0-light/led_top.json	/^        "top.tx": {$/;"	o	object:modules.top.netnames
tot_nbytes	labs/18-ptag/ptag-linker/ptag-linker.c	/^    unsigned tot_nbytes;$/;"	m	struct:__anon291b96c30108	typeref:typename:unsigned	file:
tot_nbytes	labs/18-ptag/ptag-linker/ptag-structs.h	/^    uint32_t tot_nbytes;        \/\/ total bytes of the record including $/;"	m	struct:ptag_hdr	typeref:typename:uint32_t
tot_nbytes	libunix/pi-tag.h	/^    unsigned tot_nbytes;      \/\/ total size so far.$/;"	m	struct:__anon35c05d470108	typeref:typename:unsigned
tpi	libpi/libm/e_j0.c	/^tpi      =  6.36619772367581382433e-01, \/* 0x3FE45F30, 0x6DC9C883 *\/$/;"	v	typeref:typename:const double	file:
tpi	libpi/libm/e_j0f.c	/^tpi      =  6.3661974669e-01, \/* 0x3f22f983 *\/$/;"	v	typeref:typename:const float	file:
tpi	libpi/libm/e_j1.c	/^tpi      =  6.36619772367581382433e-01, \/* 0x3FE45F30, 0x6DC9C883 *\/$/;"	v	typeref:typename:const double	file:
tpi	libpi/libm/e_j1f.c	/^tpi      =  6.3661974669e-01, \/* 0x3f22f983 *\/$/;"	v	typeref:typename:const float	file:
trace	labs/4-ws2812b/fake-pi/fake-pi.c	/^#define trace(/;"	d	file:
trace	libpi/libc/assert.h	/^#define trace(/;"	d
trace	libunix/demand.h	/^#define trace(/;"	d
trace_clean_exit	libpi/libc/assert.h	/^#define trace_clean_exit(/;"	d
trace_notreached	libpi/libc/assert.h	/^#define trace_notreached(/;"	d
trace_off	labs/4-ws2812b/fake-pi/fake-pi.c	/^static inline void trace_off(void) { trace_on_p = 0; }$/;"	f	typeref:typename:void	file:
trace_on	labs/4-ws2812b/fake-pi/fake-pi.c	/^static inline void trace_on(void) { trace_on_p = 1; }$/;"	f	typeref:typename:void	file:
trace_on_p	labs/4-ws2812b/fake-pi/fake-pi.c	/^static unsigned trace_on_p = 0, trace_ops = 0;$/;"	v	typeref:typename:unsigned	file:
trace_ops	labs/4-ws2812b/fake-pi/fake-pi.c	/^static unsigned trace_on_p = 0, trace_ops = 0;$/;"	v	typeref:typename:unsigned	file:
trace_panic	libpi/libc/assert.h	/^#define trace_panic(/;"	d
trap_heap_access	labs/11-memcheck-trap/code/memtrace.c	/^static unsigned trap_heap_access;$/;"	v	typeref:typename:unsigned	file:
treset	labs/4-ws2812b/code/WS2812B.h	/^static inline void treset(unsigned pin) {$/;"	f	typeref:typename:void
trigger	libpi/include/hc-sr04.h	/^    unsigned trigger, echo;$/;"	m	struct:__anonf3b4be6e0108	typeref:typename:unsigned
trivial_user	labs/11-memcheck-trap/code/tests/01-test.c	/^void trivial_user(void) {$/;"	f	typeref:typename:void
trunc	libpi/libc/va-printk.c	/^static long trunc(double d) {$/;"	f	typeref:typename:long	file:
trunc	libpi/libm/s_trunc.c	/^trunc(double x)$/;"	f	typeref:typename:OLM_DLLEXPORT double
truncf	libpi/libm/s_truncf.c	/^truncf(float x)$/;"	f	typeref:typename:OLM_DLLEXPORT float
truncl	libpi/libm/s_truncl.c	/^truncl(long double x)$/;"	f	typeref:typename:OLM_DLLEXPORT long double
tsop_init	labs/2-ir/code/tsop.c	/^int tsop_init(int input) {$/;"	f	typeref:typename:int
tt	libpi/libm/e_lgamma_r.c	/^tt  = -3.63867699703950536541e-18, \/* 0xBC50C7CA, 0xA48A971F *\/$/;"	v	typeref:typename:const double	file:
tt	libpi/libm/e_lgammaf_r.c	/^tt  =  6.6971006518e-09, \/* 0x31e61c52 *\/$/;"	v	typeref:typename:const float	file:
tty_gone	libunix/tty-gone.c	/^int tty_gone(const char *ttyname) {$/;"	f	typeref:typename:int
ttyusb_prefixes	libunix/find-ttyusb.c	/^static const char *ttyusb_prefixes[] = {$/;"	v	typeref:typename:const char * []	file:
two	libpi/libm/e_jn.c	/^two   =  2.00000000000000000000e+00, \/* 0x40000000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
two	libpi/libm/e_jnf.c	/^two   =  2.0000000000e+00, \/* 0x40000000 *\/$/;"	v	typeref:typename:const float	file:
two	libpi/libm/e_pow.c	/^two	=  2.0,$/;"	v	typeref:typename:const double	file:
two	libpi/libm/e_powf.c	/^two	=  2.0,$/;"	v	typeref:typename:const float	file:
two	libpi/libm/s_erf.c	/^two =  2.00000000000000000000e+00, \/* 0x40000000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
two	libpi/libm/s_erff.c	/^two =  2.0000000000e+00, \/* 0x40000000 *\/$/;"	v	typeref:typename:const float	file:
two	libpi/libm/s_tanh.c	/^static const double one = 1.0, two = 2.0, tiny = 1.0e-300, huge = 1.0e300;$/;"	v	typeref:typename:const double	file:
two	libpi/libm/s_tanhf.c	/^static const float one=1.0, two=2.0, tiny = 1.0e-30, huge = 1.0e30;$/;"	v	typeref:typename:const float	file:
two23	libpi/libm/e_lgammaf_r.c	/^two23=  8.3886080000e+06, \/* 0x4b000000 *\/$/;"	v	typeref:typename:const float	file:
two24	libpi/libm/e_powf.c	/^two24	=  16777216.0,	\/* 0x4b800000 *\/$/;"	v	typeref:typename:const float	file:
two24	libpi/libm/e_rem_pio2.c	/^two24 =  1.67772160000000000000e+07, \/* 0x41700000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
two24	libpi/libm/k_rem_pio2.c	/^two24   =  1.67772160000000000000e+07, \/* 0x41700000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
two25	libpi/libm/e_log10f.c	/^two25      =  3.3554432000e+07, \/* 0x4c000000 *\/$/;"	v	typeref:typename:const float	file:
two25	libpi/libm/e_log2f.c	/^two25      =  3.3554432000e+07, \/* 0x4c000000 *\/$/;"	v	typeref:typename:const float	file:
two25	libpi/libm/e_logf.c	/^two25 =    3.355443200e+07,	\/* 0x4c000000 *\/$/;"	v	typeref:typename:const float	file:
two25	libpi/libm/s_frexpf.c	/^two25 =  3.3554432000e+07; \/* 0x4c000000 *\/$/;"	v	typeref:typename:const float	file:
two25	libpi/libm/s_log1pf.c	/^two25 =    3.355443200e+07,	\/* 0x4c000000 *\/$/;"	v	typeref:typename:const float	file:
two25	libpi/libm/s_logbf.c	/^two25 = 3.355443200e+07;		\/* 0x4c000000 *\/$/;"	v	typeref:typename:const float	file:
two25	libpi/libm/s_scalbnf.c	/^two25   =  3.355443200e+07,	\/* 0x4c000000 *\/$/;"	v	typeref:typename:const float	file:
two52	libpi/libm/e_lgamma_r.c	/^two52=  4.50359962737049600000e+15, \/* 0x43300000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
two53	libpi/libm/e_pow.c	/^two53	=  9007199254740992.0,	\/* 0x43400000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
two54	libpi/libm/e_log.c	/^two54   =  1.80143985094819840000e+16,  \/* 43500000 00000000 *\/$/;"	v	typeref:typename:const double	file:
two54	libpi/libm/e_log10.c	/^two54      =  1.80143985094819840000e+16, \/* 0x43500000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
two54	libpi/libm/e_log2.c	/^two54      =  1.80143985094819840000e+16, \/* 0x43500000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
two54	libpi/libm/s_frexp.c	/^two54 =  1.80143985094819840000e+16; \/* 0x43500000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
two54	libpi/libm/s_log1p.c	/^two54   =  1.80143985094819840000e+16,  \/* 43500000 00000000 *\/$/;"	v	typeref:typename:const double	file:
two54	libpi/libm/s_logb.c	/^two54 = 1.80143985094819840000e+16;	\/* 43500000 00000000 *\/$/;"	v	typeref:typename:const double	file:
two54	libpi/libm/s_scalbn.c	/^two54   =  1.80143985094819840000e+16, \/* 0x43500000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
twom100	libpi/libm/e_expf.c	/^static volatile float twom100 = 7.8886090522e-31;      \/* 2**-100=0x0d800000 *\/$/;"	v	typeref:typename:volatile float	file:
twom100	libpi/libm/s_exp2f.c	/^static volatile float twom100 = 0x1p-100f;$/;"	v	typeref:typename:volatile float	file:
twom1000	libpi/libm/e_exp.c	/^twom1000= 9.33263618503218878990e-302;     \/* 2**-1000=0x01700000,0*\/$/;"	v	typeref:typename:volatile double	file:
twom1000	libpi/libm/s_exp2.c	/^static volatile double twom1000 = 0x1p-1000;$/;"	v	typeref:typename:volatile double	file:
twom25	libpi/libm/s_scalbnf.c	/^twom25  =  2.9802322388e-08,	\/* 0x33000000 *\/$/;"	v	typeref:typename:const float	file:
twom54	libpi/libm/s_scalbn.c	/^twom54  =  5.55111512312578270212e-17, \/* 0x3C900000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
twon24	libpi/libm/k_rem_pio2.c	/^twon24  =  5.96046447753906250000e-08; \/* 0x3E700000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
tx	labs/12-verilog-blink/code/0-light/led_top.sv	/^        output logic tx$/;"	p	module:led_top
tx	labs/12-verilog-blink/code/0-light/led_top_BACKUP_15082.sv	/^        output logic tx$/;"	p	module:led_top
tx	labs/12-verilog-blink/code/0-light/led_top_BASE_15082.sv	/^        output logic tx$/;"	p	module:led_top
tx	labs/12-verilog-blink/code/0-light/led_top_LOCAL_15082.sv	/^        output logic tx$/;"	p	module:led_top
tx	labs/12-verilog-blink/code/0-light/led_top_REMOTE_15082.sv	/^        output logic tx$/;"	p	module:led_top
tx	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^        output logic tx$/;"	p	module:blink_top
tx	labs/12-verilog-blink/code/empty/empty.sv	/^        output logic tx$/;"	p	module:empty
tx	labs/13-verilog-uart/1-rx/sim.cc	/^void tx(Vuart_rx* dut, VerilatedVcdC* tfp, unsigned bit) {$/;"	f	typeref:typename:void
tx	labs/13-verilog-uart/1-rx/uart_top.sv	/^        output logic tx$/;"	p	module:uart_top
tx	labs/13-verilog-uart/2-tx/uart_top.sv	/^        output logic tx$/;"	p	module:uart_top
tx	labs/13-verilog-uart/2-tx/uart_tx.sv	/^        output logic tx            \/\/ serial data$/;"	p	module:uart_tx
tx	labs/20-d/code/kernel/board/raspi/gpio.d	/^    tx = 14,$/;"	e	enum:PinType	file:
tx	labs/20-d/code/kernel/board/raspi/uart.d	/^void tx(ubyte c) {$/;"	f
tx	labs/20-d/code/kernel/uart.d	/^alias tx = uart.tx;$/;"	a	file:
tx	libpi/include/sw-uart.h	/^    uint8_t tx,rx;$/;"	m	struct:__anon6dce2d000108	typeref:typename:uint8_t
tx_cfg	labs/17-i2s/code/i2s.h	/^    uint32_t tx_cfg;    \/\/ transmit config$/;"	m	struct:__anon9a6dce560208	typeref:typename:uint32_t
tx_done_tick	labs/13-verilog-uart/2-tx/uart_top.sv	/^    logic tx_done_tick;$/;"	r	module:uart_top
tx_done_tick	labs/13-verilog-uart/2-tx/uart_tx.sv	/^        output logic tx_done_tick, \/\/ pulse one tick when done$/;"	p	module:uart_tx
tx_empty	labs/20-d/code/kernel/board/raspi/uart.d	/^bool tx_empty() {$/;"	f
tx_flush	labs/20-d/code/kernel/board/raspi/uart.d	/^void tx_flush() {$/;"	f
tx_flush	labs/20-d/code/kernel/uart.d	/^alias tx_flush = uart.tx_flush;$/;"	a	file:
tx_start	labs/13-verilog-uart/2-tx/uart_tx.sv	/^        input logic tx_start,      \/\/ pulse one tick when transmission should begin$/;"	p	module:uart_tx
tx_unit	labs/13-verilog-uart/2-tx/uart_top.sv	/^    uart_tx tx_unit ($/;"	i	module:uart_top	typeref:module:uart_tx
txd	labs/8-i2c-adc/code/i2c.c	/^		txd:1,		\/\/ :4 fifo can accept data.$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
txe	labs/8-i2c-adc/code/i2c.c	/^		txe:1,		\/\/ :6 fifo empty$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
txw	labs/8-i2c-adc/code/i2c.c	/^		txw:1,		\/\/ :2 fifo needs writing (full)$/;"	m	struct:__anon5d5a89760208	typeref:typename:unsigned:1	file:
type	labs/1-dynamic-code-gen/code/unix-side/code-gen.h	/^        int type;$/;"	m	struct:__anon5c8cf91e0108::reloc	typeref:typename:int
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1661$245
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1663$246
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1669$247
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4K.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1673$248
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1797$249
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1799$250
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1805$251
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1809$252
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2069$257
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2071$258
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2077$259
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:2081$260
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1933$253
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1935$254
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1941$255
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$logic_and",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$logic_and$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:1945$256
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$126
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$127
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$128
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$129
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$130
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$131
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$132
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$133
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$134
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$135
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$136
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify2",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$138
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify3",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$137
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify3",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$98
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify3",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$107
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify3",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$125
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specify3",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$116
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$139
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$140
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$141
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$142
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$143
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$144
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$145
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$146
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$147
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$148
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$149
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$150
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$151
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$152
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$153
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$154
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$155
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$156
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$157
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$158
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$159
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.ICESTORM_LC.cells.$specify$160
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$90
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$91
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$92
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$93
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$94
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$95
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$96
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4K.cells.$specify$97
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$100
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$101
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$102
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$103
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$104
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$105
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$106
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNR.cells.$specify$99
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$117
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$118
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$119
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$120
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$121
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$122
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$123
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNRNW.cells.$specify$124
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$108
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$109
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$110
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$111
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$112
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$113
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$114
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "$specrule",$/;"	s	object:modules.SB_RAM40_4KNW.cells.$specify$115
type	labs/12-verilog-blink/code/0-light/led_top.json	/^          "type": "SB_RGBA_DRV",$/;"	s	object:modules.top.cells.rgb
type	labs/7-mem-protection/code/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	m	struct:__anonf182ebee0108	typeref:enum:__anonf182ebee0108::__anonf182ebee0203
type	libpi/include/procmap.h	/^    enum { MEM_DEVICE, MEM_RW, MEM_RO } type;$/;"	m	struct:__anon2266429f0108	typeref:enum:__anon2266429f0108::__anon2266429f0203
type	libpi/libm/s_llrint.c	/^#define type	/;"	d	file:
type	libpi/libm/s_llrintf.c	/^#define type	/;"	d	file:
type	libpi/libm/s_llrintl.c	/^#define type	/;"	d	file:
type	libpi/libm/s_llround.c	/^#define type	/;"	d	file:
type	libpi/libm/s_llroundf.c	/^#define type	/;"	d	file:
type	libpi/libm/s_llroundl.c	/^#define type	/;"	d	file:
type	libpi/libm/s_lrint.c	/^#define type	/;"	d	file:
type	libpi/libm/s_lrintf.c	/^#define type	/;"	d	file:
type	libpi/libm/s_lrintl.c	/^#define type	/;"	d	file:
type	libpi/libm/s_lround.c	/^#define type	/;"	d	file:
type	libpi/libm/s_lroundf.c	/^#define type	/;"	d	file:
type	libpi/libm/s_lroundl.c	/^#define type	/;"	d	file:
u	labs/18-ptag/reloc-install-pi/ptag.h	/^    } u;$/;"	m	struct:ptag	typeref:union:ptag::__anond6959d57010a
u	libpi/libm/s_isinf.c	/^	union IEEEd2bits u;$/;"	v	typeref:union:IEEEd2bits
u	libpi/libm/s_isnan.c	/^	union IEEEd2bits u;$/;"	v	typeref:union:IEEEd2bits
u0	libpi/libm/e_lgamma_r.c	/^u0  = -7.72156649015328655494e-02, \/* 0xBFB3C467, 0xE37DB0C8 *\/$/;"	v	typeref:typename:const double	file:
u0	libpi/libm/e_lgammaf_r.c	/^u0  = -7.7215664089e-02, \/* 0xbd9e233f *\/$/;"	v	typeref:typename:const float	file:
u00	libpi/libm/e_j0.c	/^u00  = -7.38042951086872317523e-02, \/* 0xBFB2E4D6, 0x99CBD01F *\/$/;"	v	typeref:typename:const double	file:
u00	libpi/libm/e_j0f.c	/^u00  = -7.3804296553e-02, \/* 0xbd9726b5 *\/$/;"	v	typeref:typename:const float	file:
u01	libpi/libm/e_j0.c	/^u01  =  1.76666452509181115538e-01, \/* 0x3FC69D01, 0x9DE9E3FC *\/$/;"	v	typeref:typename:const double	file:
u01	libpi/libm/e_j0f.c	/^u01  =  1.7666645348e-01, \/* 0x3e34e80d *\/$/;"	v	typeref:typename:const float	file:
u02	libpi/libm/e_j0.c	/^u02  = -1.38185671945596898896e-02, \/* 0xBF8C4CE8, 0xB16CFA97 *\/$/;"	v	typeref:typename:const double	file:
u02	libpi/libm/e_j0f.c	/^u02  = -1.3818567619e-02, \/* 0xbc626746 *\/$/;"	v	typeref:typename:const float	file:
u03	libpi/libm/e_j0.c	/^u03  =  3.47453432093683650238e-04, \/* 0x3F36C54D, 0x20B29B6B *\/$/;"	v	typeref:typename:const double	file:
u03	libpi/libm/e_j0f.c	/^u03  =  3.4745343146e-04, \/* 0x39b62a69 *\/$/;"	v	typeref:typename:const float	file:
u04	libpi/libm/e_j0.c	/^u04  = -3.81407053724364161125e-06, \/* 0xBECFFEA7, 0x73D25CAD *\/$/;"	v	typeref:typename:const double	file:
u04	libpi/libm/e_j0f.c	/^u04  = -3.8140706238e-06, \/* 0xb67ff53c *\/$/;"	v	typeref:typename:const float	file:
u05	libpi/libm/e_j0.c	/^u05  =  1.95590137035022920206e-08, \/* 0x3E550057, 0x3B4EABD4 *\/$/;"	v	typeref:typename:const double	file:
u05	libpi/libm/e_j0f.c	/^u05  =  1.9559013964e-08, \/* 0x32a802ba *\/$/;"	v	typeref:typename:const float	file:
u06	libpi/libm/e_j0.c	/^u06  = -3.98205194132103398453e-11, \/* 0xBDC5E43D, 0x693FB3C8 *\/$/;"	v	typeref:typename:const double	file:
u06	libpi/libm/e_j0f.c	/^u06  = -3.9820518410e-11, \/* 0xae2f21eb *\/$/;"	v	typeref:typename:const float	file:
u1	libpi/libm/e_lgamma_r.c	/^u1  =  6.32827064025093366517e-01, \/* 0x3FE4401E, 0x8B005DFF *\/$/;"	v	typeref:typename:const double	file:
u1	libpi/libm/e_lgammaf_r.c	/^u1  =  6.3282704353e-01, \/* 0x3f2200f4 *\/$/;"	v	typeref:typename:const float	file:
u2	libpi/libm/e_lgamma_r.c	/^u2  =  1.45492250137234768737e+00, \/* 0x3FF7475C, 0xD119BD6F *\/$/;"	v	typeref:typename:const double	file:
u2	libpi/libm/e_lgammaf_r.c	/^u2  =  1.4549225569e+00, \/* 0x3fba3ae7 *\/$/;"	v	typeref:typename:const float	file:
u3	libpi/libm/e_lgamma_r.c	/^u3  =  9.77717527963372745603e-01, \/* 0x3FEF4976, 0x44EA8450 *\/$/;"	v	typeref:typename:const double	file:
u3	libpi/libm/e_lgammaf_r.c	/^u3  =  9.7771751881e-01, \/* 0x3f7a4bb2 *\/$/;"	v	typeref:typename:const float	file:
u32_to_T	libpi/libc/helper-macros.h	/^#define u32_to_T(/;"	d
u4	libpi/libm/e_lgamma_r.c	/^u4  =  2.28963728064692451092e-01, \/* 0x3FCD4EAE, 0xF6010924 *\/$/;"	v	typeref:typename:const double	file:
u4	libpi/libm/e_lgammaf_r.c	/^u4  =  2.2896373272e-01, \/* 0x3e6a7578 *\/$/;"	v	typeref:typename:const float	file:
u5	libpi/libm/e_lgamma_r.c	/^u5  =  1.33810918536787660377e-02, \/* 0x3F8B678B, 0xBF2BAB09 *\/$/;"	v	typeref:typename:const double	file:
u5	libpi/libm/e_lgammaf_r.c	/^u5  =  1.3381091878e-02, \/* 0x3c5b3c5e *\/$/;"	v	typeref:typename:const float	file:
u8_to_T	libpi/libc/helper-macros.h	/^#define u8_to_T(/;"	d
u_SB_HFOSC	fpga/upduino/top.v	/^    SB_HFOSC u_SB_HFOSC (.CLKHFPU(1'b1), .CLKHFEN(1'b1), .CLKHF(clk_sys));$/;"	i	module:top	typeref:module:SB_HFOSC
u_counter	labs/12-verilog-blink/code/3-blink/blink_top.sv	/^    counter #(.M(M)) u_counter ($/;"	i	module:blink_top	typeref:module:counter
u_int16_t	libpi/libm/types-compat.h	/^typedef uint16_t              u_int16_t;$/;"	t	typeref:typename:uint16_t
u_int32_t	libpi/libm/types-compat.h	/^typedef uint32_t              u_int32_t;$/;"	t	typeref:typename:uint32_t
u_int64_t	libpi/libm/types-compat.h	/^typedef uint64_t              u_int64_t;$/;"	t	typeref:typename:uint64_t
u_int8_t	libpi/libm/types-compat.h	/^typedef uint8_t               u_int8_t;$/;"	t	typeref:typename:uint8_t
u_threshold	libpi/libm/e_exp.c	/^u_threshold= -7.45133219101941108420e+02,  \/* 0xc0874910, 0xD52D3051 *\/$/;"	v	typeref:typename:const double	file:
u_threshold	libpi/libm/e_expf.c	/^u_threshold= -1.0397208405e+02,  \/* 0xc2cff1b5 *\/$/;"	v	typeref:typename:const float	file:
uart	fpga/upduino/rules.mk	/^uart:$/;"	t
uart	libpi/src/uart.c	/^static struct aux_periphs * const uart = (void*)0x20215040;$/;"	v	typeref:struct:aux_periphs * const	file:
uart_can_getc	libpi/src/uart.c	/^int uart_can_getc(void) {$/;"	f	typeref:typename:int
uart_can_putc	libpi/src/uart.c	/^int uart_can_putc(void) {$/;"	f	typeref:typename:int
uart_disable	libpi/src/uart.c	/^void uart_disable(void) {$/;"	f	typeref:typename:void
uart_flush_tx	libpi/src/uart.c	/^void uart_flush_tx(void) {$/;"	f	typeref:typename:void
uart_get	libpi/include/uart.h	/^static inline struct aux_periphs *uart_get(void) { return (void*)0x20215040; }$/;"	f	typeref:struct:aux_periphs *
uart_getc	libpi/src/uart.c	/^int uart_getc(void) {$/;"	f	typeref:typename:int
uart_has_data	libpi/src/uart.c	/^int uart_has_data(void) { dev_barrier(); return uart_can_getc(); }$/;"	f	typeref:typename:int
uart_hex	libpi/libc/uart-hex.c	/^int uart_hex(unsigned h) {$/;"	f	typeref:typename:int
uart_init	libpi/src/uart.c	/^void uart_init(void) {$/;"	f	typeref:typename:void
uart_putc	libpi/src/uart.c	/^void uart_putc(unsigned c) {$/;"	f	typeref:typename:void
uart_rx	labs/13-verilog-uart/1-rx/uart_rx.sv	/^module uart_rx$/;"	m
uart_rx	labs/13-verilog-uart/2-tx/uart_rx.sv	/^module uart_rx$/;"	m
uart_top	labs/13-verilog-uart/1-rx/uart_top.sv	/^module uart_top$/;"	m
uart_top	labs/13-verilog-uart/2-tx/uart_top.sv	/^module uart_top$/;"	m
uart_tx	labs/13-verilog-uart/2-tx/uart_tx.sv	/^module uart_tx$/;"	m
uart_tx_is_empty	libpi/src/uart.c	/^int uart_tx_is_empty(void) {$/;"	f	typeref:typename:int
udiv	libpi/include/integer-math.h	/^static inline int udiv(uint32_t a, uint32_t b) {$/;"	f	typeref:typename:int
ulib.alloc	labs/20-d/code/libd/ulib/alloc.d	/^module ulib.alloc;$/;"	M
ulib.bits	labs/20-d/code/libd/ulib/bits.d	/^module ulib.bits;$/;"	M
ulib.io	labs/20-d/code/libd/ulib/io.d	/^module ulib.io;$/;"	M
ulib.math	labs/20-d/code/libd/ulib/math.d	/^module ulib.math;$/;"	M
ulib.memory	labs/20-d/code/libd/ulib/memory.d	/^module ulib.memory;$/;"	M
ulib.meta	labs/20-d/code/libd/ulib/meta.d	/^module ulib.meta;$/;"	M
ulib.option	labs/20-d/code/libd/ulib/option.d	/^module ulib.option;$/;"	M
ulib.string	labs/20-d/code/libd/ulib/string.d	/^module ulib.string;$/;"	M
ulib.sum	labs/20-d/code/libd/ulib/sum.d	/^module ulib.sum;$/;"	M
ulib.sys	labs/20-d/code/libd/ulib/sys.d	/^module ulib.sys;$/;"	M
ulib.trait	labs/20-d/code/libd/ulib/trait.d	/^module ulib.trait;$/;"	M
undefined_instruction_asm	labs/9-memcheck-stat/starter-code/interrupts-asm.S	/^undefined_instruction_asm:$/;"	l
undefined_instruction_asm	labs/9-memcheck-stat/timer-int/interrupts-asm.S	/^undefined_instruction_asm:$/;"	l
undefined_instruction_vector	labs/9-memcheck-stat/starter-code/interrupts-c.c	/^void undefined_instruction_vector(unsigned pc) {$/;"	f	typeref:typename:void
undefined_instruction_vector	labs/9-memcheck-stat/timer-int/interrupts-c.c	/^void undefined_instruction_vector(unsigned pc) {$/;"	f	typeref:typename:void
undefined_instruction_vector	libpi/staff-src/default-handler-undefined-inst.c	/^void undefined_instruction_vector(unsigned pc) { INT_UNHANDLED("undefined inst", pc); }$/;"	f	typeref:typename:void
unified_p	labs/7-mem-protection/code/armv6-cp15.h	/^        unified_p:1,    \/\/ 0:1 0 = unified, 1 = seperate I\/D$/;"	m	struct:tlb_config	typeref:typename:unsigned:1
unified_p	libpi/include/armv6-cp15.h	/^        unified_p:1,    \/\/ 0:1 0 = unified, 1 = seperate I\/D$/;"	m	struct:tlb_config	typeref:typename:unsigned:1
unimplemented	libpi/libc/assert.h	/^#define unimplemented(/;"	d
unimplemented	libunix/demand.h	/^#define unimplemented(/;"	d
unlikely	libpi/include/rpi.h	/^#define unlikely(/;"	d
unlock	labs/11-memcheck-trap/code/tests-eraser/fake-thread.h	/^static inline void unlock(int *l) {$/;"	f	typeref:typename:void
unused_bits	labs/12-verilog-blink/code/0-light/led_top.json	/^            "unused_bits": "0 "$/;"	s	object:modules.top.netnames.top.rx.attributes
usec	labs/15-stepper-motor/code-sw-uart/pretty-time.h	/^    unsigned sec, msec, usec;$/;"	m	struct:pretty_time	typeref:typename:unsigned
usec	labs/2-ir/code/tsop.c	/^struct readings { unsigned usec, v; };$/;"	m	struct:readings	typeref:typename:unsigned	file:
usec_at_prev_step	labs/15-stepper-motor/alex-code/stepper-int.h	/^    unsigned usec_at_prev_step;$/;"	m	struct:stepper_position_t	typeref:typename:unsigned
usec_between_steps	labs/15-stepper-motor/alex-code/stepper-int.h	/^    unsigned usec_between_steps;$/;"	m	struct:stepper_position_t	typeref:typename:unsigned
usec_per_bit	libpi/include/sw-uart.h	/^    uint32_t usec_per_bit;   \/\/ microseconds b\/n each bit.$/;"	m	struct:__anon6dce2d000108	typeref:typename:uint32_t
usec_to_cycle	labs/3-digital-analyzer/code/scope/cycle.h	/^static inline unsigned usec_to_cycle(unsigned us) {$/;"	f	typeref:typename:unsigned
usec_to_cycles	libpi/include/rpi-constants.h	/^#define usec_to_cycles(/;"	d
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_DSP
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_HFOSC
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_LC
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_LFOSC
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_PLL
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_RAM
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.ICESTORM_SPRAM
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.IO_I3C
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_GB
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_I2C
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_IO
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_LEDDA_IP
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_RGBA_DRV
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_SPI
used	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	n	object:utilization.SB_WARMBOOT
user_level	libpi/staff-src/reboot.c	/^static unsigned user_level = 0b10000;$/;"	v	typeref:typename:unsigned	file:
utilization	labs/12-verilog-blink/code/0-light/report.json	/^{"critical_paths": [], "fmax": {}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, /;"	o
v	labs/2-ir/code/tsop.c	/^struct readings { unsigned usec, v; };$/;"	m	struct:readings	typeref:typename:unsigned	file:
v	labs/3-digital-analyzer/code/scope/samples.h	/^    unsigned v,ncycles;$/;"	m	struct:__anon0abe82b40108	typeref:typename:unsigned
v	labs/3-digital-analyzer/prelab/stop-inline.c	/^static int volatile v;$/;"	v	typeref:typename:int volatile	file:
v01	libpi/libm/e_j0.c	/^v01  =  1.27304834834123699328e-02, \/* 0x3F8A1270, 0x91C9C71A *\/$/;"	v	typeref:typename:const double	file:
v01	libpi/libm/e_j0f.c	/^v01  =  1.2730483897e-02, \/* 0x3c509385 *\/$/;"	v	typeref:typename:const float	file:
v02	libpi/libm/e_j0.c	/^v02  =  7.60068627350353253702e-05, \/* 0x3F13ECBB, 0xF578C6C1 *\/$/;"	v	typeref:typename:const double	file:
v02	libpi/libm/e_j0f.c	/^v02  =  7.6006865129e-05, \/* 0x389f65e0 *\/$/;"	v	typeref:typename:const float	file:
v03	libpi/libm/e_j0.c	/^v03  =  2.59150851840457805467e-07, \/* 0x3E91642D, 0x7FF202FD *\/$/;"	v	typeref:typename:const double	file:
v03	libpi/libm/e_j0f.c	/^v03  =  2.5915085189e-07, \/* 0x348b216c *\/$/;"	v	typeref:typename:const float	file:
v04	libpi/libm/e_j0.c	/^v04  =  4.41110311332675467403e-10; \/* 0x3DFE5018, 0x3BD6D9EF *\/$/;"	v	typeref:typename:const double	file:
v04	libpi/libm/e_j0f.c	/^v04  =  4.4111031494e-10; \/* 0x2ff280c2 *\/$/;"	v	typeref:typename:const float	file:
v1	libpi/libm/e_lgamma_r.c	/^v1  =  2.45597793713041134822e+00, \/* 0x4003A5D7, 0xC2BD619C *\/$/;"	v	typeref:typename:const double	file:
v1	libpi/libm/e_lgammaf_r.c	/^v1  =  2.4559779167e+00, \/* 0x401d2ebe *\/$/;"	v	typeref:typename:const float	file:
v2	libpi/libm/e_lgamma_r.c	/^v2  =  2.12848976379893395361e+00, \/* 0x40010725, 0xA42B18F5 *\/$/;"	v	typeref:typename:const double	file:
v2	libpi/libm/e_lgammaf_r.c	/^v2  =  2.1284897327e+00, \/* 0x4008392d *\/$/;"	v	typeref:typename:const float	file:
v3	libpi/libm/e_lgamma_r.c	/^v3  =  7.69285150456672783825e-01, \/* 0x3FE89DFB, 0xE45050AF *\/$/;"	v	typeref:typename:const double	file:
v3	libpi/libm/e_lgammaf_r.c	/^v3  =  7.6928514242e-01, \/* 0x3f44efdf *\/$/;"	v	typeref:typename:const float	file:
v4	libpi/libm/e_lgamma_r.c	/^v4  =  1.04222645593369134254e-01, \/* 0x3FBAAE55, 0xD6537C88 *\/$/;"	v	typeref:typename:const double	file:
v4	libpi/libm/e_lgammaf_r.c	/^v4  =  1.0422264785e-01, \/* 0x3dd572af *\/$/;"	v	typeref:typename:const float	file:
v5	libpi/libm/e_lgamma_r.c	/^v5  =  3.21709242282423911810e-03, \/* 0x3F6A5ABB, 0x57D0CF61 *\/$/;"	v	typeref:typename:const double	file:
v5	libpi/libm/e_lgammaf_r.c	/^v5  =  3.2170924824e-03, \/* 0x3b52d5db *\/$/;"	v	typeref:typename:const float	file:
va_printk	libpi/libc/va-printk.c	/^int va_printk(char *buf, int n, const char *fmt, va_list args) {$/;"	f	typeref:typename:int
value	labs/20-d/code/libd/ulib/option.d	/^    T value;$/;"	m	struct:Option	file:
value	libpi/libm/math_private.h	/^  double value;$/;"	m	union:__anon6f2704d1010a	typeref:typename:double
value	libpi/libm/math_private.h	/^  double value;$/;"	m	union:__anon6f2704d1040a	typeref:typename:double
value	libpi/libm/math_private.h	/^  float value;$/;"	m	union:__anon6f2704d1070a	typeref:typename:float
value	libpi/libm/math_private_openbsd.h	/^  long double value;$/;"	m	union:__anon6a3cd49b010a	typeref:typename:long double
value	libpi/libm/math_private_openbsd.h	/^  long double value;$/;"	m	union:__anon6a3cd49b040a	typeref:typename:long double
value	libpi/libm/math_private_openbsd.h	/^  long double value;$/;"	m	union:__anon6a3cd49b070a	typeref:typename:long double
value	libpi/libm/math_private_openbsd.h	/^  long double value;$/;"	m	union:__anon6a3cd49b090a	typeref:typename:long double
value	libpi/libm/s_cbrt.c	/^	    double value;$/;"	m	union:cbrt::__anon37d3a705010a	typeref:typename:double	file:
vd	libpi/libm/s_cbrtl.c	/^	#define vd /;"	d	file:
vector_base_get	libpi/include/vector-base.h	/^static inline void *vector_base_get(void) {$/;"	f
vector_base_get	libpi/src/vector-base.h	/^static inline void *vector_base_get(void) {$/;"	f	typeref:typename:void *
vector_base_set	libpi/include/vector-base.h	/^static inline void vector_base_set(void *vector_base) {$/;"	f	typeref:typename:void
vector_base_set	libpi/src/vector-base.h	/^static inline void vector_base_set(void *vector_base) {$/;"	f	typeref:typename:void
verbose_p	labs/15-stepper-motor/code-sw-uart/interleave-example.c	/^    int verbose_p;      \/\/ unused: can control printing.$/;"	m	struct:delay_state	typeref:typename:int	file:
vstrdupf	libunix/strcatf.c	/^char *vstrdupf(const char *fmt, va_list ap) {$/;"	f	typeref:typename:char *
w	libpi/libm/math_private.h	/^    u_int64_t w;$/;"	m	struct:__anon6f2704d1010a::__anon6f2704d10308	typeref:typename:u_int64_t
w	libpi/libm/math_private.h	/^    u_int64_t w;$/;"	m	struct:__anon6f2704d1040a::__anon6f2704d10608	typeref:typename:u_int64_t
w0	libpi/libm/e_lgamma_r.c	/^w0  =  4.18938533204672725052e-01, \/* 0x3FDACFE3, 0x90C97D69 *\/$/;"	v	typeref:typename:const double	file:
w0	libpi/libm/e_lgammaf_r.c	/^w0  =  4.1893854737e-01, \/* 0x3ed67f1d *\/$/;"	v	typeref:typename:const float	file:
w1	libpi/libm/e_lgamma_r.c	/^w1  =  8.33333333333329678849e-02, \/* 0x3FB55555, 0x5555553B *\/$/;"	v	typeref:typename:const double	file:
w1	libpi/libm/e_lgammaf_r.c	/^w1  =  8.3333335817e-02, \/* 0x3daaaaab *\/$/;"	v	typeref:typename:const float	file:
w2	libpi/libm/e_lgamma_r.c	/^w2  = -2.77777777728775536470e-03, \/* 0xBF66C16C, 0x16B02E5C *\/$/;"	v	typeref:typename:const double	file:
w2	libpi/libm/e_lgammaf_r.c	/^w2  = -2.7777778450e-03, \/* 0xbb360b61 *\/$/;"	v	typeref:typename:const float	file:
w3	libpi/libm/e_lgamma_r.c	/^w3  =  7.93650558643019558500e-04, \/* 0x3F4A019F, 0x98CF38B6 *\/$/;"	v	typeref:typename:const double	file:
w3	libpi/libm/e_lgammaf_r.c	/^w3  =  7.9365057172e-04, \/* 0x3a500cfd *\/$/;"	v	typeref:typename:const float	file:
w4	libpi/libm/e_lgamma_r.c	/^w4  = -5.95187557450339963135e-04, \/* 0xBF4380CB, 0x8C0FE741 *\/$/;"	v	typeref:typename:const double	file:
w4	libpi/libm/e_lgammaf_r.c	/^w4  = -5.9518753551e-04, \/* 0xba1c065c *\/$/;"	v	typeref:typename:const float	file:
w5	libpi/libm/e_lgamma_r.c	/^w5  =  8.36339918996282139126e-04, \/* 0x3F4B67BA, 0x4CDAD5D1 *\/$/;"	v	typeref:typename:const double	file:
w5	libpi/libm/e_lgammaf_r.c	/^w5  =  8.3633989561e-04, \/* 0x3a5b3dd2 *\/$/;"	v	typeref:typename:const float	file:
w6	libpi/libm/e_lgamma_r.c	/^w6  = -1.63092934096575273989e-03; \/* 0xBF5AB89D, 0x0B9E43E4 *\/$/;"	v	typeref:typename:const double	file:
w6	libpi/libm/e_lgammaf_r.c	/^w6  = -1.6309292987e-03; \/* 0xbad5c4e8 *\/$/;"	v	typeref:typename:const float	file:
wait_until_cyc	libpi/include/cycle-util.h	/^wait_until_cyc(unsigned pin, unsigned v, unsigned s, unsigned ncycles) {$/;"	f	typeref:typename:int
wait_until_usec	libpi/include/cycle-util.h	/^static inline int wait_until_usec(int pin, int v, unsigned timeout_usec) {$/;"	f	typeref:typename:int
watchdog_feed	libpi/staff-src/watchdog.c	/^void watchdog_feed(void) {$/;"	f	typeref:typename:void
watchdog_get_time_left_ms	libpi/staff-src/watchdog.c	/^unsigned watchdog_get_time_left_ms(void) {$/;"	f	typeref:typename:unsigned
watchdog_get_time_left_sec	libpi/staff-src/watchdog.c	/^unsigned watchdog_get_time_left_sec(void) {$/;"	f	typeref:typename:unsigned
watchdog_get_time_left_ticks	libpi/staff-src/watchdog.c	/^unsigned watchdog_get_time_left_ticks(void) {$/;"	f	typeref:typename:unsigned
watchdog_get_time_left_us	libpi/staff-src/watchdog.c	/^unsigned watchdog_get_time_left_us(void) {$/;"	f	typeref:typename:unsigned
watchdog_is_running	libpi/staff-src/watchdog.c	/^int watchdog_is_running(void) {$/;"	f	typeref:typename:int
watchdog_reboot	libpi/staff-src/watchdog.c	/^void watchdog_reboot(void) {$/;"	f	typeref:typename:void
watchdog_resume	libpi/staff-src/watchdog.c	/^void watchdog_resume(void) {$/;"	f	typeref:typename:void
watchdog_shutdown	libpi/staff-src/watchdog.c	/^void watchdog_shutdown(void) {$/;"	f	typeref:typename:void
watchdog_start_ms	libpi/staff-src/watchdog.c	/^void watchdog_start_ms(unsigned ms) {$/;"	f	typeref:typename:void
watchdog_start_sec	libpi/staff-src/watchdog.c	/^void watchdog_start_sec(unsigned sec) {$/;"	f	typeref:typename:void
watchdog_start_ticks	libpi/staff-src/watchdog.c	/^void watchdog_start_ticks(unsigned ticks) {$/;"	f	typeref:typename:void
watchdog_start_us	libpi/staff-src/watchdog.c	/^void watchdog_start_us(unsigned us) {$/;"	f	typeref:typename:void
watchdog_stop	libpi/staff-src/watchdog.c	/^void watchdog_stop(void) {$/;"	f	typeref:typename:void
wav	labs/17-i2s/py/text_to_wav.py	/^import scipy.io.wavfile as wav$/;"	I	nameref:module:scipy.io.wavfile
what	labs/20-d/code/build/strict.lua	/^local function what ()$/;"	f
whole	labs/15-stepper-motor/alex-code/national_anthem.c	/^unsigned whole = 2500000;$/;"	v	typeref:typename:unsigned
within	labs/10-i2c-accel/code/gyro.c	/^static inline int within(int exp, int have, int tol) {$/;"	f	typeref:typename:int	file:
within	labs/2-ir/code/tsop.c	/^static int within(unsigned expected, unsigned actual, unsigned eps) {$/;"	f	typeref:typename:int	file:
word	libpi/libm/math_private.h	/^  unsigned int word;$/;"	m	union:__anon6f2704d1070a	typeref:typename:unsigned int
write	labs/20-d/code/kernel/arch/riscv/csr.d	/^void write(Reg reg)(uintptr val) {$/;"	f
write	labs/20-d/code/kernel/arch/riscv/csr.d	/^void write(Reg reg, int val)() if (val < 32) {$/;"	f
write	labs/20-d/code/kernel/gpio.d	/^void write(uint pin, bool v) {$/;"	f
write	labs/20-d/code/libd/ulib/io.d	/^    void write(Args...)(Args args) {$/;"	f	struct:File
write	labs/20-d/code/libd/ulib/io.d	/^void write(Args...)(Args args) {$/;"	f
writeElem	labs/20-d/code/libd/ulib/io.d	/^    void writeElem(S)(S value, uint base = 10) if (isInt!S) {$/;"	f	struct:File	file:
writeElem	labs/20-d/code/libd/ulib/io.d	/^    void writeElem(bool b) {$/;"	f	struct:File	file:
writeElem	labs/20-d/code/libd/ulib/io.d	/^    void writeElem(char ch) {$/;"	f	struct:File	file:
writeElem	labs/20-d/code/libd/ulib/io.d	/^    void writeElem(string s) {$/;"	f	struct:File	file:
write_0	labs/4-ws2812b/code/WS2812B.h	/^static inline void write_0(unsigned pin, unsigned ncycles) {$/;"	f	typeref:typename:void
write_1	labs/4-ws2812b/code/WS2812B.h	/^static inline void write_1(unsigned pin, unsigned ncycles) {$/;"	f	typeref:typename:void
write_cyc_until	libpi/include/cycle-util.h	/^write_cyc_until(unsigned pin, unsigned v, unsigned start, unsigned ncycles) {$/;"	f	typeref:typename:unsigned
write_exact	libunix/write-exact.c	/^int write_exact(int fd, const void *data, unsigned n) {$/;"	f	typeref:typename:int
writeln	labs/20-d/code/libd/ulib/io.d	/^void writeln(Args...)(Args args) {$/;"	f
x	labs/10-i2c-accel/code/accel.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	m	struct:__anonc6c336a90108	typeref:typename:int	file:
x	labs/10-i2c-accel/code/gyro.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	m	struct:__anonc807f0d20108	typeref:typename:int	file:
x	labs/11-memcheck-trap/code/tests-eraser/0-eraser-test0.c	/^int x = 0x12345678;$/;"	v	typeref:typename:int
x	labs/3-digital-analyzer/prelab/0-simple.c	/^static volatile int x;$/;"	v	typeref:typename:volatile int	file:
x	labs/3-digital-analyzer/prelab/1-cache.c	/^static volatile int x;$/;"	v	typeref:typename:volatile int	file:
x	labs/3-digital-analyzer/prelab/4-measure.c	/^static volatile int x;$/;"	v	typeref:typename:volatile int	file:
x	labs/4-ws2812b/fake-pi/fake-random.c	/^    int x;$/;"	v	typeref:typename:int
x	labs/5-malloc+gc/1-malloc/1-test-malloc.c	/^    union align x; \/* force alignment of blocks *\/$/;"	m	union:header	typeref:union:align	file:
x	labs/5-malloc+gc/1-malloc/3-test-malloc-free.c	/^    union align x; \/* force alignment of blocks *\/$/;"	m	union:header	typeref:union:align	file:
x	labs/5-malloc+gc/1-malloc/kr-malloc.c	/^  	union align x; \/* force alignment of blocks *\/$/;"	m	union:header	typeref:union:align	file:
x	labs/5-malloc+gc/2-ckalloc/1-test-malloc.c	/^    union align x; \/* force alignment of blocks *\/$/;"	m	union:header	typeref:union:align	file:
x	labs/5-malloc+gc/2-ckalloc/4-test-ckalloc.c	/^    union align x; \/* force alignment of blocks *\/$/;"	m	union:header	typeref:union:align	file:
x	labs/5-malloc+gc/2-ckalloc/kr-malloc.c	/^  	union align x; \/* force alignment of blocks *\/$/;"	m	union:header	typeref:union:align	file:
x	labs/5-malloc+gc/code/kr-malloc.h	/^  	union align x; \/* force alignment of blocks *\/$/;"	m	union:header	typeref:union:align
x	labs/5-malloc+gc/code/tests-2.0/part2-test4-no-leak.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/5-malloc+gc/code/tests-2.0/part2-test5-gc.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/5-malloc+gc/code/tests-3.0/part2-test4-no-leak.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/5-malloc+gc/code/tests-3.0/part2-test5-gc.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/5-malloc+gc/code/tests/part2-test3.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/5-malloc+gc/code/tests/part2-test4.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/5-malloc+gc/code/tests/part2-test5.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/6-debug-alloc/code/kr-malloc.h	/^  	union align x; \/* force alignment of blocks *\/$/;"	m	union:header	typeref:union:align
x	labs/6-debug-alloc/code/tests-2.0/part2-test4-no-leak.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/6-debug-alloc/code/tests-2.0/part2-test5-gc.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/9-memcheck-stat/starter-code/kr-malloc.h	/^  	union align x; \/* force alignment of blocks *\/$/;"	m	union:header	typeref:union:align
x	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test4-no-leak.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
x	labs/9-memcheck-stat/starter-code/tests-2.0/part2-test5-gc.c	/^        int x; $/;"	m	struct:test::list	typeref:typename:int	file:
xbits	libpi/libm/aarch64_fpmath.h	/^	} xbits;$/;"	m	union:IEEEl2bits	typeref:struct:IEEEl2bits::__anone759e7150208
xbits	libpi/libm/amd64_fpmath.h	/^	} xbits;$/;"	m	union:IEEEl2bits	typeref:struct:IEEEl2bits::__anonce00f2c80208
xbits	libpi/libm/i386_fpmath.h	/^	} xbits;$/;"	m	union:IEEEl2bits	typeref:struct:IEEEl2bits::__anon770de1160208
xparts	libpi/libm/math_private.h	/^  } xparts;$/;"	m	union:__anon6f2704d1010a	typeref:struct:__anon6f2704d1010a::__anon6f2704d10308
xparts	libpi/libm/math_private.h	/^  } xparts;$/;"	m	union:__anon6f2704d1040a	typeref:struct:__anon6f2704d1040a::__anon6f2704d10608
xxx	libpi/libm/k_tan.c	/^static const double xxx[] = {$/;"	v	typeref:typename:const double[]	file:
xyz_mk	labs/10-i2c-accel/code/accel.c	/^xyz_mk(int x, int y, int z) {$/;"	f	typeref:typename:imu_xyz_t	file:
xyz_mk	labs/10-i2c-accel/code/gyro.c	/^xyz_mk(int x, int y, int z) {$/;"	f	typeref:typename:imu_xyz_t	file:
xyz_print	labs/10-i2c-accel/code/accel.c	/^void xyz_print(const char *msg, imu_xyz_t xyz) {$/;"	f	typeref:typename:void
xyz_print	labs/10-i2c-accel/code/gyro.c	/^void xyz_print(const char *msg, imu_xyz_t xyz) {$/;"	f	typeref:typename:void
y	labs/10-i2c-accel/code/accel.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	m	struct:__anonc6c336a90108	typeref:typename:int	file:
y	labs/10-i2c-accel/code/gyro.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	m	struct:__anonc807f0d20108	typeref:typename:int	file:
z	labs/10-i2c-accel/code/accel.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	m	struct:__anonc6c336a90108	typeref:typename:int	file:
z	labs/10-i2c-accel/code/gyro.c	/^typedef struct { int x,y,z; } imu_xyz_t;$/;"	m	struct:__anonc807f0d20108	typeref:typename:int	file:
zero	libpi/libc/helper-macros.h	/^#define zero(/;"	d
zero	libpi/libm/e_atan2.c	/^zero  = 0.0,$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_atan2f.c	/^zero  = 0.0,$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_atan2l.c	/^zero  = 0.0;$/;"	v	typeref:typename:const long double	file:
zero	libpi/libm/e_atanh.c	/^static const double zero = 0.0;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_atanhf.c	/^static const float zero = 0.0;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_j0.c	/^static const double zero = 0.0;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_j0f.c	/^static const float zero = 0.0;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_j1.c	/^static const double zero    = 0.0;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_j1f.c	/^static const float zero    = 0.0;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_jn.c	/^static const double zero  =  0.00000000000000000000e+00;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_jnf.c	/^static const float zero  =  0.0000000000e+00;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_lgamma_r.c	/^static const double zero=  0.00000000000000000000e+00;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_lgammaf_r.c	/^static const float zero=  0.0000000000e+00;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_log.c	/^static const double zero   =  0.0;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_log10.c	/^static const double zero   =  0.0;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_log10f.c	/^static const float zero   =  0.0;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_log2.c	/^static const double zero   =  0.0;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_log2f.c	/^static const float zero   =  0.0;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_logf.c	/^static const float zero   =  0.0;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_pow.c	/^zero    =  0.0,$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_powf.c	/^zero    =  0.0,$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/e_rem_pio2.c	/^zero =  0.00000000000000000000e+00, \/* 0x00000000, 0x00000000 *\/$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_remainder.c	/^static const double zero = 0.0;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/e_remainderf.c	/^static const float zero = 0.0;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/k_rem_pio2.c	/^zero   = 0.0,$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/s_log1p.c	/^static const double zero = 0.0;$/;"	v	typeref:typename:const double	file:
zero	libpi/libm/s_log1pf.c	/^static const float zero = 0.0;$/;"	v	typeref:typename:const float	file:
zero	libpi/libm/s_modfl.c	/^static const long double zero[] = { 0.0L, -0.0L };$/;"	v	typeref:typename:const long double[]	file:
zero	libpi/libm/s_rintl.c	/^static const float zero[2] = { 0.0, -0.0 };$/;"	v	typeref:typename:const float[2]	file:
zero	libpi/libm/s_truncl.c	/^static const float zero[] = { 0.0, -0.0 };$/;"	v	typeref:typename:const float[]	file:
zero_exp	labs/2-ir/code/tsop.c	/^const unsigned zero_exp = 400;$/;"	v	typeref:typename:const unsigned
~this	labs/20-d/code/progs/alloc/main.d	/^    ~this() {$/;"	f	struct:Foo
