

================================================================
== Vitis HLS Report for 'FC_1u_500u_10u_s'
================================================================
* Date:           Sun Nov  3 13:42:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_3_VITIS_LOOP_97_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 17 22 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 
22 --> 23 
23 --> 24 
24 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.16>
ST_1 : Operation 25 [1/1] (3.58ns)   --->   "%valIn_a_31 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:27]   --->   Operation 25 'read' 'valIn_a_31' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 26 [1/1] (3.58ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_31" [./../hw_library/fully_connected.h:29]   --->   Operation 26 'write' 'write_ln29' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 7.16>
ST_2 : Operation 27 [1/1] (3.58ns)   --->   "%valIn_a_32 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:31]   --->   Operation 27 'read' 'valIn_a_32' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 28 [1/1] (3.58ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_32" [./../hw_library/fully_connected.h:33]   --->   Operation 28 'write' 'write_ln33' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 29 [1/1] (3.58ns)   --->   "%valIn_a_33 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:35]   --->   Operation 29 'read' 'valIn_a_33' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 30 [1/1] (3.58ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_33" [./../hw_library/fully_connected.h:37]   --->   Operation 30 'write' 'write_ln37' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 31 [1/1] (3.58ns)   --->   "%valIn_a_34 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:39]   --->   Operation 31 'read' 'valIn_a_34' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 32 [1/1] (3.58ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_34" [./../hw_library/fully_connected.h:41]   --->   Operation 32 'write' 'write_ln41' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 33 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:43]   --->   Operation 33 'read' 'valIn_a' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 34 [1/1] (3.58ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a" [./../hw_library/fully_connected.h:45]   --->   Operation 34 'write' 'write_ln45' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 7.16>
ST_6 : Operation 35 [1/1] (3.58ns)   --->   "%valIn_a_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:47]   --->   Operation 35 'read' 'valIn_a_35' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 36 [1/1] (3.58ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_35" [./../hw_library/fully_connected.h:49]   --->   Operation 36 'write' 'write_ln49' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 7.16>
ST_7 : Operation 37 [1/1] (3.58ns)   --->   "%valIn_a_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:51]   --->   Operation 37 'read' 'valIn_a_36' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 38 [1/1] (3.58ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_36" [./../hw_library/fully_connected.h:53]   --->   Operation 38 'write' 'write_ln53' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (3.58ns)   --->   "%valIn_a_30 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:55]   --->   Operation 41 'read' 'valIn_a_30' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 42 [1/1] (3.58ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_30" [./../hw_library/fully_connected.h:57]   --->   Operation 42 'write' 'write_ln57' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 43 [1/1] (2.23ns)   --->   "%switch_ln71 = switch i32 %valIn_a_31, void %fpga_resource_hint.if.else147.39, i32 4, void %if.then, i32 0, void %VITIS_LOOP_92_3" [./../hw_library/fully_connected.h:71]   --->   Operation 43 'switch' 'switch_ln71' <Predicate = true> <Delay = 2.23>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 44 'alloca' 'indvar_flatten6' <Predicate = (valIn_a_31 == 0)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%OFMDim_current_3_load = load i32 %OFMDim_current_3"   --->   Operation 45 'load' 'OFMDim_current_3_load' <Predicate = (valIn_a_31 == 0)> <Delay = 0.00>
ST_8 : Operation 46 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_3_load, i32 %OFMDim_current_3_load"   --->   Operation 46 'mul' 'A_COL_ITER' <Predicate = (valIn_a_31 == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten6"   --->   Operation 47 'store' 'store_ln0' <Predicate = (valIn_a_31 == 0)> <Delay = 1.58>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %valIn_a_35, i32 %B_COL_3" [./../hw_library/fully_connected.h:72]   --->   Operation 48 'store' 'store_ln72' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00>
ST_8 : Operation 49 [2/2] (6.91ns)   --->   "%mul_ln73 = mul i32 %valIn_a_33, i32 %valIn_a_34" [./../hw_library/fully_connected.h:73]   --->   Operation 49 'mul' 'mul_ln73' <Predicate = (valIn_a_31 == 4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %valIn_a_36, i32 %OFMDim_current_3" [./../hw_library/fully_connected.h:74]   --->   Operation 50 'store' 'store_ln74' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 51 'wait' 'empty' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_35, i32 %valIn_a_33" [./../hw_library/fully_connected.h:130]   --->   Operation 52 'mul' 'KER_size_0' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:133]   --->   Operation 53 'specfucore' 'specfucore_ln133' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty_205 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_205' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 55 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_3_load, i32 %OFMDim_current_3_load"   --->   Operation 55 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %valIn_a_32" [./../hw_library/fully_connected.h:31]   --->   Operation 56 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %A_COL_ITER"   --->   Operation 57 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [2/2] (6.91ns)   --->   "%bound4 = mul i64 %cast2, i64 %cast3" [./../hw_library/fully_connected.h:31]   --->   Operation 58 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%B_ROW_3_load = load i32 %B_ROW_3"   --->   Operation 59 'load' 'B_ROW_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%B_COL_3_load = load i32 %B_COL_3"   --->   Operation 60 'load' 'B_COL_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/2] (6.91ns)   --->   "%bound4 = mul i64 %cast2, i64 %cast3" [./../hw_library/fully_connected.h:31]   --->   Operation 61 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln92 = br void %VITIS_LOOP_98_5" [./../hw_library/fully_connected.h:92]   --->   Operation 62 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i64 %indvar_flatten6" [./../hw_library/fully_connected.h:92]   --->   Operation 63 'load' 'indvar_flatten6_load' <Predicate = (valIn_a_31 == 0)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (3.52ns)   --->   "%icmp_ln92 = icmp_eq  i64 %indvar_flatten6_load, i64 %bound4" [./../hw_library/fully_connected.h:92]   --->   Operation 64 'icmp' 'icmp_ln92' <Predicate = (valIn_a_31 == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (3.52ns)   --->   "%add_ln92 = add i64 %indvar_flatten6_load, i64 1" [./../hw_library/fully_connected.h:92]   --->   Operation 65 'add' 'add_ln92' <Predicate = (valIn_a_31 == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc144.loopexit, void %if.end160.loopexit" [./../hw_library/fully_connected.h:92]   --->   Operation 66 'br' 'br_ln92' <Predicate = (valIn_a_31 == 0)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%empty_202 = wait i32 @_ssdm_op_Wait"   --->   Operation 67 'wait' 'empty_202' <Predicate = (valIn_a_31 == 0 & !icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 68 [2/2] (2.55ns)   --->   "%call_ln0 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6, i32 %B_ROW_3_load, i32 %connect_7"   --->   Operation 68 'call' 'call_ln0' <Predicate = (valIn_a_31 == 0 & !icmp_ln92)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %add_ln92, i64 %indvar_flatten6" [./../hw_library/fully_connected.h:92]   --->   Operation 69 'store' 'store_ln92' <Predicate = (valIn_a_31 == 0 & !icmp_ln92)> <Delay = 1.58>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 70 'br' 'br_ln0' <Predicate = (valIn_a_31 == 0 & icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [./../hw_library/fully_connected.h:130]   --->   Operation 71 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin8" [./../hw_library/fully_connected.h:130]   --->   Operation 72 'specregionend' 'rend9' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [./../hw_library/fully_connected.h:131]   --->   Operation 73 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin6" [./../hw_library/fully_connected.h:131]   --->   Operation 74 'specregionend' 'rend7' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [./../hw_library/fully_connected.h:132]   --->   Operation 75 'specregionbegin' 'rbegin' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin" [./../hw_library/fully_connected.h:132]   --->   Operation 76 'specregionend' 'rend' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln132 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7, i32 %KER_bound, i32 %connect_7, i32 %connect_8" [./../hw_library/fully_connected.h:132]   --->   Operation 77 'call' 'call_ln132' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 78 'br' 'br_ln0' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 79 'br' 'br_ln0' <Predicate = (valIn_a_31 != 4 & icmp_ln92) | (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6, i32 %B_ROW_3_load, i32 %connect_7"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%empty_203 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_203' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.14>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%empty_204 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [2/2] (4.14ns)   --->   "%call_ln0 = call void @FC<1u, 500u, 10u>_Pipeline_L2, i32 %B_COL_3_load, i32 %connect_8"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_3_VITIS_LOOP_97_4_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 500u, 10u>_Pipeline_L2, i32 %B_COL_3_load, i32 %connect_8"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln97 = br void %VITIS_LOOP_98_5" [./../hw_library/fully_connected.h:97]   --->   Operation 86 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 17 <SV = 8> <Delay = 6.91>
ST_17 : Operation 87 [1/2] (6.91ns)   --->   "%mul_ln73 = mul i32 %valIn_a_33, i32 %valIn_a_34" [./../hw_library/fully_connected.h:73]   --->   Operation 87 'mul' 'mul_ln73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.91>
ST_18 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln73_2 = mul i32 %mul_ln73, i32 %valIn_a_33" [./../hw_library/fully_connected.h:73]   --->   Operation 88 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 6.91>
ST_19 : Operation 89 [1/2] (6.91ns)   --->   "%mul_ln73_2 = mul i32 %mul_ln73, i32 %valIn_a_33" [./../hw_library/fully_connected.h:73]   --->   Operation 89 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %mul_ln73_2, i32 %B_ROW_3" [./../hw_library/fully_connected.h:73]   --->   Operation 90 'store' 'store_ln73' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 3.53>
ST_20 : Operation 91 [2/2] (3.53ns)   --->   "%call_ln47 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %valIn_a_35, i32 %mul_ln73_2, i32 %connect_7, i32 %connect_8" [./../hw_library/fully_connected.h:47]   --->   Operation 91 'call' 'call_ln47' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 12> <Delay = 0.00>
ST_21 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln47 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %valIn_a_35, i32 %mul_ln73_2, i32 %connect_7, i32 %connect_8" [./../hw_library/fully_connected.h:47]   --->   Operation 92 'call' 'call_ln47' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 93 'br' 'br_ln0' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln142 = ret" [./../hw_library/fully_connected.h:142]   --->   Operation 94 'ret' 'ret_ln142' <Predicate = true> <Delay = 0.00>

State 22 <SV = 8> <Delay = 12.5>
ST_22 : Operation 95 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_a_33, i32 %KER_size_0" [./../hw_library/fully_connected.h:131]   --->   Operation 95 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:134]   --->   Operation 96 'specfucore' 'specfucore_ln134' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 12.5>
ST_23 : Operation 97 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_a_34, i32 %KER_size_1" [./../hw_library/fully_connected.h:132]   --->   Operation 97 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:135]   --->   Operation 98 'specfucore' 'specfucore_ln135' <Predicate = true> <Delay = 0.00>

State 24 <SV = 10> <Delay = 4.14>
ST_24 : Operation 99 [2/2] (4.14ns)   --->   "%call_ln132 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7, i32 %KER_bound, i32 %connect_7, i32 %connect_8" [./../hw_library/fully_connected.h:132]   --->   Operation 99 'call' 'call_ln132' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:27) on port 'connect_7' (./../hw_library/fully_connected.h:27) [8]  (3.581 ns)
	fifo write operation ('write_ln29', ./../hw_library/fully_connected.h:29) on port 'connect_8' (./../hw_library/fully_connected.h:29) [9]  (3.581 ns)

 <State 2>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:31) on port 'connect_7' (./../hw_library/fully_connected.h:31) [10]  (3.581 ns)
	fifo write operation ('write_ln33', ./../hw_library/fully_connected.h:33) on port 'connect_8' (./../hw_library/fully_connected.h:33) [11]  (3.581 ns)

 <State 3>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:35) on port 'connect_7' (./../hw_library/fully_connected.h:35) [12]  (3.581 ns)
	fifo write operation ('write_ln37', ./../hw_library/fully_connected.h:37) on port 'connect_8' (./../hw_library/fully_connected.h:37) [13]  (3.581 ns)

 <State 4>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:39) on port 'connect_7' (./../hw_library/fully_connected.h:39) [14]  (3.581 ns)
	fifo write operation ('write_ln41', ./../hw_library/fully_connected.h:41) on port 'connect_8' (./../hw_library/fully_connected.h:41) [15]  (3.581 ns)

 <State 5>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:43) on port 'connect_7' (./../hw_library/fully_connected.h:43) [16]  (3.581 ns)
	fifo write operation ('write_ln45', ./../hw_library/fully_connected.h:45) on port 'connect_8' (./../hw_library/fully_connected.h:45) [17]  (3.581 ns)

 <State 6>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:47) on port 'connect_7' (./../hw_library/fully_connected.h:47) [18]  (3.581 ns)
	fifo write operation ('write_ln49', ./../hw_library/fully_connected.h:49) on port 'connect_8' (./../hw_library/fully_connected.h:49) [19]  (3.581 ns)

 <State 7>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:51) on port 'connect_7' (./../hw_library/fully_connected.h:51) [20]  (3.581 ns)
	fifo write operation ('write_ln53', ./../hw_library/fully_connected.h:53) on port 'connect_8' (./../hw_library/fully_connected.h:53) [21]  (3.581 ns)

 <State 8>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [63]  (12.592 ns)

 <State 9>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('A_COL_ITER') [28]  (6.912 ns)

 <State 10>: 6.912ns
The critical path consists of the following:
	'mul' operation 64 bit ('bound4', ./../hw_library/fully_connected.h:31) [33]  (6.912 ns)

 <State 11>: 6.912ns
The critical path consists of the following:
	'mul' operation 64 bit ('bound4', ./../hw_library/fully_connected.h:31) [33]  (6.912 ns)

 <State 12>: 6.072ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten6_load', ./../hw_library/fully_connected.h:92) on local variable 'indvar_flatten6' [37]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln92', ./../hw_library/fully_connected.h:92) [38]  (3.520 ns)
	'store' operation 0 bit ('store_ln92', ./../hw_library/fully_connected.h:92) of variable 'add_ln92', ./../hw_library/fully_connected.h:92 on local variable 'indvar_flatten6' [48]  (1.588 ns)
	blocking operation 0.964 ns on control path)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'FC<1u, 500u, 10u>_Pipeline_L2' [47]  (4.140 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73', ./../hw_library/fully_connected.h:73) [54]  (6.912 ns)

 <State 18>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_2', ./../hw_library/fully_connected.h:73) [55]  (6.912 ns)

 <State 19>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_2', ./../hw_library/fully_connected.h:73) [55]  (6.912 ns)

 <State 20>: 3.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln47', ./../hw_library/fully_connected.h:47) to 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' [59]  (3.530 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', ./../hw_library/fully_connected.h:131) [67]  (12.592 ns)

 <State 23>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', ./../hw_library/fully_connected.h:132) [71]  (12.592 ns)

 <State 24>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln132', ./../hw_library/fully_connected.h:132) to 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7' [75]  (4.140 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
