Analysis & Synthesis report for UART_test
Thu Apr 06 03:09:20 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |UART_test|UART_rcv:rx|state
  9. State Machine - |UART_test|UART_tx:tx|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Port Connectivity Checks: "UART_rcv:rx"
 15. Port Connectivity Checks: "UART_tx:tx"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 06 03:09:20 2017       ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                      ; UART_test                                   ;
; Top-level Entity Name              ; UART_test                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 58                                          ;
;     Total combinational functions  ; 47                                          ;
;     Dedicated logic registers      ; 30                                          ;
; Total registers                    ; 30                                          ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; UART_test          ; UART_test          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------+---------+
; UART_rcv.sv                      ; yes             ; User SystemVerilog HDL File        ; D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv          ;         ;
; UART_test.v                      ; yes             ; User Verilog HDL File              ; D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v          ;         ;
; reset_synch.v                    ; yes             ; Auto-Found Verilog HDL File        ; D:/Dropbox/ECE551/ECE551-N-A/exercise9/reset_synch.v        ;         ;
; rise_edge_detector.v             ; yes             ; Auto-Found Verilog HDL File        ; D:/Dropbox/ECE551/ECE551-N-A/exercise9/rise_edge_detector.v ;         ;
; uart_tx.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/Dropbox/ECE551/ECE551-N-A/exercise9/uart_tx.sv           ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 58        ;
;                                             ;           ;
; Total combinational functions               ; 47        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 31        ;
;     -- 3 input functions                    ; 2         ;
;     -- <=2 input functions                  ; 14        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 36        ;
;     -- arithmetic mode                      ; 11        ;
;                                             ;           ;
; Total registers                             ; 30        ;
;     -- Dedicated logic registers            ; 30        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 30        ;
; Total fan-out                               ; 271       ;
; Average fan-out                             ; 2.74      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                              ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+-------------+--------------+
; |UART_test                 ; 47 (0)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 11   ; 0            ; |UART_test                  ; UART_test   ; work         ;
;    |UART_rcv:rx|           ; 47 (47)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_test|UART_rcv:rx      ; UART_rcv    ; work         ;
;    |reset_synch:iRST|      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_test|reset_synch:iRST ; reset_synch ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |UART_test|UART_rcv:rx|state                          ;
+----------------+-----------+----------------+------------+------------+
; Name           ; state.CLR ; state.RECEVING ; state.LOAD ; state.IDLE ;
+----------------+-----------+----------------+------------+------------+
; state.IDLE     ; 0         ; 0              ; 0          ; 0          ;
; state.LOAD     ; 0         ; 0              ; 1          ; 1          ;
; state.RECEVING ; 0         ; 1              ; 0          ; 1          ;
; state.CLR      ; 1         ; 0              ; 0          ; 1          ;
+----------------+-----------+----------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |UART_test|UART_tx:tx|state               ;
+----------------+------------+------------+----------------+
; Name           ; state.IDLE ; state.DONE ; state.TRANSMIT ;
+----------------+------------+------------+----------------+
; state.IDLE     ; 0          ; 0          ; 0              ;
; state.TRANSMIT ; 1          ; 0          ; 1              ;
; state.DONE     ; 1          ; 1          ; 0              ;
+----------------+------------+------------+----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; rise_edge_detector:button|out          ; Stuck at GND due to stuck port data_in ;
; cnt[0..7]                              ; Lost fanout                            ;
; UART_tx:tx|shift_reg[0..9]             ; Stuck at VCC due to stuck port data_in ;
; UART_rcv:rx|RX1                        ; Stuck at VCC due to stuck port data_in ;
; UART_rcv:rx|RX2                        ; Stuck at VCC due to stuck port data_in ;
; UART_tx:tx|state.IDLE                  ; Lost fanout                            ;
; UART_tx:tx|state.DONE                  ; Lost fanout                            ;
; UART_rcv:rx|state~4                    ; Lost fanout                            ;
; UART_rcv:rx|state~5                    ; Lost fanout                            ;
; UART_tx:tx|bit_cnt[0..3]               ; Lost fanout                            ;
; UART_tx:tx|baud_cnt[0..11]             ; Lost fanout                            ;
; UART_tx:tx|state.TRANSMIT              ; Lost fanout                            ;
; Total Number of Removed Registers = 42 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register                                                   ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; rise_edge_detector:button|out ; Stuck at GND              ; cnt[0], cnt[7], cnt[6], cnt[5], cnt[4], cnt[3], cnt[2], cnt[1], UART_tx:tx|shift_reg[9], ;
;                               ; due to stuck port data_in ; UART_tx:tx|shift_reg[8], UART_tx:tx|shift_reg[7], UART_tx:tx|shift_reg[6],               ;
;                               ;                           ; UART_tx:tx|shift_reg[5], UART_tx:tx|shift_reg[4], UART_tx:tx|shift_reg[3],               ;
;                               ;                           ; UART_tx:tx|shift_reg[2], UART_tx:tx|shift_reg[1], UART_tx:tx|shift_reg[0],               ;
;                               ;                           ; UART_rcv:rx|RX1, UART_rcv:rx|RX2, UART_tx:tx|bit_cnt[3], UART_tx:tx|baud_cnt[11],        ;
;                               ;                           ; UART_tx:tx|baud_cnt[10], UART_tx:tx|baud_cnt[9], UART_tx:tx|baud_cnt[8],                 ;
;                               ;                           ; UART_tx:tx|baud_cnt[7], UART_tx:tx|baud_cnt[6], UART_tx:tx|baud_cnt[5],                  ;
;                               ;                           ; UART_tx:tx|baud_cnt[4], UART_tx:tx|baud_cnt[3], UART_tx:tx|baud_cnt[2],                  ;
;                               ;                           ; UART_tx:tx|baud_cnt[1], UART_tx:tx|baud_cnt[0]                                           ;
; UART_tx:tx|state.DONE         ; Lost Fanouts              ; UART_tx:tx|bit_cnt[2], UART_tx:tx|bit_cnt[1], UART_tx:tx|bit_cnt[0]                      ;
; UART_tx:tx|state.IDLE         ; Lost Fanouts              ; UART_tx:tx|state.TRANSMIT                                                                ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 30    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UART_test|UART_rcv:rx|bit_cnt[2]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |UART_test|UART_tx:tx|baud_cnt[11]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |UART_test|UART_rcv:rx|baud_cnt[11] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |UART_test|UART_rcv:rx|Selector3    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_rcv:rx"                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx_rdy_clr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_rdy     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_tx:tx"                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 30                          ;
;     CLR               ; 22                          ;
;     ENA CLR           ; 8                           ;
; cycloneiii_lcell_comb ; 47                          ;
;     arith             ; 11                          ;
;         2 data inputs ; 11                          ;
;     normal            ; 36                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 31                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 3.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Thu Apr 06 03:09:09 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_rcv.sv
    Info (12023): Found entity 1: UART_rcv File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv Line: 1
Warning (12019): Can't analyze file -- file UART_tx.v is missing
Warning (12019): Can't analyze file -- file button_smpl.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file uart_test.v
    Info (12023): Found entity 1: UART_test File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at UART_test.v(15): created implicit net for "rst_n" File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v Line: 15
Info (12127): Elaborating entity "UART_test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at UART_test.v(36): truncated value with size 32 to match size of target (8) File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v Line: 36
Warning (12125): Using design file reset_synch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reset_synch File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/reset_synch.v Line: 1
Info (12128): Elaborating entity "reset_synch" for hierarchy "reset_synch:iRST" File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v Line: 15
Warning (12125): Using design file rise_edge_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rise_edge_detector File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/rise_edge_detector.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at rise_edge_detector.v(26): created implicit net for "start_bit" File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/rise_edge_detector.v Line: 26
Info (12128): Elaborating entity "rise_edge_detector" for hierarchy "rise_edge_detector:button" File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v Line: 18
Warning (10036): Verilog HDL or VHDL warning at rise_edge_detector.v(26): object "start_bit" assigned a value but never read File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/rise_edge_detector.v Line: 26
Warning (12125): Using design file uart_tx.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: UART_tx File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/uart_tx.sv Line: 1
Info (12128): Elaborating entity "UART_tx" for hierarchy "UART_tx:tx" File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v Line: 22
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(41): truncated value with size 32 to match size of target (12) File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/uart_tx.sv Line: 41
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(62): truncated value with size 32 to match size of target (4) File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/uart_tx.sv Line: 62
Info (12128): Elaborating entity "UART_rcv" for hierarchy "UART_rcv:rx" File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v Line: 26
Warning (10230): Verilog HDL assignment warning at UART_rcv.sv(48): truncated value with size 32 to match size of target (12) File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv Line: 48
Warning (10230): Verilog HDL assignment warning at UART_rcv.sv(64): truncated value with size 32 to match size of target (4) File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv Line: 64
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "next_byte" File: D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v Line: 4
Info (21057): Implemented 69 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 58 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 655 megabytes
    Info: Processing ended: Thu Apr 06 03:09:21 2017
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.map.smsg.


