vendor_name = ModelSim
source_file = 1, C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad1.vhdl
source_file = 1, C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad1_tb.vhdl
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/db/zad1.cbx.xml
design_name = hard_block
design_name = zad1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, zad1, 1
instance = comp, \oRESULT[0]~output\, oRESULT[0]~output, zad1, 1
instance = comp, \oRESULT[1]~output\, oRESULT[1]~output, zad1, 1
instance = comp, \oRESULT[2]~output\, oRESULT[2]~output, zad1, 1
instance = comp, \oRESULT[3]~output\, oRESULT[3]~output, zad1, 1
instance = comp, \iSEL[1]~input\, iSEL[1]~input, zad1, 1
instance = comp, \iB[1]~input\, iB[1]~input, zad1, 1
instance = comp, \iSEL[2]~input\, iSEL[2]~input, zad1, 1
instance = comp, \iC[2]~input\, iC[2]~input, zad1, 1
instance = comp, \iB[0]~input\, iB[0]~input, zad1, 1
instance = comp, \sMUX1[0]~1\, sMUX1[0]~1, zad1, 1
instance = comp, \iSEL[0]~input\, iSEL[0]~input, zad1, 1
instance = comp, \iA[0]~input\, iA[0]~input, zad1, 1
instance = comp, \iC[3]~input\, iC[3]~input, zad1, 1
instance = comp, \sMUX1[0]~0\, sMUX1[0]~0, zad1, 1
instance = comp, \sMUX1[0]~2\, sMUX1[0]~2, zad1, 1
instance = comp, \iA[1]~input\, iA[1]~input, zad1, 1
instance = comp, \sMUX1[1]~3\, sMUX1[1]~3, zad1, 1
instance = comp, \iC[0]~input\, iC[0]~input, zad1, 1
instance = comp, \sMUX1[1]~4\, sMUX1[1]~4, zad1, 1
instance = comp, \sMUX1[1]~5\, sMUX1[1]~5, zad1, 1
instance = comp, \sMUX1[1]~6\, sMUX1[1]~6, zad1, 1
instance = comp, \iC[1]~input\, iC[1]~input, zad1, 1
instance = comp, \sMUX2~0\, sMUX2~0, zad1, 1
instance = comp, \iA[2]~input\, iA[2]~input, zad1, 1
instance = comp, \Add0~0\, Add0~0, zad1, 1
instance = comp, \Equal0~0\, Equal0~0, zad1, 1
instance = comp, \sMUX2~1\, sMUX2~1, zad1, 1
instance = comp, \sMUX2~2\, sMUX2~2, zad1, 1
instance = comp, \sMUX2~3\, sMUX2~3, zad1, 1
instance = comp, \iA[3]~input\, iA[3]~input, zad1, 1
instance = comp, \sMUX2~4\, sMUX2~4, zad1, 1
instance = comp, \sMUX2~5\, sMUX2~5, zad1, 1
instance = comp, \sMUX2~6\, sMUX2~6, zad1, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, zad1, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, zad1, 1
