# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.006/*         0.065/*         rx_div/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.034/*         0.062/*         data_sync/dut1/\enable_sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.038/*         0.061/*         ref_clk_rst_sync/\syn_rst_reg_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.737    0.046/*         0.058/*         tx_div/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.049/*         0.058/*         tx_div/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.049/*         0.058/*         tx_div/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.049/*         0.058/*         tx_div/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.049/*         0.058/*         tx_div/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.051/*         0.058/*         tx_div/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.736    0.052/*         0.058/*         tx_div/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.737    0.052/*         0.058/*         tx_div/\counter_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.054/*         0.064/*         async_fifo/dut4/\q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.064/*         0.065/*         tx_div/\counter_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.721    0.069/*         0.059/*         rx_div/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.721    0.069/*         0.059/*         rx_div/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.721    0.069/*         0.059/*         rx_div/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.721    0.070/*         0.059/*         rx_div/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.720    0.070/*         0.059/*         rx_div/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.721    0.070/*         0.059/*         rx_div/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.721    0.070/*         0.059/*         rx_div/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.720    0.071/*         0.059/*         rx_div/\counter_reg[7] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.755    0.081/*         0.052/*         async_fifo/dut5/\q2_reg[3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.755    0.084/*         0.053/*         async_fifo/dut5/\q2_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.754    0.085/*         0.053/*         async_fifo/dut5/\q2_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.754    0.086/*         0.053/*         async_fifo/dut5/\q2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.091/*         0.062/*         register_file/\reg_file_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.091/*         0.063/*         register_file/\reg_file_reg[10][7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.754    0.093/*         0.053/*         async_fifo/dut5/\q2_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.745    0.095/*         0.057/*         q2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.099/*         0.054/*         data_sync/dut3/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.100/*         0.062/*         register_file/\reg_file_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.100/*         0.054/*         data_sync/dut3/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.101/*         0.062/*         register_file/\reg_file_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.101/*         0.063/*         register_file/\reg_file_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.101/*         0.054/*         data_sync/dut3/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.102/*         0.062/*         register_file/\reg_file_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.103/*         0.054/*         data_sync/dut3/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.103/*         0.054/*         data_sync/dut3/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.104/*         0.054/*         data_sync/dut3/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.104/*         0.050/*         register_file/\reg_file_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.106/*         0.059/*         pulse_gen/q_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.106/*         0.055/*         async_fifo/dut4/\q1_reg[4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.125    0.111/*         0.051/*         alu/\alu_out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.111/*         0.055/*         data_sync/dut3/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.113/*         0.060/*         async_fifo/dut5/\q1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    0.113/*         0.056/*         uart_clk_rst_sync/\syn_rst_reg_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.125    0.115/*         0.052/*         alu/\alu_out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.116/*         0.060/*         async_fifo/dut5/\q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.116/*         0.062/*         register_file/\reg_file_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.117/*         0.060/*         async_fifo/dut5/\q2_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.113    0.117/*         0.062/*         alu/\alu_out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.117/*         0.060/*         async_fifo/dut5/\q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.118/*         0.055/*         data_sync/dut1/\enable_sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.118/*         0.053/*         register_file/\reg_file_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.120/*         0.055/*         async_fifo/dut4/\q2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.120/*         0.055/*         async_fifo/dut4/\q2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.120/*         0.061/*         register_file/\reg_file_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.120/*         0.055/*         async_fifo/dut4/\q2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.121/*         0.061/*         uart_RX/dut1/\edge_counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.121/*         0.061/*         register_file/\reg_file_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.122/*         0.061/*         async_fifo/dut2/\fifo_reg[5][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.116    0.122/*         0.061/*         alu/\alu_out_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.122/*         0.061/*         register_file/\reg_file_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.122/*         0.061/*         async_fifo/dut2/\fifo_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.122/*         0.061/*         async_fifo/dut2/\fifo_reg[10][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.116    0.123/*         0.061/*         alu/\alu_out_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.123/*         0.054/*         uart_clk_rst_sync/\syn_rst_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.123/*         0.060/*         async_fifo/dut5/\q1_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.752    0.123/*         0.060/*         UART_tx/uut1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.123/*         0.054/*         data_sync/dut3/\sync_bus_reg[6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.116    0.123/*         0.061/*         alu/\alu_out_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.124/*         0.061/*         async_fifo/dut2/\fifo_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.124/*         0.060/*         q1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.124/*         0.055/*         async_fifo/dut4/\q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.124/*         0.061/*         async_fifo/dut2/\fifo_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.124/*         0.061/*         async_fifo/dut5/\q2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.124/*         0.062/*         register_file/\reg_file_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.125/*         0.060/*         async_fifo/dut5/\q2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.125/*         0.061/*         async_fifo/dut2/\fifo_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.125/*         0.061/*         data_sync/dut2/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.125/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.125/*         0.055/*         async_fifo/dut4/\q2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.125/*         0.061/*         async_fifo/dut5/\q2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.126/*         0.062/*         register_file/\reg_file_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.126/*         0.064/*         uart_clk_rst_sync/\syn_rst_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.126/*         0.061/*         async_fifo/dut2/\fifo_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.126/*         0.061/*         register_file/\reg_file_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.126/*         0.061/*         async_fifo/dut2/\fifo_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.126/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.126/*         0.061/*         async_fifo/dut5/\q2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.126/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.126/*         0.061/*         async_fifo/dut4/\q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.127/*         0.061/*         UART_tx/uut2/parity_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.127/*         0.063/*         register_file/\reg_file_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.127/*         0.065/*         q2_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.112    0.127/*         0.065/*         alu/\alu_out_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.116    0.127/*         0.061/*         alu/\alu_out_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.127/*         0.061/*         async_fifo/dut4/\q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.127/*         0.061/*         async_fifo/dut2/\fifo_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.127/*         0.061/*         async_fifo/dut4/\q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.127/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.128/*         0.060/*         async_fifo/dut2/\fifo_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.128/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.116    0.128/*         0.061/*         alu/\alu_out_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.128/*         0.059/*         UART_tx/uut1/\parallel_data_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.128/*         0.061/*         async_fifo/dut2/\fifo_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.128/*         0.062/*         data_sync/dut3/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.129/*         0.056/*         data_sync/dut2/q_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[3][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.116    0.129/*         0.061/*         alu/\alu_out_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.129/*         0.056/*         ref_clk_rst_sync/\syn_rst_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.129/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.129/*         0.061/*         async_fifo/dut2/\fifo_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.129/*         0.063/*         register_file/\reg_file_reg[12][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.116    0.129/*         0.061/*         alu/\alu_out_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.129/*         0.061/*         UART_tx/uut1/\parallel_data_reg_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.115    0.130/*         0.061/*         alu/\alu_out_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.130/*         0.061/*         uart_clk_rst_sync/\syn_rst_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.130/*         0.064/*         sys_ctrl/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.130/*         0.063/*         register_file/\reg_file_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.130/*         0.053/*         register_file/\reg_file_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.130/*         0.061/*         async_fifo/dut2/\fifo_reg[7][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.115    0.131/*         0.061/*         alu/\alu_out_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.131/*         0.061/*         register_file/\reg_file_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.131/*         0.061/*         register_file/\reg_file_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.131/*         0.062/*         register_file/\reg_file_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.131/*         0.061/*         uart_RX/dut0/\sampled_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.131/*         0.060/*         register_file/\reg_file_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.131/*         0.061/*         async_fifo/dut2/\fifo_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.132/*         0.056/*         async_fifo/dut4/\q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.132/*         0.062/*         async_fifo/dut4/\q1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.132/*         0.062/*         register_file/\reg_file_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.132/*         0.062/*         async_fifo/dut4/\q2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.132/*         0.061/*         async_fifo/dut2/\fifo_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.133/*         0.062/*         register_file/\reg_file_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.133/*         0.061/*         register_file/\reg_file_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.133/*         0.059/*         ref_clk_rst_sync/\syn_rst_reg_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.116    0.133/*         0.062/*         alu/\alu_out_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.133/*         0.061/*         register_file/\reg_file_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.133/*         0.061/*         register_file/\reg_file_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.133/*         0.062/*         async_fifo/dut4/\q2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.133/*         0.061/*         register_file/\reg_file_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.133/*         0.061/*         async_fifo/dut2/\fifo_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.134/*         0.061/*         register_file/\reg_file_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.134/*         0.062/*         uart_RX/dut3/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.134/*         0.062/*         register_file/\reg_file_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.134/*         0.061/*         register_file/\reg_file_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.134/*         0.062/*         register_file/\reg_file_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.134/*         0.063/*         register_file/\reg_file_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.134/*         0.061/*         async_fifo/dut2/\fifo_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.135/*         0.061/*         register_file/\rddata_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.135/*         0.064/*         UART_tx/uut1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.135/*         0.061/*         register_file/\reg_file_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.135/*         0.062/*         data_sync/dut1/\enable_sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.135/*         0.061/*         register_file/\reg_file_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.135/*         0.061/*         async_fifo/dut2/\fifo_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.135/*         0.061/*         register_file/\reg_file_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.136/*         0.060/*         async_fifo/dut2/\fifo_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.136/*         0.048/*         register_file/\reg_file_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.136/*         0.061/*         register_file/\reg_file_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.136/*         0.061/*         register_file/\reg_file_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.136/*         0.062/*         register_file/\reg_file_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.136/*         0.062/*         ref_clk_rst_sync/\syn_rst_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.136/*         0.049/*         register_file/\reg_file_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.136/*         0.062/*         uart_RX/dut1/\data_bit_counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.136/*         0.061/*         async_fifo/dut2/\fifo_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.137/*         0.061/*         register_file/\reg_file_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.137/*         0.061/*         register_file/\rddata_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.137/*         0.062/*         register_file/\reg_file_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.137/*         0.061/*         register_file/\rddata_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.137/*         0.063/*         register_file/\reg_file_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.137/*         0.062/*         async_fifo/dut4/\q2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.137/*         0.061/*         register_file/\reg_file_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.137/*         0.062/*         register_file/\reg_file_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.137/*         0.061/*         async_fifo/dut2/\fifo_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.138/*         0.061/*         async_fifo/dut2/\fifo_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.138/*         0.061/*         register_file/\reg_file_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.138/*         0.061/*         register_file/\reg_file_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.138/*         0.061/*         register_file/\reg_file_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.138/*         0.061/*         async_fifo/dut2/\fifo_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.138/*         0.062/*         register_file/\reg_file_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.138/*         0.061/*         register_file/\reg_file_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.138/*         0.050/*         register_file/\reg_file_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.138/*         0.061/*         async_fifo/dut2/\fifo_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.138/*         0.061/*         async_fifo/dut2/\fifo_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.138/*         0.061/*         async_fifo/dut2/\fifo_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.138/*         0.061/*         async_fifo/dut2/\fifo_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.138/*         0.062/*         register_file/\reg_file_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.138/*         0.061/*         async_fifo/dut2/\fifo_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.139/*         0.061/*         async_fifo/dut2/\fifo_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.139/*         0.066/*         ref_clk_rst_sync/\syn_rst_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.139/*         0.061/*         async_fifo/dut2/\fifo_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.139/*         0.062/*         register_file/\reg_file_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.139/*         0.062/*         register_file/\reg_file_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.139/*         0.061/*         register_file/\reg_file_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.139/*         0.061/*         register_file/\reg_file_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.139/*         0.062/*         register_file/\reg_file_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.139/*         0.061/*         async_fifo/dut2/\fifo_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.139/*         0.056/*         async_fifo/dut4/\q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.140/*         0.061/*         register_file/\rddata_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.140/*         0.062/*         register_file/\reg_file_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.140/*         0.061/*         register_file/\reg_file_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.140/*         0.062/*         register_file/\reg_file_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.140/*         0.061/*         register_file/\reg_file_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.140/*         0.062/*         register_file/\reg_file_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.140/*         0.062/*         register_file/\reg_file_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.140/*         0.062/*         async_fifo/dut4/\q2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.140/*         0.061/*         register_file/\reg_file_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.140/*         0.061/*         async_fifo/dut2/\fifo_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.141/*         0.061/*         async_fifo/dut2/\fifo_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.141/*         0.062/*         register_file/\reg_file_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.141/*         0.061/*         async_fifo/dut2/\fifo_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.141/*         0.062/*         register_file/\reg_file_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.141/*         0.057/*         async_fifo/dut4/\q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.141/*         0.064/*         sys_ctrl/\address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.141/*         0.062/*         register_file/\reg_file_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.142/*         0.063/*         register_file/\reg_file_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.142/*         0.061/*         async_fifo/dut2/\fifo_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.142/*         0.061/*         register_file/\reg_file_reg[5][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.114    0.142/*         0.062/*         alu/out_valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.142/*         0.061/*         register_file/\reg_file_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.142/*         0.061/*         register_file/\reg_file_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.143/*         0.062/*         register_file/\reg_file_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.143/*         0.061/*         async_fifo/dut2/\fifo_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.143/*         0.062/*         register_file/\reg_file_reg[13][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.114    0.143/*         0.062/*         alu/\alu_out_reg[9] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.759    0.143/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.143/*         0.062/*         register_file/\reg_file_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.144/*         0.061/*         register_file/\reg_file_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.144/*         0.062/*         register_file/\reg_file_reg[9][2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.759    0.144/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.144/*         0.061/*         async_fifo/dut2/\fifo_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.144/*         0.062/*         register_file/\rddata_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.145/*         0.062/*         register_file/\reg_file_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.145/*         0.061/*         async_fifo/dut2/\fifo_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.145/*         0.061/*         register_file/\reg_file_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.146/*         0.062/*         register_file/\reg_file_reg[8][2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.719    */0.146         */0.083         pulse_gen/out_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.146/*         0.062/*         async_fifo/dut2/\fifo_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.146/*         0.062/*         register_file/\reg_file_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.146/*         0.061/*         register_file/\reg_file_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.146/*         0.062/*         rx_div/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.146/*         0.063/*         register_file/\reg_file_reg[12][2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.760    0.147/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.147/*         0.062/*         register_file/rddata_valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.147/*         0.061/*         async_fifo/dut2/\fifo_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.147/*         0.063/*         register_file/\reg_file_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.147/*         0.062/*         async_fifo/dut1/\wr_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.147/*         0.062/*         register_file/\rddata_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.759    0.148/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.148/*         0.062/*         register_file/\reg_file_reg[7][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.759    0.148/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.148/*         0.062/*         rx_div/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.148/*         0.062/*         register_file/\rddata_reg[7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.759    0.149/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.759    0.149/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.149/*         0.062/*         rx_div/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.149/*         0.063/*         register_file/\reg_file_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.150/*         0.063/*         rx_div/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.151/*         0.062/*         async_fifo/dut1/\wr_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.151/*         0.067/*         sys_ctrl/\address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.151/*         0.061/*         async_fifo/dut2/\fifo_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.152/*         0.061/*         async_fifo/dut2/\fifo_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.152/*         0.061/*         async_fifo/dut2/\fifo_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.152/*         0.062/*         register_file/\reg_file_reg[12][1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.721    0.152/*         0.056/*         uart_RX/dut6/stop_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.152/*         0.063/*         register_file/\reg_file_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.153/*         0.071/*         sys_ctrl/\address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.153/*         0.061/*         register_file/\reg_file_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.153/*         0.063/*         async_fifo/dut3/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.153/*         0.063/*         rx_div/\counter_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.758    0.154/*         0.052/*         UART_tx/uut1/\parallel_data_reg_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.155/*         0.063/*         uart_RX/dut1/\data_bit_counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.156/*         0.062/*         async_fifo/dut1/\wr_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.156/*         0.066/*         register_file/\reg_file_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.156/*         0.049/*         register_file/\reg_file_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.157/*         0.061/*         register_file/\reg_file_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.158/*         0.061/*         register_file/\reg_file_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.158/*         0.063/*         async_fifo/dut3/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.159/*         0.063/*         async_fifo/dut3/\rd_ptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.159/*         0.068/*         UART_tx/uut1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.160/*         0.063/*         register_file/\reg_file_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.160/*         0.063/*         rx_div/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.160/*         0.063/*         async_fifo/dut1/\wr_ptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.161/*         0.050/*         register_file/\reg_file_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.161/*         0.063/*         async_fifo/dut2/\fifo_reg[0][0] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.722    0.161/*         0.052/*         uart_RX/dut1/\data_bit_counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.161/*         0.064/*         uart_RX/dut1/\edge_counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.162/*         0.063/*         async_fifo/dut1/\wr_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.162/*         0.061/*         sys_ctrl/\address_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.163/*         0.064/*         rx_div/\counter_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.728    */0.164         */0.083         UART_tx/uut1/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.165/*         0.064/*         UART_tx/uut1/\counter_reg[0] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.721    0.165/*         0.054/*         uart_RX/dut1/\data_bit_counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.165/*         0.065/*         data_sync/dut3/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.166/*         0.064/*         UART_tx/uut0/\current_state_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.758    0.168/*         0.052/*         UART_tx/uut2/parity_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.168/*         0.064/*         uart_RX/dut0/\sampled_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.169/*         0.065/*         data_sync/dut3/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.169/*         0.060/*         async_fifo/dut5/\q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.169/*         0.065/*         uart_RX/dut2/\current_state_reg[0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.756    0.169/*         0.052/*         async_fifo/dut3/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.170/*         0.064/*         tx_div/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.171/*         0.065/*         uart_RX/dut1/\edge_counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.171/*         0.064/*         uart_RX/dut6/stop_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.173/*         0.064/*         tx_div/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.173/*         0.065/*         data_sync/dut3/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.173/*         0.048/*         register_file/\reg_file_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.174/*         0.064/*         tx_div/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.175/*         0.053/*         async_fifo/dut4/\q2_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.751    0.175/*         0.052/*         async_fifo/dut3/\rd_ptr_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.753    0.176/*         0.071/*         ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.177/*         0.064/*         tx_div/\counter_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.752    0.177/*         0.071/*         ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.178/*         0.065/*         uart_RX/dut1/\edge_counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.179/*         0.052/*         async_fifo/dut2/\fifo_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.179/*         0.060/*         async_fifo/dut4/\q2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.179/*         0.051/*         register_file/\reg_file_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.179/*         0.065/*         async_fifo/dut1/\w_address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.180/*         0.050/*         register_file/\reg_file_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.180/*         0.064/*         async_fifo/dut1/\w_address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.180/*         0.052/*         async_fifo/dut2/\fifo_reg[12][6] /D    1
@(R)->SCAN_CLK(R)	0.749    0.180/*         0.075/*         ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.721    0.180/*         0.053/*         uart_RX/dut3/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.181/*         0.061/*         sys_ctrl/\address_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.181/*         0.052/*         async_fifo/dut2/\fifo_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.182/*         0.033/*         register_file/\reg_file_reg[1][3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.755    0.182/*         0.052/*         async_fifo/dut3/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.182/*         0.061/*         register_file/\reg_file_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.182/*         0.052/*         async_fifo/dut2/\fifo_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[1][2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.754    0.183/*         0.052/*         async_fifo/dut3/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.183/*         0.048/*         register_file/\reg_file_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.183/*         0.066/*         data_sync/dut3/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.183/*         0.052/*         async_fifo/dut2/\fifo_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.183/*         0.061/*         register_file/\reg_file_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.184/*         0.053/*         async_fifo/dut2/\fifo_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.184/*         0.053/*         async_fifo/dut2/\fifo_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.184/*         0.065/*         data_sync/dut3/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.184/*         0.053/*         async_fifo/dut2/\fifo_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.184/*         0.053/*         async_fifo/dut2/\fifo_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.184/*         0.066/*         data_sync/dut3/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.184/*         0.053/*         async_fifo/dut2/\fifo_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.184/*         0.052/*         register_file/\reg_file_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[6][7] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.754    0.184/*         0.053/*         async_fifo/dut3/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.184/*         0.052/*         async_fifo/dut2/\fifo_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.185/*         0.052/*         register_file/\reg_file_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.185/*         0.053/*         async_fifo/dut2/\fifo_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.185/*         0.065/*         tx_div/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.185/*         0.052/*         register_file/\reg_file_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.185/*         0.052/*         async_fifo/dut2/\fifo_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.185/*         0.065/*         tx_div/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.186/*         0.053/*         async_fifo/dut2/\fifo_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.186/*         0.052/*         register_file/\reg_file_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.186/*         0.053/*         async_fifo/dut2/\fifo_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.186/*         0.061/*         register_file/\rddata_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.186/*         0.065/*         register_file/\reg_file_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.186/*         0.053/*         async_fifo/dut2/\fifo_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.186/*         0.052/*         register_file/\reg_file_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.186/*         0.052/*         register_file/\reg_file_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.186/*         0.052/*         async_fifo/dut2/\fifo_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.187/*         0.053/*         async_fifo/dut2/\fifo_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.187/*         0.052/*         register_file/\reg_file_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.187/*         0.052/*         register_file/\reg_file_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.187/*         0.053/*         async_fifo/dut2/\fifo_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.187/*         0.053/*         async_fifo/dut2/\fifo_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.187/*         0.053/*         async_fifo/dut2/\fifo_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.187/*         0.061/*         register_file/\reg_file_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.187/*         0.053/*         async_fifo/dut2/\fifo_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.187/*         0.052/*         register_file/\reg_file_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.187/*         0.052/*         async_fifo/dut2/\fifo_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.188/*         0.052/*         register_file/\reg_file_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[4][2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.726    0.188/*         0.052/*         uart_RX/dut0/sampled_bit_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.688    */0.188         */0.086         uart_RX/dut2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.188/*         0.054/*         register_file/\reg_file_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    0.188/*         0.054/*         register_file/\reg_file_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.188/*         0.054/*         register_file/\reg_file_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.188/*         0.066/*         uart_RX/dut1/\edge_counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.188/*         0.053/*         register_file/\reg_file_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.188/*         0.053/*         async_fifo/dut2/\fifo_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.188/*         0.052/*         register_file/\reg_file_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.188/*         0.053/*         async_fifo/dut2/\fifo_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.188/*         0.052/*         register_file/\reg_file_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.188/*         0.066/*         data_sync/dut3/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.188/*         0.052/*         async_fifo/dut2/\fifo_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.188/*         0.053/*         register_file/\reg_file_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.188/*         0.053/*         async_fifo/dut2/\fifo_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.188/*         0.053/*         register_file/\reg_file_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.188/*         0.052/*         register_file/\reg_file_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.189/*         0.052/*         async_fifo/dut2/\fifo_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    0.189/*         0.054/*         register_file/\reg_file_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.189/*         0.050/*         register_file/\reg_file_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.189/*         0.066/*         register_file/\reg_file_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.189/*         0.053/*         async_fifo/dut2/\fifo_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.189/*         0.053/*         async_fifo/dut2/\fifo_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.189/*         0.052/*         async_fifo/dut2/\fifo_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.189/*         0.053/*         register_file/\reg_file_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.189/*         0.052/*         async_fifo/dut2/\fifo_reg[4][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.726    0.189/*         0.052/*         uart_RX/dut0/\sampled_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.189/*         0.053/*         async_fifo/dut2/\fifo_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.189/*         0.052/*         register_file/\reg_file_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.189/*         0.053/*         register_file/\reg_file_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.189/*         0.054/*         register_file/\reg_file_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.189/*         0.054/*         register_file/\reg_file_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.189/*         0.054/*         register_file/\reg_file_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.189/*         0.052/*         register_file/\reg_file_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.189/*         0.053/*         register_file/\reg_file_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.189/*         0.052/*         async_fifo/dut2/\fifo_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.189/*         0.053/*         register_file/\reg_file_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.190/*         0.053/*         async_fifo/dut2/\fifo_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.190/*         0.052/*         register_file/\reg_file_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.190/*         0.053/*         register_file/\reg_file_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.190/*         0.053/*         register_file/\reg_file_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.190/*         0.052/*         async_fifo/dut2/\fifo_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.190/*         0.053/*         async_fifo/dut2/\fifo_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    0.190/*         0.054/*         register_file/\reg_file_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.190/*         0.052/*         async_fifo/dut2/\fifo_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.190/*         0.052/*         async_fifo/dut2/\fifo_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.190/*         0.053/*         register_file/\reg_file_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.190/*         0.052/*         async_fifo/dut2/\fifo_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.190/*         0.052/*         register_file/\reg_file_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.190/*         0.052/*         async_fifo/dut2/\fifo_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.191/*         0.052/*         async_fifo/dut2/\fifo_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.191/*         0.065/*         register_file/\reg_file_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.191/*         0.034/*         register_file/\reg_file_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.191/*         0.052/*         async_fifo/dut2/\fifo_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.191/*         0.066/*         tx_div/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.191/*         0.052/*         async_fifo/dut2/\fifo_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.191/*         0.053/*         async_fifo/dut2/\fifo_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.191/*         0.053/*         async_fifo/dut2/\fifo_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    */0.191         */0.112         uart_RX/dut1/\data_bit_counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.191/*         0.053/*         async_fifo/dut2/\fifo_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.191/*         0.052/*         async_fifo/dut2/\fifo_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.191/*         0.054/*         register_file/\reg_file_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.191/*         0.052/*         register_file/\reg_file_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.191/*         0.053/*         register_file/\reg_file_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.191/*         0.066/*         uart_RX/dut2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.192/*         0.054/*         register_file/\reg_file_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.192/*         0.052/*         async_fifo/dut2/\fifo_reg[5][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.411    0.192/*         0.052/*         alu/\alu_out_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.192/*         0.055/*         register_file/\reg_file_reg[15][3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.720    */0.192         */0.086         UART_tx/uut0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.192/*         0.054/*         register_file/\reg_file_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.192/*         0.054/*         register_file/\reg_file_reg[12][4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.412    0.192/*         0.052/*         alu/\alu_out_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.192/*         0.054/*         register_file/\reg_file_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.192/*         0.055/*         register_file/\reg_file_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.193/*         0.066/*         async_fifo/dut1/\w_address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    0.193/*         0.054/*         register_file/\reg_file_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.193/*         0.061/*         register_file/\reg_file_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.193/*         0.054/*         register_file/\reg_file_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.193/*         0.061/*         register_file/\reg_file_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.193/*         0.052/*         register_file/\reg_file_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.193/*         0.055/*         register_file/\reg_file_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.193/*         0.055/*         register_file/\reg_file_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.193/*         0.053/*         register_file/\reg_file_reg[8][7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.411    0.193/*         0.052/*         alu/\alu_out_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.194/*         0.053/*         register_file/\reg_file_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.194/*         0.055/*         register_file/\reg_file_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.194/*         0.052/*         register_file/\rddata_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.194/*         0.052/*         register_file/\reg_file_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.194/*         0.053/*         async_fifo/dut2/\fifo_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.194/*         0.055/*         register_file/\reg_file_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.194/*         0.052/*         async_fifo/dut2/\fifo_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.194/*         0.052/*         register_file/\rddata_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.194/*         0.053/*         register_file/\reg_file_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.194/*         0.052/*         register_file/\reg_file_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.194/*         0.052/*         register_file/\rddata_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.194/*         0.053/*         async_fifo/dut2/\fifo_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.195/*         0.052/*         register_file/\reg_file_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.195/*         0.060/*         uart_RX/dut3/\p_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.195/*         0.052/*         register_file/\reg_file_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.195/*         0.052/*         async_fifo/dut2/\fifo_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.195/*         0.053/*         register_file/\reg_file_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.195/*         0.051/*         register_file/\reg_file_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.195/*         0.053/*         register_file/\reg_file_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.195/*         0.053/*         async_fifo/dut2/\fifo_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.195/*         0.053/*         register_file/\reg_file_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.195/*         0.052/*         register_file/\reg_file_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.195/*         0.054/*         register_file/\reg_file_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.195/*         0.054/*         register_file/\reg_file_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.195/*         0.052/*         register_file/\reg_file_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.196/*         0.055/*         register_file/\reg_file_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.196/*         0.052/*         register_file/rddata_valid_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.196/*         0.052/*         register_file/\reg_file_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.196/*         0.054/*         register_file/\reg_file_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.196/*         0.054/*         register_file/\reg_file_reg[10][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.724    0.196/*         0.054/*         uart_RX/dut0/\sampled_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.196/*         0.054/*         register_file/\reg_file_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.196/*         0.053/*         register_file/\reg_file_reg[10][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.412    0.197/*         0.052/*         alu/\alu_out_reg[13] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.723    0.197/*         0.054/*         uart_RX/dut3/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.197/*         0.053/*         register_file/\reg_file_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.197/*         0.062/*         register_file/\reg_file_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.197/*         0.052/*         register_file/\rddata_reg[5] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.411    0.197/*         0.053/*         alu/\alu_out_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.197/*         0.053/*         async_fifo/dut2/\fifo_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.198/*         0.052/*         register_file/\reg_file_reg[6][3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.719    0.198/*         0.054/*         uart_RX/dut3/\p_data_reg[4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.411    0.198/*         0.052/*         alu/\alu_out_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.198/*         0.053/*         register_file/\reg_file_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.198/*         0.055/*         register_file/\reg_file_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.198/*         0.055/*         register_file/\rddata_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.198/*         0.055/*         register_file/\reg_file_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.198/*         0.061/*         uart_RX/dut3/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.199/*         0.054/*         register_file/\reg_file_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.199/*         0.056/*         register_file/\reg_file_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.199/*         0.055/*         register_file/\reg_file_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.200/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.723    0.200/*         0.056/*         uart_RX/dut0/\sampled_data_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.410    0.200/*         0.052/*         alu/\alu_out_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.200/*         0.060/*         uart_RX/dut3/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.200/*         0.052/*         register_file/\reg_file_reg[8][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.410    0.200/*         0.053/*         alu/\alu_out_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.200/*         0.054/*         register_file/\reg_file_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.201/*         0.052/*         async_fifo/dut1/\w_address_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.201/*         0.055/*         register_file/\reg_file_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    */0.201         */0.084         data_sync/dut1/\enable_sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.201/*         0.054/*         register_file/\reg_file_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.201/*         0.054/*         register_file/\reg_file_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.201/*         0.061/*         uart_RX/dut3/\p_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.201/*         0.067/*         register_file/\reg_file_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.202/*         0.052/*         register_file/\rddata_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.202/*         0.055/*         register_file/\reg_file_reg[14][4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.411    0.203/*         0.052/*         alu/\alu_out_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.203/*         0.053/*         register_file/\reg_file_reg[11][4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.724    */0.203         */0.084         UART_tx/uut0/\current_state_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.753    0.203/*         0.058/*         UART_tx/uut1/\counter_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.720    0.203/*         0.055/*         uart_RX/dut3/\p_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.204/*         0.054/*         register_file/\reg_file_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    */0.204         */0.086         data_sync/dut2/out_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.724    0.204/*         0.052/*         uart_RX/dut3/\p_data_reg[7] /D    1
@(R)->SCAN_CLK(R)	0.724    0.204/*         0.071/*         uart_clk_rst_sync/\syn_rst_reg_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.204/*         0.056/*         register_file/\reg_file_reg[13][1] /D    1
@(R)->SCAN_CLK(R)	0.724    0.204/*         0.071/*         uart_clk_rst_sync/\syn_rst_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.205/*         0.055/*         sys_ctrl/\address_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.205/*         0.052/*         async_fifo/dut1/\wr_ptr_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.411    0.206/*         0.052/*         alu/\alu_out_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.206/*         0.061/*         uart_RX/dut3/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.305    0.206/*         0.059/*         rx_div/clk_reg_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.206/*         0.056/*         register_file/\reg_file_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.206/*         0.061/*         uart_RX/dut3/\p_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.207/*         0.035/*         register_file/\reg_file_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.207/*         0.055/*         register_file/\reg_file_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.207/*         0.055/*         register_file/\reg_file_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.207/*         0.063/*         async_fifo/dut3/\rd_address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.207/*         0.068/*         sys_ctrl/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.208/*         0.062/*         uart_RX/dut0/\sampled_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.208/*         0.052/*         register_file/\rddata_reg[7] /D    1
@(R)->SCAN_CLK(R)	0.720    0.208/*         0.075/*         uart_clk_rst_sync/\syn_rst_reg_reg[1] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.408    0.209/*         0.053/*         alu/\alu_out_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.719    0.209/*         0.055/*         uart_RX/dut3/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.209/*         0.036/*         register_file/\reg_file_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.209/*         0.054/*         register_file/\reg_file_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.209/*         0.052/*         async_fifo/dut2/\fifo_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.210/*         0.068/*         register_file/\reg_file_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.210/*         0.066/*         uart_RX/dut4/parity_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.210/*         0.054/*         register_file/\reg_file_reg[9][3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.721    0.211/*         0.055/*         uart_RX/dut3/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.211/*         0.062/*         register_file/\reg_file_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.211/*         0.053/*         register_file/\rddata_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.211/*         0.055/*         register_file/\reg_file_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.211/*         0.035/*         register_file/\reg_file_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.212/*         0.062/*         register_file/\reg_file_reg[8][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.406    0.212/*         0.056/*         alu/\alu_out_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.213/*         0.034/*         register_file/\reg_file_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.213/*         0.052/*         rx_div/\counter_reg[4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.718    0.213/*         0.056/*         uart_RX/dut3/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.214/*         0.052/*         rx_div/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.215/*         0.034/*         register_file/\reg_file_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.215/*         0.040/*         register_file/\reg_file_reg[0][7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.407    0.215/*         0.056/*         alu/\alu_out_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.411    0.215/*         0.052/*         alu/\alu_out_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    */0.216         */0.094         sys_ctrl/\address_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.728    0.216/*         0.052/*         uart_RX/dut1/\data_bit_counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.216/*         0.052/*         rx_div/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.217/*         0.052/*         rx_div/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.218/*         0.052/*         async_fifo/dut1/\wr_ptr_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.756    0.218/*         0.052/*         UART_tx/uut0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.218/*         0.052/*         async_fifo/dut1/\wr_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.295    0.219/*         0.060/*         tx_div/clk_reg_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.408    0.221/*         0.055/*         alu/\alu_out_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.222/*         0.055/*         register_file/\reg_file_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    */0.222         */0.082         async_fifo/dut1/\w_address_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.223/*         0.052/*         async_fifo/dut1/\wr_ptr_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.718    */0.224         */0.085         q1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.225/*         0.040/*         register_file/\reg_file_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.225/*         0.053/*         async_fifo/dut1/\wr_ptr_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.225/*         0.052/*         rx_div/\counter_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.688    */0.226         */0.086         uart_RX/dut2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.227/*         0.052/*         rx_div/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    */0.227         */0.038         register_file/\reg_file_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.229/*         0.060/*         uart_RX/dut1/\edge_counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.230/*         0.067/*         sys_ctrl/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.231/*         0.067/*         data_sync/dut2/q_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.232/*         0.052/*         async_fifo/dut1/\w_address_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.233/*         0.052/*         rx_div/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.235/*         0.052/*         register_file/\reg_file_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.235/*         0.061/*         UART_tx/uut0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.239/*         0.066/*         uart_RX/dut0/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.240/*         0.042/*         register_file/\reg_file_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.241/*         0.052/*         register_file/\reg_file_reg[3][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.406    0.241/*         0.057/*         alu/\alu_out_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.241/*         0.047/*         register_file/\reg_file_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.241/*         0.052/*         tx_div/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.242/*         0.052/*         register_file/\reg_file_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.242/*         0.067/*         register_file/\reg_file_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.243/*         0.062/*         pulse_gen/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.243/*         0.052/*         tx_div/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.244/*         0.052/*         tx_div/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.244/*         0.039/*         register_file/\reg_file_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    */0.244         */0.115         uart_RX/dut3/\p_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.244/*         0.052/*         tx_div/\counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.896    0.244/*         -0.076/*        register_file/\reg_file_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.245/*         0.052/*         async_fifo/dut1/\w_address_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.247/*         0.064/*         register_file/\reg_file_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.247/*         0.048/*         register_file/\reg_file_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.249/*         0.042/*         register_file/\reg_file_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.249/*         0.066/*         register_file/\reg_file_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.249/*         0.053/*         async_fifo/dut5/\q1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.252/*         0.066/*         register_file/\reg_file_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.253/*         0.064/*         register_file/\reg_file_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.253/*         0.052/*         tx_div/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.254/*         0.055/*         register_file/\reg_file_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.255/*         0.052/*         rx_div/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.255/*         0.066/*         register_file/\reg_file_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.256/*         0.066/*         register_file/\reg_file_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.257/*         0.055/*         register_file/\reg_file_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.257/*         0.063/*         uart_RX/dut2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.259/*         0.055/*         register_file/\reg_file_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.259/*         0.052/*         tx_div/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.261/*         0.053/*         async_fifo/dut5/\q1_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.756    0.261/*         0.054/*         async_fifo/dut3/\rd_address_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.262/*         0.057/*         register_file/\reg_file_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.265/*         0.052/*         tx_div/\counter_reg[5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.747    0.266/*         0.057/*         pulse_gen/q_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.725    0.267/*         0.054/*         uart_RX/dut1/\edge_counter_reg[4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.726    0.268/*         0.053/*         uart_RX/dut1/\edge_counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.270/*         0.053/*         async_fifo/dut5/\q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.270/*         0.053/*         async_fifo/dut5/\q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.273/*         0.066/*         register_file/\reg_file_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.274/*         0.054/*         async_fifo/dut5/\q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.274/*         0.062/*         async_fifo/dut3/\rd_address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.276/*         0.056/*         register_file/\reg_file_reg[3][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.725    0.277/*         0.054/*         uart_RX/dut1/\edge_counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.280/*         0.055/*         sys_ctrl/\current_state_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.725    0.280/*         0.054/*         uart_RX/dut1/\edge_counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.282/*         0.054/*         tx_div/\counter_reg[6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.726    0.283/*         0.054/*         uart_RX/dut1/\edge_counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.285/*         0.055/*         register_file/\reg_file_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.292/*         0.061/*         async_fifo/dut3/\rd_address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.293/*         0.066/*         sys_ctrl/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.294/*         0.061/*         async_fifo/dut3/\rd_address_reg[1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.725    0.298/*         0.054/*         uart_RX/dut1/\edge_counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.298/*         0.054/*         sys_ctrl/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.300/*         0.055/*         register_file/\reg_file_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.301/*         0.053/*         register_file/\reg_file_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.303/*         0.055/*         register_file/\reg_file_reg[2][4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.726    0.311/*         0.052/*         uart_RX/dut2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.311/*         0.055/*         register_file/\reg_file_reg[2][6] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.758    0.316/*         0.052/*         async_fifo/dut3/\rd_address_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.318/*         0.049/*         register_file/\reg_file_reg[2][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.469    0.318/*         0.055/*         sys_ctrl/\current_state_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.680    */0.322         */0.097         uart_RX/dut4/parity_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.328/*         0.055/*         sys_ctrl/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.713    0.331/*         0.053/*         register_file/\reg_file_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.342/*         0.040/*         register_file/\reg_file_reg[0][3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.754    0.343/*         0.054/*         async_fifo/dut3/\rd_address_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.344/*         0.062/*         register_file/\reg_file_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.349/*         0.061/*         uart_clk_rst_sync/\syn_rst_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    0.354/*         0.054/*         register_file/\reg_file_reg[0][2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.758    0.370/*         0.052/*         async_fifo/dut3/\rd_address_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    */0.371         */0.145         async_fifo/dut3/\rd_ptr_reg[0] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.435    0.380/*         0.055/*         async_fifo/dut2/\fifo_reg[15][2] /D    1
@(R)->SCAN_CLK(R)	0.763    0.380/*         0.059/*         register_file/\reg_file_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.380/*         0.059/*         register_file/\reg_file_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.381/*         0.059/*         register_file/\reg_file_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.381/*         0.059/*         register_file/\reg_file_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.382/*         0.059/*         register_file/\reg_file_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.383/*         0.059/*         register_file/\reg_file_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.383/*         0.059/*         register_file/\reg_file_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.383/*         0.059/*         register_file/\reg_file_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.383/*         0.059/*         register_file/\reg_file_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.383/*         0.059/*         register_file/\reg_file_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.384/*         0.059/*         register_file/\reg_file_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.384/*         0.059/*         register_file/\reg_file_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.386/*         0.059/*         register_file/\reg_file_reg[13][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.388/*         0.048/*         register_file/\reg_file_reg[2][7] /D    1
@(R)->SCAN_CLK(R)	0.756    0.388/*         0.059/*         register_file/\reg_file_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.389/*         0.059/*         sys_ctrl/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.390/*         0.060/*         register_file/\reg_file_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.391/*         0.067/*         sys_ctrl/\address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.391/*         0.059/*         register_file/\reg_file_reg[15][4] /RN    1
ALU_CLK(R)->REF_CLK(R)	0.427    0.402/*         0.055/*         async_fifo/dut2/\fifo_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.403/*         0.067/*         sys_ctrl/\address_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.683    0.432/*         0.061/*         uart_RX/dut3/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.433/*         0.061/*         uart_RX/dut0/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.685    0.434/*         0.061/*         uart_RX/dut2/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.435/*         0.061/*         uart_RX/dut0/\sampled_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.436/*         0.061/*         uart_RX/dut0/\sampled_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.436/*         0.061/*         uart_RX/dut1/\edge_counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.436/*         0.061/*         uart_RX/dut1/\edge_counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.436/*         0.069/*         uart_RX/dut6/stop_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.685    0.436/*         0.061/*         uart_RX/dut1/\data_bit_counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.436/*         0.061/*         uart_RX/dut1/\edge_counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.436/*         0.061/*         uart_RX/dut1/\edge_counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.437/*         0.061/*         uart_RX/dut1/\edge_counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.437/*         0.061/*         uart_RX/dut1/\edge_counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.437/*         0.061/*         uart_RX/dut0/\sampled_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.437/*         0.061/*         uart_RX/dut3/\p_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.439/*         0.061/*         uart_RX/dut2/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.440/*         0.061/*         uart_RX/dut3/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.440/*         0.061/*         uart_RX/dut2/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.440/*         0.061/*         uart_RX/dut3/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.440/*         0.061/*         uart_RX/dut1/\data_bit_counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.440/*         0.061/*         uart_RX/dut3/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.440/*         0.061/*         uart_RX/dut3/\p_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.441/*         0.069/*         uart_RX/dut4/parity_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.680    0.442/*         0.061/*         uart_RX/dut1/\data_bit_counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.444/*         0.061/*         uart_RX/dut3/\p_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.445/*         0.061/*         uart_RX/dut3/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.459/*         0.060/*         q1_reg/RN    1
@(R)->SCAN_CLK(R)	0.669    0.463/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.464/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.464/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.466/*         0.060/*         pulse_gen/q_reg/RN    1
@(R)->SCAN_CLK(R)	0.669    0.467/*         0.060/*         pulse_gen/out_reg/RN    1
@(R)->SCAN_CLK(R)	0.672    0.467/*         0.060/*         UART_tx/uut0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.467/*         0.060/*         UART_tx/uut0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.468/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.469/*         0.060/*         async_fifo/dut3/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.469/*         0.068/*         q2_reg/RN    1
@(R)->SCAN_CLK(R)	0.674    0.470/*         0.060/*         async_fifo/dut5/\q2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.472/*         0.060/*         async_fifo/dut5/\q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.472/*         0.060/*         async_fifo/dut5/\q2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.472/*         0.060/*         async_fifo/dut5/\q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.473/*         0.060/*         async_fifo/dut5/\q1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.473/*         0.060/*         async_fifo/dut5/\q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.473/*         0.060/*         async_fifo/dut5/\q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.473/*         0.060/*         async_fifo/dut5/\q2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.473/*         0.060/*         async_fifo/dut5/\q2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.473/*         0.060/*         async_fifo/dut5/\q2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.474/*         0.060/*         async_fifo/dut3/\rd_address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.475/*         0.061/*         async_fifo/dut3/\rd_address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.475/*         0.060/*         async_fifo/dut3/\rd_address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.476/*         0.060/*         UART_tx/uut2/parity_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.677    0.477/*         0.060/*         async_fifo/dut3/\rd_address_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.477/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.477/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.477/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.478/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.478/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.478/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.478/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.478/*         0.060/*         UART_tx/uut1/\parallel_data_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.478/*         0.060/*         UART_tx/uut1/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.478/*         0.060/*         UART_tx/uut0/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.479/*         0.057/*         register_file/\reg_file_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    */0.483         */0.083         register_file/\reg_file_reg[12][5] /D    1
@(R)->SCAN_CLK(R)	0.670    0.486/*         0.067/*         UART_tx/uut1/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.486/*         0.067/*         UART_tx/uut1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.295    0.494/*         0.068/*         rx_div/clk_reg_reg/RN    1
@(R)->SCAN_CLK(R)	0.287    0.499/*         0.068/*         tx_div/clk_reg_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.291    */0.526         */-0.047        clock_gating_cell/dut0/E    1
REF_CLK(R)->ALU_CLK(R)	0.409    0.531/*         0.054/*         alu/out_valid_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.296    0.612/*         0.067/*         rx_div/clk_reg_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.282    0.785/*         0.074/*         tx_div/clk_reg_reg/SI    1
@(R)->SCAN_CLK(R)	0.880    0.919/*         -0.071/*        register_file/\reg_file_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.897    0.938/*         -0.075/*        register_file/\reg_file_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.834    0.966/*         -0.068/*        register_file/\reg_file_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.845    1.001/*         -0.076/*        register_file/\reg_file_reg[3][5] /SN    1
@(R)->SCAN_CLK(R)	0.752    1.039/*         0.060/*         register_file/\rddata_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.753    1.049/*         0.060/*         register_file/\reg_file_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.749    1.049/*         0.060/*         register_file/\reg_file_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.752    1.049/*         0.060/*         sys_ctrl/\address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.751    1.050/*         0.060/*         register_file/\reg_file_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.749    1.056/*         0.060/*         register_file/\reg_file_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.744    1.058/*         0.068/*         sys_ctrl/\address_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.744    1.058/*         0.068/*         sys_ctrl/\address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.749    1.062/*         0.060/*         register_file/\reg_file_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.748    1.067/*         0.060/*         register_file/\reg_file_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.749    1.067/*         0.060/*         register_file/\reg_file_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.749    1.067/*         0.060/*         register_file/\reg_file_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.761    1.068/*         0.059/*         register_file/\reg_file_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.750    1.069/*         0.060/*         register_file/\reg_file_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.754    1.072/*         0.060/*         register_file/\reg_file_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.749    1.072/*         0.060/*         register_file/\reg_file_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.752    1.074/*         0.060/*         register_file/\reg_file_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.757    1.075/*         0.060/*         register_file/\reg_file_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.746    1.075/*         0.060/*         register_file/\reg_file_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.764    1.075/*         0.060/*         data_sync/dut3/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.764    1.077/*         0.060/*         data_sync/dut3/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.764    1.079/*         0.060/*         data_sync/dut3/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.765    1.080/*         0.060/*         data_sync/dut3/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.765    1.081/*         0.060/*         data_sync/dut3/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.752    1.081/*         0.059/*         register_file/\reg_file_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.753    1.081/*         0.060/*         register_file/\reg_file_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.081/*         0.060/*         async_fifo/dut4/\q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.765    1.081/*         0.060/*         data_sync/dut3/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.082/*         0.060/*         async_fifo/dut4/\q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.082/*         0.060/*         async_fifo/dut4/\q1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.082/*         0.060/*         data_sync/dut1/\enable_sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.083/*         0.060/*         async_fifo/dut4/\q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.083/*         0.060/*         data_sync/dut1/\enable_sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.083/*         0.060/*         data_sync/dut2/q_reg/RN    1
@(R)->SCAN_CLK(R)	0.766    1.083/*         0.060/*         data_sync/dut2/out_reg/RN    1
@(R)->SCAN_CLK(R)	0.766    1.083/*         0.060/*         data_sync/dut3/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.084/*         0.060/*         async_fifo/dut4/\q2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.085/*         0.060/*         async_fifo/dut4/\q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.085/*         0.060/*         async_fifo/dut4/\q2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.087/*         0.060/*         async_fifo/dut4/\q2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.087/*         0.060/*         async_fifo/dut4/\q2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.704    1.087/*         0.060/*         register_file/\rddata_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.701    1.088/*         0.059/*         async_fifo/dut2/\fifo_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.754    1.089/*         0.060/*         data_sync/dut3/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.754    1.090/*         0.060/*         sys_ctrl/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.754    1.090/*         0.060/*         sys_ctrl/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.754    1.090/*         0.060/*         sys_ctrl/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.703    1.092/*         0.061/*         register_file/\reg_file_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.753    1.093/*         0.058/*         register_file/\reg_file_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.705    1.093/*         0.060/*         register_file/\rddata_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.706    1.094/*         0.060/*         register_file/\reg_file_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.701    1.094/*         0.059/*         async_fifo/dut2/\fifo_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.704    1.095/*         0.059/*         async_fifo/dut2/\fifo_reg[7][4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.535    1.095/*         -0.073/*        alu/\alu_out_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.704    1.095/*         0.060/*         register_file/\rddata_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.535    1.096/*         -0.072/*        alu/\alu_out_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.705    1.096/*         0.060/*         register_file/\rddata_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.535    1.096/*         -0.072/*        alu/\alu_out_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.704    1.097/*         0.060/*         register_file/\rddata_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.704    1.097/*         0.059/*         async_fifo/dut2/\fifo_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.704    1.098/*         0.060/*         register_file/\rddata_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.703    1.098/*         0.060/*         register_file/\rddata_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.701    1.098/*         0.058/*         async_fifo/dut2/\fifo_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.702    1.099/*         0.060/*         register_file/rddata_valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.706    1.099/*         0.058/*         async_fifo/dut2/\fifo_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.698    1.100/*         0.059/*         async_fifo/dut2/\fifo_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.709    1.100/*         0.058/*         async_fifo/dut2/\fifo_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.713    1.100/*         0.058/*         async_fifo/dut2/\fifo_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.710    1.101/*         0.058/*         async_fifo/dut2/\fifo_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.697    1.102/*         0.059/*         async_fifo/dut2/\fifo_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.718    1.103/*         0.058/*         async_fifo/dut2/\fifo_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.718    1.104/*         0.058/*         async_fifo/dut2/\fifo_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.714    1.104/*         0.058/*         async_fifo/dut1/\w_address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.105/*         0.058/*         async_fifo/dut1/\w_address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.107/*         0.058/*         async_fifo/dut1/\w_address_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.714    1.107/*         0.058/*         async_fifo/dut2/\fifo_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.714    1.107/*         0.058/*         async_fifo/dut2/\fifo_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.714    1.110/*         0.058/*         async_fifo/dut2/\fifo_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.713    1.111/*         0.058/*         async_fifo/dut2/\fifo_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.718    1.111/*         0.058/*         async_fifo/dut2/\fifo_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.113/*         0.058/*         async_fifo/dut2/\fifo_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.115/*         0.058/*         async_fifo/dut2/\fifo_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.115/*         0.058/*         async_fifo/dut2/\fifo_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.116/*         0.058/*         async_fifo/dut2/\fifo_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.718    1.117/*         0.057/*         async_fifo/dut2/\fifo_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.117/*         0.058/*         async_fifo/dut2/\fifo_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.118/*         0.058/*         async_fifo/dut2/\fifo_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.119/*         0.057/*         async_fifo/dut2/\fifo_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.120/*         0.058/*         async_fifo/dut2/\fifo_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.713    1.121/*         0.058/*         async_fifo/dut2/\fifo_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.121/*         0.058/*         async_fifo/dut2/\fifo_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.122/*         0.057/*         async_fifo/dut2/\fifo_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.718    1.123/*         0.057/*         async_fifo/dut2/\fifo_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.711    1.123/*         0.058/*         async_fifo/dut2/\fifo_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.729    1.123/*         0.057/*         register_file/\reg_file_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.124/*         0.058/*         async_fifo/dut2/\fifo_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.124/*         0.057/*         async_fifo/dut2/\fifo_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.125/*         0.058/*         async_fifo/dut2/\fifo_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.708    1.125/*         0.058/*         async_fifo/dut2/\fifo_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.714    1.126/*         0.057/*         async_fifo/dut2/\fifo_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.126/*         0.057/*         async_fifo/dut2/\fifo_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.126/*         0.057/*         async_fifo/dut2/\fifo_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.736    1.127/*         0.057/*         register_file/\reg_file_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.713    1.127/*         0.057/*         async_fifo/dut2/\fifo_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.127/*         0.058/*         async_fifo/dut2/\fifo_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.706    1.128/*         0.058/*         async_fifo/dut2/\fifo_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.706    1.128/*         0.058/*         async_fifo/dut2/\fifo_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.128/*         0.056/*         register_file/\reg_file_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.128/*         0.056/*         register_file/\reg_file_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.734    1.129/*         0.057/*         register_file/\reg_file_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.704    1.129/*         0.058/*         async_fifo/dut2/\fifo_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.129/*         0.058/*         async_fifo/dut2/\fifo_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.714    1.130/*         0.057/*         async_fifo/dut2/\fifo_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.130/*         0.056/*         register_file/\reg_file_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.733    1.130/*         0.057/*         register_file/\reg_file_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.131/*         0.058/*         async_fifo/dut2/\fifo_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.701    1.131/*         0.058/*         async_fifo/dut2/\fifo_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.131/*         0.057/*         async_fifo/dut2/\fifo_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.131/*         0.057/*         async_fifo/dut2/\fifo_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.131/*         0.057/*         async_fifo/dut2/\fifo_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.702    1.132/*         0.058/*         async_fifo/dut2/\fifo_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.132/*         0.056/*         register_file/\reg_file_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.721    1.132/*         0.057/*         async_fifo/dut2/\fifo_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.701    1.132/*         0.058/*         async_fifo/dut2/\fifo_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.132/*         0.058/*         async_fifo/dut2/\fifo_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.133/*         0.057/*         async_fifo/dut2/\fifo_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.698    1.133/*         0.058/*         async_fifo/dut2/\fifo_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.133/*         0.058/*         async_fifo/dut2/\fifo_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.134/*         0.056/*         register_file/\reg_file_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.721    1.134/*         0.058/*         async_fifo/dut2/\fifo_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.134/*         0.057/*         async_fifo/dut2/\fifo_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.721    1.134/*         0.058/*         async_fifo/dut2/\fifo_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.134/*         0.056/*         register_file/\reg_file_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.134/*         0.057/*         async_fifo/dut2/\fifo_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.134/*         0.056/*         register_file/\reg_file_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.135/*         0.058/*         async_fifo/dut2/\fifo_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.135/*         0.056/*         register_file/\reg_file_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.721    1.135/*         0.058/*         async_fifo/dut2/\fifo_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.135/*         0.057/*         async_fifo/dut2/\fifo_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.135/*         0.057/*         async_fifo/dut2/\fifo_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.135/*         0.058/*         async_fifo/dut2/\fifo_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.136/*         0.056/*         register_file/\reg_file_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.136/*         0.056/*         register_file/\reg_file_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.723    1.137/*         0.058/*         async_fifo/dut2/\fifo_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.137/*         0.056/*         register_file/\reg_file_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.137/*         0.056/*         register_file/\reg_file_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.719    1.137/*         0.057/*         async_fifo/dut2/\fifo_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.726    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.138/*         0.056/*         register_file/\reg_file_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.726    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.726    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.726    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.723    1.138/*         0.058/*         async_fifo/dut2/\fifo_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.726    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.726    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.726    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.721    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.138/*         0.057/*         async_fifo/dut2/\fifo_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.139/*         0.059/*         async_fifo/dut4/\q2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.721    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.725    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.723    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.139/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.721    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.719    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.723    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.713    1.139/*         0.056/*         register_file/\reg_file_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.139/*         0.057/*         async_fifo/dut2/\fifo_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.140/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.723    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.140/*         0.056/*         register_file/\reg_file_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.140/*         0.056/*         register_file/\reg_file_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.718    1.140/*         0.059/*         async_fifo/dut2/\fifo_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.140/*         0.056/*         register_file/\reg_file_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.140/*         0.056/*         register_file/\reg_file_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.713    1.140/*         0.056/*         register_file/\reg_file_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.140/*         0.058/*         async_fifo/dut2/\fifo_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.140/*         0.059/*         async_fifo/dut2/\fifo_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.140/*         0.057/*         async_fifo/dut2/\fifo_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.141/*         0.056/*         register_file/\reg_file_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.141/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.724    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.141/*         0.059/*         async_fifo/dut2/\fifo_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.141/*         0.059/*         async_fifo/dut2/\fifo_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.723    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.720    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.721    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.721    1.141/*         0.057/*         async_fifo/dut2/\fifo_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.712    1.142/*         0.056/*         register_file/\reg_file_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.142/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.142/*         0.059/*         async_fifo/dut1/\wr_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.722    1.142/*         0.057/*         async_fifo/dut2/\fifo_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.714    1.142/*         0.056/*         register_file/\reg_file_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.719    1.143/*         0.057/*         async_fifo/dut2/\fifo_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.719    1.143/*         0.057/*         async_fifo/dut2/\fifo_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.143/*         0.056/*         register_file/\reg_file_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.143/*         0.056/*         register_file/\reg_file_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.143/*         0.059/*         async_fifo/dut1/\w_address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.143/*         0.056/*         register_file/\reg_file_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.143/*         0.056/*         register_file/\reg_file_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.143/*         0.056/*         register_file/\reg_file_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.143/*         0.056/*         register_file/\reg_file_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.714    1.144/*         0.056/*         register_file/\reg_file_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.144/*         0.056/*         register_file/\reg_file_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.144/*         0.056/*         register_file/\reg_file_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.144/*         0.056/*         register_file/\reg_file_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.144/*         0.056/*         register_file/\reg_file_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.715    1.144/*         0.056/*         register_file/\reg_file_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.144/*         0.056/*         register_file/\reg_file_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.144/*         0.056/*         register_file/\reg_file_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.147/*         0.056/*         register_file/\reg_file_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.717    1.147/*         0.056/*         register_file/\reg_file_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.709    1.150/*         0.056/*         register_file/\reg_file_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.704    1.160/*         0.056/*         register_file/\reg_file_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.701    1.162/*         0.056/*         register_file/\reg_file_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.694    1.169/*         0.056/*         register_file/\reg_file_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.694    1.169/*         0.056/*         register_file/\reg_file_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.691    1.173/*         0.056/*         register_file/\reg_file_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.688    1.175/*         0.057/*         register_file/\reg_file_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.683    1.181/*         0.057/*         register_file/\reg_file_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.185/*         0.058/*         register_file/\reg_file_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.188/*         0.058/*         register_file/\reg_file_reg[11][4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.401    1.211/*         0.062/*         alu/out_valid_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.401    1.218/*         0.061/*         alu/\alu_out_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.397    1.218/*         0.065/*         alu/\alu_out_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.401    1.222/*         0.061/*         alu/\alu_out_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.400    1.234/*         0.061/*         alu/\alu_out_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.403    1.235/*         0.061/*         alu/\alu_out_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.403    1.236/*         0.061/*         alu/\alu_out_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.403    1.237/*         0.061/*         alu/\alu_out_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.402    1.241/*         0.060/*         alu/\alu_out_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.402    1.241/*         0.060/*         alu/\alu_out_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.403    1.242/*         0.060/*         alu/\alu_out_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.403    1.255/*         0.060/*         alu/\alu_out_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.403    1.256/*         0.060/*         alu/\alu_out_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.403    1.260/*         0.060/*         alu/\alu_out_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.870    1.310/*         -0.070/*        register_file/\reg_file_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.870    1.313/*         -0.077/*        register_file/\reg_file_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.870    1.313/*         -0.077/*        register_file/\reg_file_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.863    1.319/*         -0.070/*        register_file/\reg_file_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.862    1.321/*         -0.070/*        register_file/\reg_file_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.841    1.342/*         -0.075/*        register_file/\reg_file_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.833    1.348/*         -0.067/*        register_file/\reg_file_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.833    1.349/*         -0.067/*        register_file/\reg_file_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.833    1.350/*         -0.067/*        register_file/\reg_file_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.808    1.372/*         -0.072/*        register_file/\reg_file_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.809    1.375/*         -0.072/*        register_file/\reg_file_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.748    1.433/*         0.061/*         register_file/\reg_file_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.738    1.440/*         0.061/*         register_file/\reg_file_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.735    1.443/*         0.061/*         register_file/\reg_file_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.446/*         0.060/*         register_file/\reg_file_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.448/*         0.060/*         register_file/\reg_file_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.731    1.448/*         0.060/*         register_file/\reg_file_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.731    1.449/*         0.060/*         register_file/\reg_file_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.731    1.449/*         0.060/*         register_file/\reg_file_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.731    1.449/*         0.060/*         register_file/\reg_file_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.731    1.449/*         0.060/*         register_file/\reg_file_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.450/*         0.060/*         register_file/\reg_file_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.450/*         0.060/*         register_file/\reg_file_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.451/*         0.060/*         register_file/\reg_file_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.451/*         0.060/*         register_file/\reg_file_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.451/*         0.060/*         register_file/\reg_file_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.452/*         0.060/*         register_file/\reg_file_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.710    1.469/*         0.059/*         register_file/\reg_file_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.706    1.476/*         0.060/*         register_file/\reg_file_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.504/*         0.062/*         register_file/\reg_file_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.504/*         0.062/*         register_file/\reg_file_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.505/*         0.062/*         register_file/\reg_file_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.505/*         0.061/*         register_file/\reg_file_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.505/*         0.062/*         register_file/\reg_file_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.506/*         0.062/*         register_file/\reg_file_reg[8][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    19.278/*        0.063/*         register_file/\reg_file_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    19.281/*        0.063/*         register_file/\reg_file_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    19.338/*        0.063/*         async_fifo/dut2/\fifo_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    19.340/*        0.063/*         async_fifo/dut2/\fifo_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    19.358/*        0.061/*         UART_tx/uut0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.952        */20.000        SO[4]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.961        */20.000        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.966        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */21.019        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  21.102/*        20.000/*        SO[0]    1
UART_RX_CLK(R)->UART_TX_CLK(R)	-53.584  */54.728        */54.200        start_glitch    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-53.584  54.827/*        54.200/*        tx_out    1
UART_RX_CLK(R)->UART_TX_CLK(R)	-53.584  54.831/*        54.200/*        parity_error    1
UART_RX_CLK(R)->UART_TX_CLK(R)	-53.584  54.955/*        54.200/*        stop_error    1
