// Seed: 1471026852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  assign module_1.id_2 = 0;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_9 = id_6;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1
    , id_10,
    input  wand id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  tri  id_5,
    input  tri0 id_6,
    output tri  id_7,
    output tri  id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11
  );
endmodule
