<?xml version="1.0" encoding="UTF-8"?>
<!--
    This file is protected by Copyright.
    Please refer to the COPYRIGHT file distributed with this source distribution.

    This file is part of REDHAWK IDE.

    All rights reserved.  This program and the accompanying materials are made available under
    the terms of the Eclipse Public License v1.0 which accompanies this distribution, and is available at
    http://www.eclipse.org/legal/epl-v10.html.
-->
<!DOCTYPE softwareassembly PUBLIC "-//JTRS//DTD SCA V2.2.2 SAD//EN" "softwareassembly.dtd">
<softwareassembly id="DCE:240781bb-3a2f-4546-98bf-7f7bd7dee7c0" name="ExtPortsWF">
  <description>Test Waveform with external Ports. Contains SigGen to HardLimit.</description>
  <componentfiles>
    <componentfile id="SigGen_16706ce2-9117-432a-aa1b-01f138f313dd" type="SPD">
      <localfile name="/components/rh/SigGen/SigGen.spd.xml"/>
    </componentfile>
    <componentfile id="HardLimit_13eae791-9761-4a88-89de-5cf8ba5b3aa1" type="SPD">
      <localfile name="/components/rh/HardLimit/HardLimit.spd.xml"/>
    </componentfile>
  </componentfiles>
  <partitioning>
    <componentplacement>
      <componentfileref refid="SigGen_16706ce2-9117-432a-aa1b-01f138f313dd"/>
      <componentinstantiation id="SigGen_1" startorder="0">
        <usagename>SigGen_1</usagename>
        <findcomponent>
          <namingservice name="SigGen_1"/>
        </findcomponent>
      </componentinstantiation>
    </componentplacement>
    <componentplacement>
      <componentfileref refid="HardLimit_13eae791-9761-4a88-89de-5cf8ba5b3aa1"/>
      <componentinstantiation id="HardLimit_1" startorder="1">
        <usagename>HardLimit_1</usagename>
        <findcomponent>
          <namingservice name="HardLimit_1"/>
        </findcomponent>
      </componentinstantiation>
    </componentplacement>
  </partitioning>
  <assemblycontroller>
    <componentinstantiationref refid="SigGen_1"/>
  </assemblycontroller>
  <connections/>
  <externalports>
    <port>
      <description>HardLimit's dataFloat output Port</description>
      <usesidentifier>dataFloat_out</usesidentifier>
      <componentinstantiationref refid="HardLimit_1"/>
    </port>
    <port>
      <description>SigGen's dataShort output Port</description>
      <usesidentifier>dataShort_out</usesidentifier>
      <componentinstantiationref refid="SigGen_1"/>
    </port>
    <port externalname="dataFloat_sg_out">
      <description>SigGen's dataFloat output Port</description>
      <usesidentifier>dataFloat_out</usesidentifier>
      <componentinstantiationref refid="SigGen_1"/>
    </port>
    <port externalname="dataFloat_hl_in">
      <description>HardLimit's dataFloat input Port</description>
      <providesidentifier>dataFloat_in</providesidentifier>
      <componentinstantiationref refid="HardLimit_1"/>
    </port>
  </externalports>
</softwareassembly>
