TimeQuest Timing Analyzer report for LVDS_echo_FPGA2_4bit
Fri Jun 22 23:53:43 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'CLK'
 18. Slow 1200mV 85C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLK'
 30. Slow 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 33. Slow 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'CLK'
 35. Slow 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 36. Slow 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'CLK'
 46. Fast 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 49. Fast 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'CLK'
 51. Fast 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 52. Fast 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; LVDS_echo_FPGA2_4bit                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master           ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; CLK                                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                                                                    ; { CLK }                                                              ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; rx_inclock_fpga2 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] } ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; -2.500 ; 7.500  ; 50.00      ; 1         ; 1           ; -45.0 ;        ;           ;            ; false    ; rx_inclock_fpga2 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] } ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; CLK              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] } ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; -2.500 ; 7.500  ; 50.00      ; 1         ; 1           ; -45.0 ;        ;           ;            ; false    ; CLK              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] } ;
; rx_inclock_fpga2                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                                                                    ; { rx_inclock_fpga2 }                                                 ;
+------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                ;
+-------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                       ; Note                                           ;
+-------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
; 56.48 MHz   ; 56.48 MHz       ; CLK                                                              ;                                                ;
; 282.97 MHz  ; 282.97 MHz      ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ;                                                ;
; 293.94 MHz  ; 293.94 MHz      ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;                                                ;
; 438.98 MHz  ; 438.98 MHz      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ;                                                ;
; 1377.41 MHz ; 500.0 MHz       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLK                                                              ; 0.439  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 3.299  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 7.360  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8.325  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 13.926 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLK                                                              ; 0.357 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.358 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.361 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.373 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.375 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.747 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.753 ; 0.000         ;
; CLK                                                              ; 9.678 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 9.747 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 9.752 ; 0.000         ;
; rx_inclock_fpga2                                                 ; 9.832 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                             ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.439 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~92  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.972      ; 2.938      ;
; 0.611 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~89  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.971      ; 2.765      ;
; 0.652 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~168 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.723      ;
; 0.655 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~167 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.723      ;
; 0.657 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~178 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.721      ;
; 0.698 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~161 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.691      ;
; 0.699 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~136 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.676      ;
; 0.705 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~135 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.673      ;
; 0.724 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~94  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.972      ; 2.653      ;
; 0.737 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~93  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.972      ; 2.640      ;
; 0.826 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~85  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.561      ;
; 0.834 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~171 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.544      ;
; 0.835 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~77  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.552      ;
; 0.840 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~174 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.546      ;
; 0.843 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~146 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.535      ;
; 0.855 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~75  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.974      ; 2.524      ;
; 0.876 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~21  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.511      ;
; 0.877 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.512      ;
; 0.879 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~139 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.499      ;
; 0.892 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~142 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.494      ;
; 0.898 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~170 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.488      ;
; 0.904 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~11  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.974      ; 2.475      ;
; 0.912 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~182 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.466      ;
; 0.922 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~70  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.971      ; 2.454      ;
; 0.947 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~138 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.439      ;
; 0.960 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~175 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.418      ;
; 0.962 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~150 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.416      ;
; 0.965 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~162 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.413      ;
; 0.965 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~166 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.421      ;
; 0.966 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~187 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.421      ;
; 0.968 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~183 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.978      ; 2.415      ;
; 0.969 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~117 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.422      ;
; 0.970 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~69  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.417      ;
; 0.995 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~172 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.380      ;
; 1.008 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~143 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.370      ;
; 1.010 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~13  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.377      ;
; 1.011 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~177 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.976      ; 2.370      ;
; 1.016 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~155 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.371      ;
; 1.022 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~5   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.365      ;
; 1.044 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~140 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.331      ;
; 1.054 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~84  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.966      ; 2.317      ;
; 1.060 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~145 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.976      ; 2.321      ;
; 1.068 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~124 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.972      ; 2.309      ;
; 1.086 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~163 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.305      ;
; 1.097 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~176 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.968      ; 2.276      ;
; 1.097 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~73  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.290      ;
; 1.102 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~88  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.971      ; 2.274      ;
; 1.103 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~164 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.272      ;
; 1.103 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~20  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.966      ; 2.268      ;
; 1.122 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~179 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.253      ;
; 1.123 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~165 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.266      ;
; 1.129 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~59  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.975      ; 2.251      ;
; 1.135 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~65  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.252      ;
; 1.137 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~131 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.254      ;
; 1.144 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~130 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.973      ; 2.234      ;
; 1.146 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~144 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.968      ; 2.227      ;
; 1.157 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~28  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.975      ; 2.223      ;
; 1.160 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~27  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.975      ; 2.220      ;
; 1.165 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~67  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 2.227      ;
; 1.166 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~180 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.968      ; 2.207      ;
; 1.171 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~147 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.204      ;
; 1.174 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.215      ;
; 1.177 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~173 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.212      ;
; 1.178 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~29  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.975      ; 2.202      ;
; 1.184 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~1   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.203      ;
; 1.190 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~87  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.979      ; 2.194      ;
; 1.199 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~30  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.975      ; 2.181      ;
; 1.205 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~184 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.170      ;
; 1.211 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~90  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.971      ; 2.165      ;
; 1.211 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~3   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 2.181      ;
; 1.212 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~66  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.974      ; 2.167      ;
; 1.217 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.968      ; 2.156      ;
; 1.225 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~86  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.974      ; 2.154      ;
; 1.227 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~108 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.969      ; 2.147      ;
; 1.233 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~239 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.974      ; 2.146      ;
; 1.240 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~238 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.146      ;
; 1.240 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~23  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.979      ; 2.144      ;
; 1.243 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~190 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.144      ;
; 1.252 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~152 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.123      ;
; 1.263 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~2   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.974      ; 2.116      ;
; 1.270 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.971      ; 2.106      ;
; 1.271 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~160 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.104      ;
; 1.271 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~122 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.971      ; 2.105      ;
; 1.278 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~80  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.966      ; 2.093      ;
; 1.279 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~74  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.108      ;
; 1.280 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~9   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.107      ;
; 1.283 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~24  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.971      ; 2.093      ;
; 1.286 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~132 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.089      ;
; 1.294 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~158 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.093      ;
; 1.298 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~185 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.088      ;
; 1.299 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~125 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.972      ; 2.078      ;
; 1.301 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~181 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.088      ;
; 1.305 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~25  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.974      ; 2.074      ;
; 1.315 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~134 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.071      ;
; 1.315 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~151 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.978      ; 2.068      ;
; 1.319 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~128 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.970      ; 2.056      ;
; 1.320 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~4   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.971      ; 2.056      ;
; 1.328 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~16  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.966      ; 2.043      ;
; 1.329 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~10  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.058      ;
; 1.337 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~227 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.050      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 3.299 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.000        ; -0.072     ; 1.624      ;
; 7.266 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.150     ; 2.579      ;
; 7.266 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.150     ; 2.579      ;
; 8.075 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.857      ;
; 8.083 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.073      ; 1.985      ;
; 8.153 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.150     ; 1.692      ;
; 8.195 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.737      ;
; 8.357 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.575      ;
; 8.389 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.543      ;
; 8.414 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.518      ;
; 8.423 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.509      ;
; 8.471 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.461      ;
; 8.538 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.394      ;
; 8.538 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.394      ;
; 8.538 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.394      ;
; 8.567 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.365      ;
; 8.639 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.293      ;
; 8.929 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.003      ;
; 8.960 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.972      ;
; 8.961 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.971      ;
; 8.970 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.962      ;
; 9.029 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.115      ; 1.081      ;
; 9.075 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.857      ;
; 9.077 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.855      ;
; 9.082 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.850      ;
; 9.124 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.809      ;
; 9.204 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.728      ;
; 9.222 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.710      ;
; 9.245 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.687      ;
; 9.245 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 0.687      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 7.360 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 2.480      ;
; 7.722 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.087     ; 1.743      ;
; 7.825 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 2.116      ;
; 8.030 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.087     ; 1.783      ;
; 8.115 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 1.826      ;
; 8.115 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.162     ; 1.718      ;
; 8.115 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.162     ; 1.718      ;
; 8.115 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.162     ; 1.718      ;
; 8.115 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.162     ; 1.718      ;
; 8.123 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.089     ; 1.340      ;
; 8.138 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.162     ; 1.695      ;
; 8.138 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.162     ; 1.695      ;
; 8.138 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.162     ; 1.695      ;
; 8.138 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.162     ; 1.695      ;
; 8.138 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.162     ; 1.695      ;
; 8.384 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 1.557      ;
; 8.392 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.089     ; 1.419      ;
; 8.401 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 1.540      ;
; 8.468 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 1.473      ;
; 8.511 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 1.430      ;
; 8.752 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.067     ; 1.176      ;
; 8.755 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.067     ; 1.173      ;
; 8.778 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.062      ;
; 8.780 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.060      ;
; 8.782 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.058      ;
; 8.811 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.029      ;
; 8.817 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.023      ;
; 8.900 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.064     ; 1.031      ;
; 8.945 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.988      ;
; 8.970 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.963      ;
; 9.101 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.061     ; 0.833      ;
; 9.103 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.061     ; 0.831      ;
; 9.106 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.827      ;
; 9.107 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.826      ;
; 9.108 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.825      ;
; 9.209 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.724      ;
; 9.211 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.722      ;
; 9.215 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.718      ;
; 9.220 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.713      ;
; 9.221 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.712      ;
; 9.222 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.711      ;
; 9.225 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.061     ; 0.709      ;
; 9.225 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.061     ; 0.709      ;
; 9.225 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.061     ; 0.709      ;
; 9.226 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]           ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.707      ;
; 9.237 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.061     ; 0.697      ;
; 9.247 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.061     ; 0.687      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 8.325  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.151     ; 1.519      ;
; 8.344  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.151     ; 1.500      ;
; 8.350  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.151     ; 1.494      ;
; 8.581  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.151     ; 1.263      ;
; 14.597 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[0]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.451     ; 1.387      ;
; 14.598 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.451     ; 1.386      ;
; 14.749 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[3]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[2]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.451     ; 1.235      ;
; 14.766 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[4]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[3]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.451     ; 1.218      ;
; 16.466 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~42                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.473      ;
; 16.466 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~46                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.473      ;
; 16.466 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~35                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.473      ;
; 16.466 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~45                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.473      ;
; 16.466 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~41                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.473      ;
; 16.466 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~37                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.473      ;
; 16.466 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~33                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.473      ;
; 16.466 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~53                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.473      ;
; 16.588 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sNotFullReg                               ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.082     ; 3.325      ;
; 16.594 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~144                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.339      ;
; 16.594 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.339      ;
; 16.594 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~141                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.339      ;
; 16.594 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~137                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.339      ;
; 16.594 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~145                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.339      ;
; 16.594 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.339      ;
; 16.594 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.339      ;
; 16.594 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.339      ;
; 16.607 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~34                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~50                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~43                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~47                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~49                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~55                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~54                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.324      ;
; 16.633 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~91                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.300      ;
; 16.633 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~95                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.300      ;
; 16.666 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~76                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.264      ;
; 16.666 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~72                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.264      ;
; 16.666 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~64                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.264      ;
; 16.666 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.264      ;
; 16.666 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~67                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.264      ;
; 16.666 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~83                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.264      ;
; 16.666 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~88                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.264      ;
; 16.666 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~87                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.264      ;
; 16.729 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.069     ; 3.197      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~10                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.130      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~14                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.130      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~2                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.130      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~18                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.130      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~7                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.130      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~11                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.130      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~15                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.130      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~22                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.130      ;
; 16.810 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.082     ; 3.103      ;
; 16.816 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~6                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.120      ;
; 16.816 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~30                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.120      ;
; 16.816 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~26                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.120      ;
; 16.816 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~29                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.120      ;
; 16.816 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~27                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.120      ;
; 16.816 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~28                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.120      ;
; 16.816 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~31                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.120      ;
; 16.816 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~25                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.120      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~106                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~102                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~109                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~118                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~126                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~122                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~125                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~123                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~124                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.825 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~121                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.114      ;
; 16.850 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~70                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.089      ;
; 16.850 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~94                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.089      ;
; 16.850 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~90                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.089      ;
; 16.850 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~93                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.089      ;
; 16.850 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~92                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.089      ;
; 16.850 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~89                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.089      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~74                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~78                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~66                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~82                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~236                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~232                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~240                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~244                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~71                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~75                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~79                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~237                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~229                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~225                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.871 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~86                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 3.064      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~38                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.061      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~62                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.061      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~58                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.061      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~61                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.061      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~59                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.061      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~60                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.061      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~63                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.061      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~57                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 3.061      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 13.926 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.821     ; 1.698      ;
; 14.118 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.825     ; 1.502      ;
; 14.306 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.823     ; 1.316      ;
; 14.443 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.824     ; 1.178      ;
; 19.274 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 20.000       ; -0.062     ; 0.659      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[10]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[10]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[14]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[14]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_1_tx[2]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[18]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[18]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[12]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[12]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[16]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[16]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[12]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[12]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[12]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[12]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[8]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[8]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[8]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[8]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_7_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_7_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[4]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[0]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[0]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_6_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_6_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_1_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[16]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[16]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[16]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[16]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[20]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[20]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[24]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[24]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[24]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[24]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[20]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[20]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[3]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[3]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[3]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[3]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_6_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_6_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31]                                               ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31]                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[11]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[11]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[15]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[15]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[17]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[17]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[13]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[13]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[21]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[21]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_1_tx[1]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[25]                                               ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[25]                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_6_tx[1]                                                                                                                   ; LVDS_fpga:fpga2|sub_6_tx[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[9]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[9]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[5]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[5]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[5]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[5]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_7_tx[1]                                                                                                                   ; LVDS_fpga:fpga2|sub_7_tx[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[1]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[1]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[5]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|FIFO2:inout_|empty_reg                                                                                 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|FIFO2:inout_|empty_reg                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|full_reg                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|full_reg                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[30]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[30]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[21]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[21]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[24]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[24]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|full_reg                                                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|full_reg                                                      ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw|full_reg                                                                               ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw|full_reg                                                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[25]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[25]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[21]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[21]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|full_reg                                                                        ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|full_reg                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|empty_reg                                                                       ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|empty_reg                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|state_tx.t1                                                                                                                   ; LVDS_fpga:fpga2|state_tx.t1                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|state_tx.t0                                                                                                                   ; LVDS_fpga:fpga2|state_tx.t0                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]    ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]    ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty   ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full    ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[10]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[10]                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[10]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[10]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[10]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[10]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[14]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[14]                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[6]                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[6]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[6]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[6]                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[6]                                                  ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[6]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[2]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[2]                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[2]                                                  ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[2]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[18]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[18]                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[16]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[16]                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[20]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[20]                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[3]                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[3]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[7]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[3]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[7]                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[7]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[11]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[11]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[7]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[7]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[23]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[23]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[19]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[19]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[1]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[1]                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[1]                                                  ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[1]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[2]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[2]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[1]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[27]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[27]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[29]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[29]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[26]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[26]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[30]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[30]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[27]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[27]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[29]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[29]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[26]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[26]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[30]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[30]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|empty_reg                                                        ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|empty_reg                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|empty_reg                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|empty_reg                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem[2]   ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem[2]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_1[2] ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_1[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                             ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; LVDS_fpga:fpga2|led_rx_state[2]                                     ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; LVDS_fpga:fpga2|led_rx_state[0]                                     ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[10]                                                                 ; LVDS_fpga:fpga2|deq_rx[10]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_5_rx[2]                                                                ; LVDS_fpga:fpga2|sub_5_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[14]                                                                 ; LVDS_fpga:fpga2|deq_rx[14]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_4_rx[2]                                                                ; LVDS_fpga:fpga2|sub_4_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[6]                                                                  ; LVDS_fpga:fpga2|deq_rx[6]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_6_rx[2]                                                                ; LVDS_fpga:fpga2|sub_6_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[2]                                                                  ; LVDS_fpga:fpga2|deq_rx[2]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[18]                                                                 ; LVDS_fpga:fpga2|deq_rx[18]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_3_rx[2]                                                                ; LVDS_fpga:fpga2|sub_3_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[12]                                                                 ; LVDS_fpga:fpga2|deq_rx[12]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_4_rx[0]                                                                ; LVDS_fpga:fpga2|sub_4_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[8]                                                                  ; LVDS_fpga:fpga2|deq_rx[8]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_5_rx[0]                                                                ; LVDS_fpga:fpga2|sub_5_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[0]                                                                  ; LVDS_fpga:fpga2|deq_rx[0]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[4]                                                                  ; LVDS_fpga:fpga2|deq_rx[4]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_6_rx[0]                                                                ; LVDS_fpga:fpga2|sub_6_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[16]                                                                 ; LVDS_fpga:fpga2|deq_rx[16]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_3_rx[0]                                                                ; LVDS_fpga:fpga2|sub_3_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[20]                                                                 ; LVDS_fpga:fpga2|deq_rx[20]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                ; LVDS_fpga:fpga2|sub_2_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[3]                                                                  ; LVDS_fpga:fpga2|deq_rx[3]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[7]                                                                  ; LVDS_fpga:fpga2|deq_rx[7]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_6_rx[3]                                                                ; LVDS_fpga:fpga2|sub_6_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[19]                                                                 ; LVDS_fpga:fpga2|deq_rx[19]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_3_rx[3]                                                                ; LVDS_fpga:fpga2|sub_3_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[11]                                                                 ; LVDS_fpga:fpga2|deq_rx[11]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_5_rx[3]                                                                ; LVDS_fpga:fpga2|sub_5_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[15]                                                                 ; LVDS_fpga:fpga2|deq_rx[15]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_4_rx[3]                                                                ; LVDS_fpga:fpga2|sub_4_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[13]                                                                 ; LVDS_fpga:fpga2|deq_rx[13]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_4_rx[1]                                                                ; LVDS_fpga:fpga2|sub_4_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[9]                                                                  ; LVDS_fpga:fpga2|deq_rx[9]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_5_rx[1]                                                                ; LVDS_fpga:fpga2|sub_5_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[17]                                                                 ; LVDS_fpga:fpga2|deq_rx[17]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_3_rx[1]                                                                ; LVDS_fpga:fpga2|sub_3_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[5]                                                                  ; LVDS_fpga:fpga2|deq_rx[5]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_6_rx[1]                                                                ; LVDS_fpga:fpga2|sub_6_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[1]                                                                  ; LVDS_fpga:fpga2|deq_rx[1]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[24]                                                                 ; LVDS_fpga:fpga2|deq_rx[24]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                ; LVDS_fpga:fpga2|sub_1_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[23]                                                                 ; LVDS_fpga:fpga2|deq_rx[23]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                ; LVDS_fpga:fpga2|sub_2_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[21]                                                                 ; LVDS_fpga:fpga2|deq_rx[21]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                ; LVDS_fpga:fpga2|sub_2_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[22]                                                                 ; LVDS_fpga:fpga2|deq_rx[22]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; LVDS_fpga:fpga2|sub_2_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[30]                                                                 ; LVDS_fpga:fpga2|deq_rx[30]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                ; LVDS_fpga:fpga2|sub_0_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[26]                                                                 ; LVDS_fpga:fpga2|deq_rx[26]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                ; LVDS_fpga:fpga2|sub_1_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[29]                                                                 ; LVDS_fpga:fpga2|deq_rx[29]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[1]                                                                ; LVDS_fpga:fpga2|sub_0_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[27]                                                                 ; LVDS_fpga:fpga2|deq_rx[27]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                ; LVDS_fpga:fpga2|sub_1_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[28]                                                                 ; LVDS_fpga:fpga2|deq_rx[28]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[0]                                                                ; LVDS_fpga:fpga2|sub_0_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[31]                                                                 ; LVDS_fpga:fpga2|deq_rx[31]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[25]                                                                 ; LVDS_fpga:fpga2|deq_rx[25]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[1]                                                                ; LVDS_fpga:fpga2|sub_1_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                ; LVDS_fpga:fpga2|sub_0_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|state_rx.t3                                                                ; LVDS_fpga:fpga2|state_rx.t3                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|state_rx.t1                                                                ; LVDS_fpga:fpga2|state_rx.t1                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|rx_data_align                                                              ; LVDS_fpga:fpga2|rx_data_align                                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|count[2]                                                                   ; LVDS_fpga:fpga2|count[2]                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|count[1]                                                                   ; LVDS_fpga:fpga2|count[1]                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|count[0]                                                                   ; LVDS_fpga:fpga2|count[0]                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]                         ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                ; LVDS_fpga:fpga2|deq_rx[24]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[2]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[2]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LVDS_fpga:fpga2|sub_3_rx[0]                                                                ; LVDS_fpga:fpga2|deq_rx[16]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LVDS_fpga:fpga2|sub_3_rx[3]                                                                ; LVDS_fpga:fpga2|deq_rx[19]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LVDS_fpga:fpga2|sub_4_rx[1]                                                                ; LVDS_fpga:fpga2|deq_rx[13]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LVDS_fpga:fpga2|sub_5_rx[1]                                                                ; LVDS_fpga:fpga2|deq_rx[9]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LVDS_fpga:fpga2|sub_3_rx[2]                                                                ; LVDS_fpga:fpga2|deq_rx[18]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LVDS_fpga:fpga2|sub_6_rx[3]                                                                ; LVDS_fpga:fpga2|deq_rx[7]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LVDS_fpga:fpga2|sub_3_rx[1]                                                                ; LVDS_fpga:fpga2|deq_rx[17]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; LVDS_fpga:fpga2|deq_rx[22]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.393 ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                ; LVDS_fpga:fpga2|led_rx_state[1]                                     ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[1] ; LVDS_fpga:fpga2|deq_rx[1]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.612      ;
; 0.396 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.615      ;
; 0.398 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|sub_1_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|state_rx.t6                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.618      ;
; 0.399 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|sub_0_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.618      ;
; 0.399 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|sub_0_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.618      ;
; 0.401 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; LVDS_fpga:fpga2|deq_rx[2]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|sub_0_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|sub_1_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|sub_1_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.621      ;
; 0.404 ; LVDS_fpga:fpga2|state_rx.t1                                                                ; LVDS_fpga:fpga2|RDY_for_trans                                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.623      ;
; 0.404 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|state_rx.t5                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.623      ;
; 0.408 ; LVDS_fpga:fpga2|state_rx.t10                                                               ; LVDS_fpga:fpga2|state_rx.t11                                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.412 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.631      ;
; 0.415 ; LVDS_fpga:fpga2|state_rx.t7                                                                ; LVDS_fpga:fpga2|sub_3_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.634      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.361 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 4.657 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.318     ; 1.096      ;
; 4.802 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.318     ; 1.241      ;
; 4.973 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.319     ; 1.411      ;
; 5.169 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.316     ; 1.610      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.373 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.393 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.613      ;
; 0.397 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.617      ;
; 0.492 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.712      ;
; 0.501 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.721      ;
; 0.530 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.750      ;
; 0.537 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.757      ;
; 0.582 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.802      ;
; 0.586 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.806      ;
; 0.594 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.814      ;
; 0.602 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.215      ; 0.974      ;
; 0.655 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.875      ;
; 0.660 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.880      ;
; 0.661 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 0.881      ;
; 0.853 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.073      ;
; 0.918 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.138      ;
; 0.962 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.182      ;
; 1.099 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.319      ;
; 1.113 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.333      ;
; 1.157 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.377      ;
; 1.174 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.394      ;
; 1.198 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.418      ;
; 1.198 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.418      ;
; 1.256 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.159      ; 1.592      ;
; 1.338 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.063      ; 1.558      ;
; 1.541 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.206      ; 1.904      ;
; 2.135 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 2.135 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.159      ; 2.471      ;
; 6.199 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -5.000       ; 0.086      ; 1.462      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.375 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.381 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.386 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.388 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]           ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.607      ;
; 0.390 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.390 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.392 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.061      ; 0.614      ;
; 0.480 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.482 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.701      ;
; 0.517 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.572 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.155      ; 0.904      ;
; 0.574 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.155      ; 0.906      ;
; 0.579 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.583 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.155      ; 0.915      ;
; 0.592 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.594 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.155      ; 0.926      ;
; 0.599 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.155      ; 0.931      ;
; 0.600 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.155      ; 0.932      ;
; 0.729 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.059      ; 0.945      ;
; 0.840 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.841 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 1.053      ;
; 1.059 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.101 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.327      ;
; 1.137 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.015      ; 1.252      ;
; 1.150 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.376      ;
; 1.182 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.408      ;
; 1.210 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.015      ; 1.326      ;
; 1.381 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.147      ; 1.705      ;
; 1.381 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.147      ; 1.705      ;
; 1.381 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.147      ; 1.705      ;
; 1.381 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.147      ; 1.705      ;
; 1.382 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.147      ; 1.706      ;
; 1.382 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.147      ; 1.706      ;
; 1.382 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.147      ; 1.706      ;
; 1.382 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.147      ; 1.706      ;
; 1.382 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.147      ; 1.706      ;
; 1.404 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.630      ;
; 1.471 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.018      ; 1.589      ;
; 1.510 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.018      ; 1.629      ;
; 1.605 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.069      ; 1.831      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.817 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                 ;
+-------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                       ; Note                                           ;
+-------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
; 62.62 MHz   ; 62.62 MHz       ; CLK                                                              ;                                                ;
; 312.99 MHz  ; 312.99 MHz      ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ;                                                ;
; 334.67 MHz  ; 334.67 MHz      ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;                                                ;
; 491.4 MHz   ; 491.4 MHz       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ;                                                ;
; 1555.21 MHz ; 500.0 MHz       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLK                                                              ; 0.618  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 3.506  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 7.640  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8.514  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 14.306 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLK                                                              ; 0.311 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.312 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.320 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.339 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.340 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.744 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.746 ; 0.000         ;
; CLK                                                              ; 9.696 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 9.744 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 9.747 ; 0.000         ;
; rx_inclock_fpga2                                                 ; 9.824 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                             ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.618 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~92  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.848      ; 2.635      ;
; 0.783 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~89  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.847      ; 2.469      ;
; 0.810 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~168 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 2.441      ;
; 0.820 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~167 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.436      ;
; 0.834 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~178 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.422      ;
; 0.851 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~135 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.405      ;
; 0.854 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~136 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 2.397      ;
; 0.867 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~161 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.399      ;
; 0.884 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~94  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.848      ; 2.369      ;
; 0.895 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~93  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.848      ; 2.358      ;
; 0.977 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~171 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.279      ;
; 0.985 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~139 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.271      ;
; 0.989 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~174 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.274      ;
; 0.989 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~77  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.274      ;
; 0.991 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~85  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.272      ;
; 1.000 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~146 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.256      ;
; 1.013 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~21  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.250      ;
; 1.015 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~75  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 2.242      ;
; 1.021 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~11  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 2.236      ;
; 1.028 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~170 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.235      ;
; 1.028 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.238      ;
; 1.036 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~142 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.227      ;
; 1.056 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~70  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.847      ; 2.196      ;
; 1.065 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~182 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.191      ;
; 1.073 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~162 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.183      ;
; 1.074 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~138 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.189      ;
; 1.084 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~166 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.179      ;
; 1.085 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~183 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.855      ; 2.175      ;
; 1.091 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~187 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 2.173      ;
; 1.097 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~150 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.159      ;
; 1.098 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~175 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.158      ;
; 1.109 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~172 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 2.142      ;
; 1.110 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~117 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.863      ; 2.158      ;
; 1.120 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~69  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.143      ;
; 1.121 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~143 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.135      ;
; 1.126 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~13  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.137      ;
; 1.128 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~140 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 2.123      ;
; 1.131 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~155 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 2.133      ;
; 1.141 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~5   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.122      ;
; 1.162 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~177 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.854      ; 2.097      ;
; 1.167 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~84  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.842      ; 2.080      ;
; 1.191 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~163 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.862      ; 2.076      ;
; 1.191 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~124 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.848      ; 2.062      ;
; 1.193 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~145 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.854      ; 2.066      ;
; 1.197 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~20  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.842      ; 2.050      ;
; 1.207 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~176 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.845      ; 2.043      ;
; 1.207 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~73  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.056      ;
; 1.210 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~88  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.848      ; 2.043      ;
; 1.222 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~164 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 2.029      ;
; 1.227 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~165 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.039      ;
; 1.234 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~130 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 2.022      ;
; 1.235 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~179 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 2.016      ;
; 1.236 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~131 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.862      ; 2.031      ;
; 1.244 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~144 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.845      ; 2.006      ;
; 1.245 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~59  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 2.012      ;
; 1.252 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~27  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 2.005      ;
; 1.259 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~67  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.864      ; 2.010      ;
; 1.262 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~65  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 2.001      ;
; 1.264 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~147 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 1.987      ;
; 1.265 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~180 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.845      ; 1.985      ;
; 1.265 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.001      ;
; 1.269 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~28  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 1.988      ;
; 1.271 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~173 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.995      ;
; 1.290 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~29  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 1.967      ;
; 1.291 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~3   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.864      ; 1.978      ;
; 1.295 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~87  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.857      ; 1.967      ;
; 1.295 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.845      ; 1.955      ;
; 1.300 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~90  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.847      ; 1.952      ;
; 1.307 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~30  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 1.950      ;
; 1.309 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~1   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 1.954      ;
; 1.322 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~23  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.857      ; 1.940      ;
; 1.326 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~190 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 1.938      ;
; 1.330 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~184 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 1.921      ;
; 1.335 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~66  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 1.922      ;
; 1.340 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~86  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 1.917      ;
; 1.343 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~239 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 1.914      ;
; 1.344 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~108 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 1.907      ;
; 1.351 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~2   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.852      ; 1.906      ;
; 1.352 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~74  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 1.912      ;
; 1.355 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~24  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.848      ; 1.898      ;
; 1.356 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~238 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 1.907      ;
; 1.366 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~152 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 1.885      ;
; 1.367 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~160 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 1.884      ;
; 1.371 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~9   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 1.892      ;
; 1.374 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~122 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.847      ; 1.878      ;
; 1.374 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~158 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 1.890      ;
; 1.378 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.848      ; 1.875      ;
; 1.380 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~80  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.842      ; 1.867      ;
; 1.382 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~181 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.884      ;
; 1.384 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~185 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 1.879      ;
; 1.385 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~132 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 1.866      ;
; 1.386 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~4   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.848      ; 1.867      ;
; 1.395 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~125 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.848      ; 1.858      ;
; 1.396 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~151 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.855      ; 1.864      ;
; 1.397 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~134 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.858      ; 1.866      ;
; 1.398 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~16  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.842      ; 1.849      ;
; 1.400 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~25  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.851      ; 1.856      ;
; 1.400 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~10  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 1.864      ;
; 1.412 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~128 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.846      ; 1.839      ;
; 1.416 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.850      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 3.506 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.000        ; -0.052     ; 1.437      ;
; 7.539 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.133     ; 2.323      ;
; 7.539 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.133     ; 2.323      ;
; 8.250 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.074      ; 1.819      ;
; 8.298 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.642      ;
; 8.338 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.133     ; 1.524      ;
; 8.399 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.541      ;
; 8.517 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.423      ;
; 8.567 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.373      ;
; 8.599 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.341      ;
; 8.603 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.337      ;
; 8.618 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.322      ;
; 8.683 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.257      ;
; 8.683 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.257      ;
; 8.699 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.241      ;
; 8.719 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.221      ;
; 8.779 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.161      ;
; 9.051 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.889      ;
; 9.071 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.869      ;
; 9.072 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.868      ;
; 9.082 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.858      ;
; 9.112 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.099      ; 0.982      ;
; 9.170 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.770      ;
; 9.172 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.768      ;
; 9.181 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.759      ;
; 9.221 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.719      ;
; 9.284 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.656      ;
; 9.310 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.630      ;
; 9.331 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.609      ;
; 9.331 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.609      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 7.640 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.136     ; 2.219      ;
; 7.965 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.076     ; 1.555      ;
; 8.040 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.908      ;
; 8.235 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.076     ; 1.594      ;
; 8.303 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.078     ; 1.215      ;
; 8.316 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.143     ; 1.536      ;
; 8.316 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.143     ; 1.536      ;
; 8.316 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.143     ; 1.536      ;
; 8.316 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.143     ; 1.536      ;
; 8.322 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.626      ;
; 8.328 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.143     ; 1.524      ;
; 8.328 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.143     ; 1.524      ;
; 8.328 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.143     ; 1.524      ;
; 8.328 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.143     ; 1.524      ;
; 8.328 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.143     ; 1.524      ;
; 8.554 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.078     ; 1.273      ;
; 8.569 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.379      ;
; 8.578 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.370      ;
; 8.638 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.310      ;
; 8.678 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.270      ;
; 8.895 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.061     ; 1.039      ;
; 8.898 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.061     ; 1.036      ;
; 8.920 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.136     ; 0.939      ;
; 8.922 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.136     ; 0.937      ;
; 8.927 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.136     ; 0.932      ;
; 8.947 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.136     ; 0.912      ;
; 8.958 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.136     ; 0.901      ;
; 9.023 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.057     ; 0.915      ;
; 9.064 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.876      ;
; 9.088 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.852      ;
; 9.193 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 0.748      ;
; 9.194 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 0.747      ;
; 9.201 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.739      ;
; 9.203 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.737      ;
; 9.203 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.737      ;
; 9.290 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.650      ;
; 9.292 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.648      ;
; 9.299 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.641      ;
; 9.303 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.637      ;
; 9.304 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.636      ;
; 9.306 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]           ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 0.635      ;
; 9.308 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.632      ;
; 9.309 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.631      ;
; 9.312 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 0.629      ;
; 9.312 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 0.629      ;
; 9.323 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 0.618      ;
; 9.332 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.054     ; 0.609      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 8.514  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.134     ; 1.347      ;
; 8.519  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.134     ; 1.342      ;
; 8.530  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.134     ; 1.331      ;
; 8.724  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.134     ; 1.137      ;
; 14.896 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[0]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.275     ; 1.264      ;
; 14.903 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.275     ; 1.257      ;
; 15.042 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[3]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[2]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.275     ; 1.118      ;
; 15.054 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[4]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[3]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.274     ; 1.107      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~42                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.141      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~46                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.141      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~35                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.141      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~45                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.141      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~41                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.141      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~37                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.141      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~33                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.141      ;
; 16.805 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~53                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.141      ;
; 16.924 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sNotFullReg                               ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.072     ; 2.999      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~34                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.004      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~50                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.004      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.004      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~43                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.004      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~47                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.004      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~49                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.004      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~55                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.004      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~54                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.004      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~144                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.991      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.991      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~141                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.991      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~137                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.991      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~145                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.991      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.991      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.991      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.991      ;
; 16.954 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~91                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.986      ;
; 16.954 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~95                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.986      ;
; 16.990 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~76                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.058     ; 2.947      ;
; 16.990 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~72                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.058     ; 2.947      ;
; 16.990 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~64                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.058     ; 2.947      ;
; 16.990 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.058     ; 2.947      ;
; 16.990 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~67                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.058     ; 2.947      ;
; 16.990 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~83                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.058     ; 2.947      ;
; 16.990 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~88                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.058     ; 2.947      ;
; 16.990 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~87                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.058     ; 2.947      ;
; 17.048 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.060     ; 2.887      ;
; 17.122 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~10                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.820      ;
; 17.122 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~14                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.820      ;
; 17.122 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~2                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.820      ;
; 17.122 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~18                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.820      ;
; 17.122 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~7                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.820      ;
; 17.122 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~11                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.820      ;
; 17.122 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~15                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.820      ;
; 17.122 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~22                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.820      ;
; 17.133 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~6                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.810      ;
; 17.133 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~30                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.810      ;
; 17.133 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~26                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.810      ;
; 17.133 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~29                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.810      ;
; 17.133 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~27                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.810      ;
; 17.133 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~28                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.810      ;
; 17.133 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~31                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.810      ;
; 17.133 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~25                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.810      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~106                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~102                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~109                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~118                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~126                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~122                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~125                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~123                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~124                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~121                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.802      ;
; 17.157 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.072     ; 2.766      ;
; 17.159 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~70                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.787      ;
; 17.159 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~94                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.787      ;
; 17.159 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~90                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.787      ;
; 17.159 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~93                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.787      ;
; 17.159 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~92                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.787      ;
; 17.159 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~89                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.787      ;
; 17.172 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~236                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.770      ;
; 17.172 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~232                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.770      ;
; 17.172 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~240                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.770      ;
; 17.172 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~244                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.770      ;
; 17.172 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~237                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.770      ;
; 17.172 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~229                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.770      ;
; 17.172 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~225                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.770      ;
; 17.181 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~234                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.762      ;
; 17.181 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~238                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.762      ;
; 17.181 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~242                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.762      ;
; 17.181 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~233                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.762      ;
; 17.181 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~241                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.762      ;
; 17.181 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~245                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.762      ;
; 17.181 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~246                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.762      ;
; 17.183 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~74                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.759      ;
; 17.183 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~78                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.759      ;
; 17.183 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~66                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.759      ;
; 17.183 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~82                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.759      ;
; 17.183 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~71                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.759      ;
; 17.183 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~75                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.759      ;
; 17.183 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~79                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.759      ;
; 17.183 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~86                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.053     ; 2.759      ;
; 17.186 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~38                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.052     ; 2.757      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 14.306 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.592     ; 1.547      ;
; 14.500 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.596     ; 1.349      ;
; 14.667 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.595     ; 1.183      ;
; 14.796 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.595     ; 1.054      ;
; 19.357 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 20.000       ; -0.055     ; 0.583      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; LVDS_fpga:fpga2|sub_5_tx[2]                                                                                                                   ; LVDS_fpga:fpga2|sub_5_tx[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[10]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[10]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_4_tx[2]                                                                                                                   ; LVDS_fpga:fpga2|sub_4_tx[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[14]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[14]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_1_tx[2]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[2]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[2]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[2]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[2]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[18]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[18]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_4_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_4_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_5_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_5_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[16]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[16]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[20]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[20]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[24]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[24]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_1_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[19]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[19]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[19]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[19]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_5_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_5_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[11]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[11]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_4_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_4_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_4_tx[1]                                                                                                                   ; LVDS_fpga:fpga2|sub_4_tx[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[17]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[17]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_5_tx[1]                                                                                                                   ; LVDS_fpga:fpga2|sub_5_tx[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[13]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[13]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[21]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[21]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[9]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[5]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[5]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[5]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[1]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[1]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|FIFO2:inout_|empty_reg                                                                                 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|FIFO2:inout_|empty_reg                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_full  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_full  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[23]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[23]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw|full_reg                                                                               ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw|full_reg                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[25]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[25]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|empty_reg                                                                       ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|empty_reg                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|state_tx.t1                                                                                                                   ; LVDS_fpga:fpga2|state_tx.t1                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|state_tx.t0                                                                                                                   ; LVDS_fpga:fpga2|state_tx.t0                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]    ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]    ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]    ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]    ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[14]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[14]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[18]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[18]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[10]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[10]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[2]                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[2]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[6]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[22]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[22]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[12]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[12]                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[8]                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[8]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[4]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[4]                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[4]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[19]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[19]                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[23]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[23]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[15]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[15]                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[13]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[13]                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[17]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[17]                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[1]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[1]                                                     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[1]                                                  ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[1]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[1]  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[2]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_heads[2]  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_full  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_full  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[2]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[2]  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[1]  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[27]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[27]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[29]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[29]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[30]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[30]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[27]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[27]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[29]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[29]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[30]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[30]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|empty_reg                                                        ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|empty_reg                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|empty_reg                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|empty_reg                                                     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_7[2] ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_7[2] ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_4[2] ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_4[2] ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_5[2] ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_5[2] ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_6[2] ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5|outPortFIFO_ifc_fifo_mem_6[2] ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[24]                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[24]                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_0|empty_reg                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_0|empty_reg                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dNotEmptyReg                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dNotEmptyReg                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[1]                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[1]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[2]                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[2]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[4]                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[4]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[3]                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[3]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|led_tx_state[1]                                                                                                               ; LVDS_fpga:fpga2|led_tx_state[1]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[10]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[10]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]                                                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[18]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[18]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[14]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[14]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[14]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[14]                                                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_6_tx[2]                                                                                                                   ; LVDS_fpga:fpga2|sub_6_tx[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[6]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[6]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                             ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; LVDS_fpga:fpga2|led_rx_state[2]                                     ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; LVDS_fpga:fpga2|led_rx_state[0]                                     ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[10]                                                                 ; LVDS_fpga:fpga2|deq_rx[10]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_5_rx[2]                                                                ; LVDS_fpga:fpga2|sub_5_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[14]                                                                 ; LVDS_fpga:fpga2|deq_rx[14]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_4_rx[2]                                                                ; LVDS_fpga:fpga2|sub_4_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[6]                                                                  ; LVDS_fpga:fpga2|deq_rx[6]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_6_rx[2]                                                                ; LVDS_fpga:fpga2|sub_6_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[2]                                                                  ; LVDS_fpga:fpga2|deq_rx[2]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[18]                                                                 ; LVDS_fpga:fpga2|deq_rx[18]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_3_rx[2]                                                                ; LVDS_fpga:fpga2|sub_3_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[12]                                                                 ; LVDS_fpga:fpga2|deq_rx[12]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_4_rx[0]                                                                ; LVDS_fpga:fpga2|sub_4_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[8]                                                                  ; LVDS_fpga:fpga2|deq_rx[8]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_5_rx[0]                                                                ; LVDS_fpga:fpga2|sub_5_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[0]                                                                  ; LVDS_fpga:fpga2|deq_rx[0]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[4]                                                                  ; LVDS_fpga:fpga2|deq_rx[4]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_6_rx[0]                                                                ; LVDS_fpga:fpga2|sub_6_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[16]                                                                 ; LVDS_fpga:fpga2|deq_rx[16]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_3_rx[0]                                                                ; LVDS_fpga:fpga2|sub_3_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[20]                                                                 ; LVDS_fpga:fpga2|deq_rx[20]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                ; LVDS_fpga:fpga2|sub_2_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[3]                                                                  ; LVDS_fpga:fpga2|deq_rx[3]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[7]                                                                  ; LVDS_fpga:fpga2|deq_rx[7]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_6_rx[3]                                                                ; LVDS_fpga:fpga2|sub_6_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[19]                                                                 ; LVDS_fpga:fpga2|deq_rx[19]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_3_rx[3]                                                                ; LVDS_fpga:fpga2|sub_3_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[11]                                                                 ; LVDS_fpga:fpga2|deq_rx[11]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_5_rx[3]                                                                ; LVDS_fpga:fpga2|sub_5_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[15]                                                                 ; LVDS_fpga:fpga2|deq_rx[15]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_4_rx[3]                                                                ; LVDS_fpga:fpga2|sub_4_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[13]                                                                 ; LVDS_fpga:fpga2|deq_rx[13]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_4_rx[1]                                                                ; LVDS_fpga:fpga2|sub_4_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[9]                                                                  ; LVDS_fpga:fpga2|deq_rx[9]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_5_rx[1]                                                                ; LVDS_fpga:fpga2|sub_5_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[17]                                                                 ; LVDS_fpga:fpga2|deq_rx[17]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_3_rx[1]                                                                ; LVDS_fpga:fpga2|sub_3_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[5]                                                                  ; LVDS_fpga:fpga2|deq_rx[5]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_6_rx[1]                                                                ; LVDS_fpga:fpga2|sub_6_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[1]                                                                  ; LVDS_fpga:fpga2|deq_rx[1]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[24]                                                                 ; LVDS_fpga:fpga2|deq_rx[24]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                ; LVDS_fpga:fpga2|sub_1_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[23]                                                                 ; LVDS_fpga:fpga2|deq_rx[23]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                ; LVDS_fpga:fpga2|sub_2_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[21]                                                                 ; LVDS_fpga:fpga2|deq_rx[21]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                ; LVDS_fpga:fpga2|sub_2_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[22]                                                                 ; LVDS_fpga:fpga2|deq_rx[22]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; LVDS_fpga:fpga2|sub_2_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[30]                                                                 ; LVDS_fpga:fpga2|deq_rx[30]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                ; LVDS_fpga:fpga2|sub_0_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[26]                                                                 ; LVDS_fpga:fpga2|deq_rx[26]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                ; LVDS_fpga:fpga2|sub_1_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[29]                                                                 ; LVDS_fpga:fpga2|deq_rx[29]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[1]                                                                ; LVDS_fpga:fpga2|sub_0_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[27]                                                                 ; LVDS_fpga:fpga2|deq_rx[27]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                ; LVDS_fpga:fpga2|sub_1_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[28]                                                                 ; LVDS_fpga:fpga2|deq_rx[28]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[0]                                                                ; LVDS_fpga:fpga2|sub_0_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[31]                                                                 ; LVDS_fpga:fpga2|deq_rx[31]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[25]                                                                 ; LVDS_fpga:fpga2|deq_rx[25]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[1]                                                                ; LVDS_fpga:fpga2|sub_1_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                ; LVDS_fpga:fpga2|sub_0_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|state_rx.t3                                                                ; LVDS_fpga:fpga2|state_rx.t3                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|state_rx.t1                                                                ; LVDS_fpga:fpga2|state_rx.t1                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|rx_data_align                                                              ; LVDS_fpga:fpga2|rx_data_align                                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|count[2]                                                                   ; LVDS_fpga:fpga2|count[2]                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|count[1]                                                                   ; LVDS_fpga:fpga2|count[1]                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|count[0]                                                                   ; LVDS_fpga:fpga2|count[0]                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]                         ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; LVDS_fpga:fpga2|sub_3_rx[0]                                                                ; LVDS_fpga:fpga2|deq_rx[16]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                ; LVDS_fpga:fpga2|deq_rx[24]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[2]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[2]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LVDS_fpga:fpga2|sub_3_rx[3]                                                                ; LVDS_fpga:fpga2|deq_rx[19]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LVDS_fpga:fpga2|sub_4_rx[1]                                                                ; LVDS_fpga:fpga2|deq_rx[13]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LVDS_fpga:fpga2|sub_5_rx[1]                                                                ; LVDS_fpga:fpga2|deq_rx[9]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LVDS_fpga:fpga2|sub_3_rx[1]                                                                ; LVDS_fpga:fpga2|deq_rx[17]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; LVDS_fpga:fpga2|deq_rx[22]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; LVDS_fpga:fpga2|sub_3_rx[2]                                                                ; LVDS_fpga:fpga2|deq_rx[18]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; LVDS_fpga:fpga2|sub_6_rx[3]                                                                ; LVDS_fpga:fpga2|deq_rx[7]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.540      ;
; 0.354 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|sub_1_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.553      ;
; 0.355 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|sub_0_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|sub_0_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|sub_0_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[1] ; LVDS_fpga:fpga2|deq_rx[1]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                ; LVDS_fpga:fpga2|led_rx_state[1]                                     ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|sub_1_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|sub_1_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.557      ;
; 0.362 ; LVDS_fpga:fpga2|state_rx.t1                                                                ; LVDS_fpga:fpga2|RDY_for_trans                                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.561      ;
; 0.362 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|state_rx.t6                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; LVDS_fpga:fpga2|deq_rx[2]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.562      ;
; 0.366 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|state_rx.t5                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.565      ;
; 0.366 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.565      ;
; 0.367 ; LVDS_fpga:fpga2|state_rx.t7                                                                ; LVDS_fpga:fpga2|sub_3_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.566      ;
; 0.368 ; LVDS_fpga:fpga2|state_rx.t10                                                               ; LVDS_fpga:fpga2|state_rx.t11                                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.567      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.320 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 4.407 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.149     ; 1.002      ;
; 4.541 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.148     ; 1.137      ;
; 4.670 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.149     ; 1.265      ;
; 4.841 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.146     ; 1.439      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.350 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.549      ;
; 0.357 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.444 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.643      ;
; 0.462 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
; 0.478 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.677      ;
; 0.485 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.684      ;
; 0.522 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.525 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.724      ;
; 0.526 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.188      ; 0.858      ;
; 0.535 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.734      ;
; 0.599 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.798      ;
; 0.599 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.798      ;
; 0.605 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.804      ;
; 0.758 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.823 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.022      ;
; 0.873 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.072      ;
; 1.005 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.204      ;
; 1.021 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.220      ;
; 1.056 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.255      ;
; 1.069 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.268      ;
; 1.079 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.278      ;
; 1.079 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.278      ;
; 1.158 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.141      ; 1.463      ;
; 1.224 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.423      ;
; 1.354 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.191      ; 1.689      ;
; 1.951 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.141      ; 2.256      ;
; 1.951 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.141      ; 2.256      ;
; 6.099 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -5.000       ; 0.087      ; 1.350      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.340 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.344 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.345 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.347 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]           ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.350 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.549      ;
; 0.354 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.355 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.358 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.359 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.434 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.436 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.635      ;
; 0.466 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.521 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.525 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.138      ; 0.827      ;
; 0.527 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.138      ; 0.829      ;
; 0.530 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.138      ; 0.832      ;
; 0.533 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.549 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.138      ; 0.851      ;
; 0.558 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.138      ; 0.860      ;
; 0.558 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.138      ; 0.860      ;
; 0.673 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.051      ; 0.868      ;
; 0.771 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.048      ; 0.963      ;
; 0.772 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.048      ; 0.964      ;
; 0.974 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 1.180      ;
; 1.006 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 1.212      ;
; 1.037 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.014      ; 1.140      ;
; 1.046 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 1.252      ;
; 1.077 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 1.283      ;
; 1.104 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.015      ; 1.208      ;
; 1.260 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 1.466      ;
; 1.265 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.130      ; 1.559      ;
; 1.265 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.130      ; 1.559      ;
; 1.265 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.130      ; 1.559      ;
; 1.265 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.130      ; 1.559      ;
; 1.265 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.130      ; 1.559      ;
; 1.274 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.130      ; 1.568      ;
; 1.274 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.130      ; 1.568      ;
; 1.274 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.130      ; 1.568      ;
; 1.274 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.130      ; 1.568      ;
; 1.345 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.016      ; 1.450      ;
; 1.380 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.017      ; 1.486      ;
; 1.458 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 1.664      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.226 ns




+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLK                                                              ; 1.266  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 3.959  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.438  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 9.031  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 15.376 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLK                                                              ; 0.186 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.186 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.193 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.193 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.194 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.774 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.782 ; 0.000         ;
; CLK                                                              ; 9.442 ; 0.000         ;
; rx_inclock_fpga2                                                 ; 9.596 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 9.782 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 9.783 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                             ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.266 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~92  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.714      ;
; 1.337 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~168 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.641      ;
; 1.358 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~136 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.620      ;
; 1.371 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~167 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.609      ;
; 1.387 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~89  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.582      ; 1.592      ;
; 1.396 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~135 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.584      ;
; 1.414 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~178 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.566      ;
; 1.441 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~161 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.546      ;
; 1.454 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~94  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.526      ;
; 1.457 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~171 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.523      ;
; 1.461 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~93  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.519      ;
; 1.482 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~139 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.498      ;
; 1.511 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~174 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.588      ; 1.474      ;
; 1.521 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~146 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.459      ;
; 1.529 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~77  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.457      ;
; 1.529 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~85  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.457      ;
; 1.537 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~142 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.588      ; 1.448      ;
; 1.543 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~117 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.592      ; 1.446      ;
; 1.544 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~162 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.436      ;
; 1.544 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.443      ;
; 1.548 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~170 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.438      ;
; 1.551 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~21  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.435      ;
; 1.553 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~75  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.429      ;
; 1.566 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~182 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.414      ;
; 1.569 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~175 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.411      ;
; 1.570 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~138 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.416      ;
; 1.573 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~70  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.582      ; 1.406      ;
; 1.575 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~11  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.407      ;
; 1.588 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~187 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.400      ;
; 1.588 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~150 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.392      ;
; 1.591 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~143 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.389      ;
; 1.592 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~172 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.386      ;
; 1.604 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~69  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.382      ;
; 1.609 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~183 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.587      ; 1.375      ;
; 1.613 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~155 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.375      ;
; 1.614 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~140 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.364      ;
; 1.617 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~166 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.370      ;
; 1.625 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~84  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.578      ; 1.350      ;
; 1.628 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~13  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.358      ;
; 1.630 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~5   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.356      ;
; 1.634 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~177 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.348      ;
; 1.636 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~73  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.350      ;
; 1.640 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~124 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.340      ;
; 1.641 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~164 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.337      ;
; 1.642 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~176 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.579      ; 1.334      ;
; 1.646 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~130 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.334      ;
; 1.647 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~20  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.578      ; 1.328      ;
; 1.654 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~163 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.592      ; 1.335      ;
; 1.658 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~165 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.329      ;
; 1.658 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~145 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.324      ;
; 1.664 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~144 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.579      ; 1.312      ;
; 1.679 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~131 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.592      ; 1.310      ;
; 1.682 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.305      ;
; 1.685 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~179 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.293      ;
; 1.697 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~65  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.289      ;
; 1.700 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~88  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.278      ;
; 1.705 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~87  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.587      ; 1.279      ;
; 1.708 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~59  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.584      ; 1.273      ;
; 1.708 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~147 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.270      ;
; 1.709 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~67  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.592      ; 1.280      ;
; 1.713 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~180 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.579      ; 1.263      ;
; 1.717 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~239 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.263      ;
; 1.719 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~28  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.584      ; 1.262      ;
; 1.720 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~1   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.266      ;
; 1.729 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~23  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.587      ; 1.255      ;
; 1.730 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~27  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.584      ; 1.251      ;
; 1.733 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~3   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.592      ; 1.256      ;
; 1.735 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~29  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.584      ; 1.246      ;
; 1.735 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~173 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.252      ;
; 1.737 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~184 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.241      ;
; 1.738 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.579      ; 1.238      ;
; 1.741 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~9   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.245      ;
; 1.743 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~160 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.235      ;
; 1.743 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~108 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.580      ; 1.234      ;
; 1.744 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~30  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.584      ; 1.237      ;
; 1.745 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~74  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.243      ;
; 1.746 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~132 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.232      ;
; 1.753 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~90  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.582      ; 1.226      ;
; 1.756 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~238 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.587      ; 1.228      ;
; 1.757 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~122 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.582      ; 1.222      ;
; 1.759 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~152 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.219      ;
; 1.760 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~86  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.222      ;
; 1.762 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~66  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.220      ;
; 1.764 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~128 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.214      ;
; 1.769 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~125 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.211      ;
; 1.769 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~10  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.219      ;
; 1.772 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~80  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.578      ; 1.203      ;
; 1.774 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~190 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.214      ;
; 1.787 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~2   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.195      ;
; 1.793 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~181 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.194      ;
; 1.796 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~232 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.577      ; 1.178      ;
; 1.796 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~16  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.578      ; 1.179      ;
; 1.798 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~185 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.189      ;
; 1.798 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~158 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.190      ;
; 1.800 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~151 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.587      ; 1.184      ;
; 1.800 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~227 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.588      ; 1.185      ;
; 1.803 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~24  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.175      ;
; 1.804 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~126 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.176      ;
; 1.806 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~25  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.583      ; 1.174      ;
; 1.806 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.581      ; 1.172      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 3.959 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.000        ; -0.062     ; 0.966      ;
; 8.422 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.088     ; 1.477      ;
; 8.422 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.088     ; 1.477      ;
; 8.875 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.047      ; 1.159      ;
; 8.913 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 1.037      ;
; 8.928 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.088     ; 0.971      ;
; 8.981 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.969      ;
; 9.088 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.862      ;
; 9.095 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.855      ;
; 9.096 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.854      ;
; 9.116 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.834      ;
; 9.138 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.812      ;
; 9.186 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.764      ;
; 9.186 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.764      ;
; 9.188 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.762      ;
; 9.197 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.753      ;
; 9.234 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.716      ;
; 9.399 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.551      ;
; 9.426 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.524      ;
; 9.428 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.522      ;
; 9.435 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.515      ;
; 9.480 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.074      ; 0.581      ;
; 9.485 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.465      ;
; 9.497 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.453      ;
; 9.498 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.452      ;
; 9.503 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.448      ;
; 9.556 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.394      ;
; 9.562 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.388      ;
; 9.576 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.374      ;
; 9.577 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.373      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 8.438 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.091     ; 1.458      ;
; 8.685 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.053     ; 1.011      ;
; 8.751 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.029     ; 1.207      ;
; 8.859 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.053     ; 1.028      ;
; 8.900 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.098     ; 0.989      ;
; 8.900 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.098     ; 0.989      ;
; 8.900 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.098     ; 0.989      ;
; 8.900 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.098     ; 0.989      ;
; 8.908 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.029     ; 1.050      ;
; 8.915 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.098     ; 0.974      ;
; 8.915 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.098     ; 0.974      ;
; 8.915 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.098     ; 0.974      ;
; 8.915 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.098     ; 0.974      ;
; 8.915 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.098     ; 0.974      ;
; 8.931 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.763      ;
; 9.063 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.029     ; 0.895      ;
; 9.067 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.029     ; 0.891      ;
; 9.087 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.798      ;
; 9.110 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.029     ; 0.848      ;
; 9.137 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.029     ; 0.821      ;
; 9.270 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.041     ; 0.676      ;
; 9.272 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.041     ; 0.674      ;
; 9.306 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.091     ; 0.590      ;
; 9.307 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.091     ; 0.589      ;
; 9.308 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.091     ; 0.588      ;
; 9.314 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.091     ; 0.582      ;
; 9.325 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.091     ; 0.571      ;
; 9.372 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.038     ; 0.577      ;
; 9.411 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.540      ;
; 9.418 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.533      ;
; 9.502 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.449      ;
; 9.504 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.447      ;
; 9.505 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.446      ;
; 9.513 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.438      ;
; 9.514 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.437      ;
; 9.557 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.394      ;
; 9.560 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.391      ;
; 9.560 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.391      ;
; 9.562 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.389      ;
; 9.563 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.388      ;
; 9.565 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.386      ;
; 9.566 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.385      ;
; 9.567 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.384      ;
; 9.571 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.380      ;
; 9.572 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]           ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.379      ;
; 9.572 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.379      ;
; 9.578 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.373      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 9.031  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.095     ; 0.861      ;
; 9.035  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.095     ; 0.857      ;
; 9.038  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.095     ; 0.854      ;
; 9.147  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.095     ; 0.745      ;
; 15.774 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[0]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -0.873     ; 0.780      ;
; 15.775 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -0.873     ; 0.779      ;
; 15.862 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[3]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[2]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -0.873     ; 0.692      ;
; 15.870 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[4]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[3]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -0.872     ; 0.685      ;
; 17.870 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~42                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 2.083      ;
; 17.870 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~46                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 2.083      ;
; 17.870 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~35                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 2.083      ;
; 17.870 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~45                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 2.083      ;
; 17.870 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~41                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 2.083      ;
; 17.870 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~37                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 2.083      ;
; 17.870 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~33                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 2.083      ;
; 17.870 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~53                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 2.083      ;
; 17.978 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~34                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.039     ; 1.970      ;
; 17.978 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~50                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.039     ; 1.970      ;
; 17.978 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.039     ; 1.970      ;
; 17.978 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~43                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.039     ; 1.970      ;
; 17.978 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~47                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.039     ; 1.970      ;
; 17.978 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~49                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.039     ; 1.970      ;
; 17.978 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~55                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.039     ; 1.970      ;
; 17.978 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~54                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.039     ; 1.970      ;
; 17.991 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~144                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.959      ;
; 17.991 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.959      ;
; 17.991 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~141                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.959      ;
; 17.991 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~137                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.959      ;
; 17.991 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~145                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.959      ;
; 17.991 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.959      ;
; 17.991 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.959      ;
; 17.991 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.959      ;
; 17.999 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~91                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.951      ;
; 17.999 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~95                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.951      ;
; 18.021 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~76                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.926      ;
; 18.021 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~72                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.926      ;
; 18.021 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~64                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.926      ;
; 18.021 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.926      ;
; 18.021 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~67                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.926      ;
; 18.021 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~83                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.926      ;
; 18.021 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~88                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.926      ;
; 18.021 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~87                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.926      ;
; 18.023 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sNotFullReg                               ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.048     ; 1.916      ;
; 18.073 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.039     ; 1.875      ;
; 18.115 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.048     ; 1.824      ;
; 18.120 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~10                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.830      ;
; 18.120 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~14                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.830      ;
; 18.120 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~2                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.830      ;
; 18.120 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~18                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.830      ;
; 18.120 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~7                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.830      ;
; 18.120 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~11                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.830      ;
; 18.120 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~15                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.830      ;
; 18.120 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~22                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.830      ;
; 18.127 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~6                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.825      ;
; 18.127 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~30                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.825      ;
; 18.127 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~26                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.825      ;
; 18.127 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~29                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.825      ;
; 18.127 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~27                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.825      ;
; 18.127 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~28                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.825      ;
; 18.127 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~31                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.825      ;
; 18.127 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~25                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~106                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~102                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~109                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~118                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~126                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~122                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~125                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~123                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~124                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.129 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~121                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.825      ;
; 18.139 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|deq_rx[27]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.813      ;
; 18.143 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~70                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.811      ;
; 18.143 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~94                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.811      ;
; 18.143 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~90                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.811      ;
; 18.143 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~93                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.811      ;
; 18.143 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~92                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.811      ;
; 18.143 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~89                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.033     ; 1.811      ;
; 18.144 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|deq_rx[1]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.808      ;
; 18.145 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|deq_rx[2]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.807      ;
; 18.147 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~236                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.804      ;
; 18.147 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~232                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.804      ;
; 18.147 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~240                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.804      ;
; 18.147 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~244                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.804      ;
; 18.147 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~237                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.804      ;
; 18.147 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~229                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.804      ;
; 18.147 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~225                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.804      ;
; 18.148 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~44                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.801      ;
; 18.148 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~40                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.801      ;
; 18.148 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~32                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.801      ;
; 18.148 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~36                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.801      ;
; 18.148 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~48                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.801      ;
; 18.148 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~52                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.801      ;
; 18.148 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~51                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.801      ;
; 18.148 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~56                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.801      ;
; 18.150 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|deq_rx[0]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.802      ;
; 18.151 ; LVDS_fpga:fpga2|state_rx.t11                                                                     ; LVDS_fpga:fpga2|deq_rx[23]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.801      ;
; 18.152 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~234                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.800      ;
; 18.152 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~238                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.800      ;
; 18.152 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~242                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.800      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 15.376 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.063     ; 0.998      ;
; 15.493 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.066     ; 0.878      ;
; 15.640 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.065     ; 0.732      ;
; 15.721 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.065     ; 0.651      ;
; 19.591 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 20.000       ; -0.037     ; 0.359      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; LVDS_fpga:fpga2|sub_5_tx[2]                                                                                                                   ; LVDS_fpga:fpga2|sub_5_tx[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[10]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[10]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_4_tx[2]                                                                                                                   ; LVDS_fpga:fpga2|sub_4_tx[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[14]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[14]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[14]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[14]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[6]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[6]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[2]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[2]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_2_tx[2]                                                                                                                   ; LVDS_fpga:fpga2|sub_2_tx[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_3_tx[2]                                                                                                                   ; LVDS_fpga:fpga2|sub_3_tx[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[18]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[18]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[18]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[18]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_4_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_4_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[12]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[12]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[16]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[16]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[16]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[16]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[12]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[12]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_5_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_5_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[12]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[12]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[8]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[8]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[8]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[8]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[0]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[0]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[4]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[0]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[0]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_3_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_3_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[16]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[16]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_2_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_2_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[24]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[24]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[20]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[20]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[7]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[7]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[7]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[7]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[7]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[11]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[11]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31]                                               ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31]                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_2_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_2_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_3_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_3_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_5_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_5_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[15]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[15]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[11]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[11]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[11]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[11]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_4_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_4_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[19]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[19]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[15]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[15]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_4_tx[1]                                                                                                                   ; LVDS_fpga:fpga2|sub_4_tx[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[13]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[13]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[13]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[13]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_5_tx[1]                                                                                                                   ; LVDS_fpga:fpga2|sub_5_tx[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[9]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[9]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[9]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[9]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_2_tx[1]                                                                                                                   ; LVDS_fpga:fpga2|sub_2_tx[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[17]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[17]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[17]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[17]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[25]                                               ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[25]                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[5]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[5]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[9]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[5]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[5]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[1]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[1]                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|FIFO2:inout_|empty_reg                                                                                 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|FIFO2:inout_|empty_reg                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|full_reg                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|full_reg                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|empty_reg                                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|empty_reg                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|full_reg                                                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|full_reg                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[30]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[30]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[22]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[22]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[21]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[21]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[23]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[23]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[24]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[24]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[30]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[30]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[22]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[22]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[21]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[21]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[23]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[23]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[24]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[24]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw|empty_reg                                                                              ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw|empty_reg                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw|full_reg                                                                               ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw|full_reg                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_nw2c_0|full_reg                                                                             ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_nw2c_0|full_reg                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_nw2c_0|empty_reg                                                                            ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:pkt_nw2c_0|empty_reg                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1|full_reg                                                                        ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1|full_reg                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1|empty_reg                                                                       ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1|empty_reg                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|empty_reg                                                                       ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|empty_reg                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|core_start_reg                                                                                        ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|core_start_reg                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|core_start_reg_1                                                                                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|core_start_reg_1                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|core_running                                                                                          ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|core_running                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|core_state_mkFSMstate.1000                                                                            ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|core_state_mkFSMstate.1000                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full  ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_full  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]    ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                             ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; LVDS_fpga:fpga2|led_rx_state[2]                                     ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; LVDS_fpga:fpga2|led_rx_state[0]                                     ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[10]                                                                 ; LVDS_fpga:fpga2|deq_rx[10]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_5_rx[2]                                                                ; LVDS_fpga:fpga2|sub_5_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[6]                                                                  ; LVDS_fpga:fpga2|deq_rx[6]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_6_rx[2]                                                                ; LVDS_fpga:fpga2|sub_6_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[2]                                                                  ; LVDS_fpga:fpga2|deq_rx[2]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[8]                                                                  ; LVDS_fpga:fpga2|deq_rx[8]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_5_rx[0]                                                                ; LVDS_fpga:fpga2|sub_5_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[0]                                                                  ; LVDS_fpga:fpga2|deq_rx[0]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[4]                                                                  ; LVDS_fpga:fpga2|deq_rx[4]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_6_rx[0]                                                                ; LVDS_fpga:fpga2|sub_6_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[3]                                                                  ; LVDS_fpga:fpga2|deq_rx[3]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[7]                                                                  ; LVDS_fpga:fpga2|deq_rx[7]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_6_rx[3]                                                                ; LVDS_fpga:fpga2|sub_6_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[11]                                                                 ; LVDS_fpga:fpga2|deq_rx[11]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_5_rx[3]                                                                ; LVDS_fpga:fpga2|sub_5_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[5]                                                                  ; LVDS_fpga:fpga2|deq_rx[5]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_6_rx[1]                                                                ; LVDS_fpga:fpga2|sub_6_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[1]                                                                  ; LVDS_fpga:fpga2|deq_rx[1]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[24]                                                                 ; LVDS_fpga:fpga2|deq_rx[24]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                ; LVDS_fpga:fpga2|sub_1_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[23]                                                                 ; LVDS_fpga:fpga2|deq_rx[23]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                ; LVDS_fpga:fpga2|sub_2_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[30]                                                                 ; LVDS_fpga:fpga2|deq_rx[30]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                ; LVDS_fpga:fpga2|sub_0_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[26]                                                                 ; LVDS_fpga:fpga2|deq_rx[26]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                ; LVDS_fpga:fpga2|sub_1_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[29]                                                                 ; LVDS_fpga:fpga2|deq_rx[29]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_0_rx[1]                                                                ; LVDS_fpga:fpga2|sub_0_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[27]                                                                 ; LVDS_fpga:fpga2|deq_rx[27]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                ; LVDS_fpga:fpga2|sub_1_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[28]                                                                 ; LVDS_fpga:fpga2|deq_rx[28]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_0_rx[0]                                                                ; LVDS_fpga:fpga2|sub_0_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[31]                                                                 ; LVDS_fpga:fpga2|deq_rx[31]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[1]                                                                ; LVDS_fpga:fpga2|sub_1_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                ; LVDS_fpga:fpga2|sub_0_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|state_rx.t3                                                                ; LVDS_fpga:fpga2|state_rx.t3                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|state_rx.t1                                                                ; LVDS_fpga:fpga2|state_rx.t1                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|rx_data_align                                                              ; LVDS_fpga:fpga2|rx_data_align                                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|count[2]                                                                   ; LVDS_fpga:fpga2|count[2]                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|count[1]                                                                   ; LVDS_fpga:fpga2|count[1]                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|count[0]                                                                   ; LVDS_fpga:fpga2|count[0]                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[14]                                                                 ; LVDS_fpga:fpga2|deq_rx[14]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_4_rx[2]                                                                ; LVDS_fpga:fpga2|sub_4_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[18]                                                                 ; LVDS_fpga:fpga2|deq_rx[18]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_3_rx[2]                                                                ; LVDS_fpga:fpga2|sub_3_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[12]                                                                 ; LVDS_fpga:fpga2|deq_rx[12]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_4_rx[0]                                                                ; LVDS_fpga:fpga2|sub_4_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[16]                                                                 ; LVDS_fpga:fpga2|deq_rx[16]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_3_rx[0]                                                                ; LVDS_fpga:fpga2|sub_3_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[20]                                                                 ; LVDS_fpga:fpga2|deq_rx[20]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                ; LVDS_fpga:fpga2|sub_2_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[19]                                                                 ; LVDS_fpga:fpga2|deq_rx[19]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_3_rx[3]                                                                ; LVDS_fpga:fpga2|sub_3_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[15]                                                                 ; LVDS_fpga:fpga2|deq_rx[15]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_4_rx[3]                                                                ; LVDS_fpga:fpga2|sub_4_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[13]                                                                 ; LVDS_fpga:fpga2|deq_rx[13]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_4_rx[1]                                                                ; LVDS_fpga:fpga2|sub_4_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[9]                                                                  ; LVDS_fpga:fpga2|deq_rx[9]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_5_rx[1]                                                                ; LVDS_fpga:fpga2|sub_5_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[17]                                                                 ; LVDS_fpga:fpga2|deq_rx[17]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_3_rx[1]                                                                ; LVDS_fpga:fpga2|sub_3_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[21]                                                                 ; LVDS_fpga:fpga2|deq_rx[21]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                ; LVDS_fpga:fpga2|sub_2_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[22]                                                                 ; LVDS_fpga:fpga2|deq_rx[22]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; LVDS_fpga:fpga2|sub_2_rx[2]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[25]                                                                 ; LVDS_fpga:fpga2|deq_rx[25]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                ; LVDS_fpga:fpga2|deq_rx[24]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]                         ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[2]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[2]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; LVDS_fpga:fpga2|sub_3_rx[0]                                                                ; LVDS_fpga:fpga2|deq_rx[16]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LVDS_fpga:fpga2|sub_5_rx[1]                                                                ; LVDS_fpga:fpga2|deq_rx[9]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; LVDS_fpga:fpga2|sub_6_rx[3]                                                                ; LVDS_fpga:fpga2|deq_rx[7]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; LVDS_fpga:fpga2|sub_3_rx[3]                                                                ; LVDS_fpga:fpga2|deq_rx[19]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; LVDS_fpga:fpga2|sub_4_rx[1]                                                                ; LVDS_fpga:fpga2|deq_rx[13]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; LVDS_fpga:fpga2|deq_rx[22]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; LVDS_fpga:fpga2|sub_3_rx[2]                                                                ; LVDS_fpga:fpga2|deq_rx[18]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; LVDS_fpga:fpga2|sub_3_rx[1]                                                                ; LVDS_fpga:fpga2|deq_rx[17]                                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.204 ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                ; LVDS_fpga:fpga2|led_rx_state[1]                                     ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[1] ; LVDS_fpga:fpga2|deq_rx[1]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|state_rx.t6                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; LVDS_fpga:fpga2|deq_rx[2]                                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|sub_0_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|sub_1_rx[1]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|sub_0_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; LVDS_fpga:fpga2|state_rx.t1                                                                ; LVDS_fpga:fpga2|RDY_for_trans                                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|sub_0_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; LVDS_fpga:fpga2|state_rx.t4                                                                ; LVDS_fpga:fpga2|state_rx.t5                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|sub_1_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; LVDS_fpga:fpga2|state_rx.t5                                                                ; LVDS_fpga:fpga2|sub_1_rx[3]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; LVDS_fpga:fpga2|state_rx.t10                                                               ; LVDS_fpga:fpga2|state_rx.t11                                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.335      ;
; 0.217 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.220 ; LVDS_fpga:fpga2|state_rx.t7                                                                ; LVDS_fpga:fpga2|sub_3_rx[0]                                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.340      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.207 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.257 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.265 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.275 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.279 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.312 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.318 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.330 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.133      ; 0.547      ;
; 0.334 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.339 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.339 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.459 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.486 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.507 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.575 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.589 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.606 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.727      ;
; 0.627 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.748      ;
; 0.640 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.098      ; 0.842      ;
; 0.645 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.766      ;
; 0.645 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.766      ;
; 0.709 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe7a[0]             ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.830      ;
; 0.852 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.126      ; 1.062      ;
; 1.123 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.098      ; 1.325      ;
; 1.123 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.098      ; 1.325      ;
; 5.681 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -5.000       ; 0.033      ; 0.818      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 3.648 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -0.761     ; 0.571      ;
; 3.726 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -0.760     ; 0.650      ;
; 3.826 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -0.762     ; 0.748      ;
; 3.931 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -0.759     ; 0.856      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.194 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.204 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]           ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.253 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.267 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.283 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 0.480      ;
; 0.285 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 0.482      ;
; 0.287 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 0.484      ;
; 0.287 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 0.484      ;
; 0.294 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 0.491      ;
; 0.295 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 0.492      ;
; 0.312 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.376 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.034      ; 0.494      ;
; 0.451 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.031      ; 0.566      ;
; 0.452 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.031      ; 0.567      ;
; 0.577 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.043      ; 0.704      ;
; 0.590 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.043      ; 0.717      ;
; 0.620 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.043      ; 0.747      ;
; 0.623 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.005      ; 0.686      ;
; 0.639 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.043      ; 0.766      ;
; 0.656 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.005      ; 0.719      ;
; 0.743 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 0.933      ;
; 0.743 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 0.933      ;
; 0.743 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 0.933      ;
; 0.743 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 0.933      ;
; 0.744 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 0.934      ;
; 0.744 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                  ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 0.934      ;
; 0.744 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 0.934      ;
; 0.744 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 0.934      ;
; 0.744 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 0.934      ;
; 0.757 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.043      ; 0.884      ;
; 0.829 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.008      ; 0.895      ;
; 0.848 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.008      ; 0.914      ;
; 0.870 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                      ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.043      ; 0.997      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.611 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; 0.439  ; 0.186 ; N/A      ; N/A     ; 4.744               ;
;  CLK                                                              ; 0.439  ; 0.186 ; N/A      ; N/A     ; 9.442               ;
;  fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 3.299  ; 0.193 ; N/A      ; N/A     ; 4.744               ;
;  fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8.325  ; 0.186 ; N/A      ; N/A     ; 9.744               ;
;  fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 7.360  ; 0.194 ; N/A      ; N/A     ; 4.746               ;
;  fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 13.926 ; 0.193 ; N/A      ; N/A     ; 9.747               ;
;  rx_inclock_fpga2                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 9.596               ;
; Design-wide TNS                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  rx_inclock_fpga2                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_out_fpga2[0]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; tx_outclock_fpga2   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RDY_for_trans_fpga2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_out_fpga2[0](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx_in_fpga2[0]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; RST_N_key               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_N_gpio              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RDY_from_recv_fpga2     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_inclock_fpga2        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_in_fpga2[0](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_out_fpga2[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; tx_outclock_fpga2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; RDY_for_trans_fpga2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_out_fpga2[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; tx_outclock_fpga2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; RDY_for_trans_fpga2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_out_fpga2[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; tx_outclock_fpga2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; RDY_for_trans_fpga2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; CLK                                                              ; CLK                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK                                                              ; 260          ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 27           ; 1        ; 0        ; 1        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 3            ; 0        ; 0        ; 0        ;
; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 4            ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 4            ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 1831         ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 32           ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 16           ; 0        ; 0        ; 0        ;
; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 4            ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 1            ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; CLK                                                              ; CLK                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK                                                              ; 260          ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 27           ; 1        ; 0        ; 1        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 3            ; 0        ; 0        ; 0        ;
; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 4            ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 4            ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 1831         ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 32           ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 16           ; 0        ; 0        ; 0        ;
; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 4            ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 1            ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 1185  ; 1185 ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                          ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; Target                                                           ; Clock                                                            ; Type      ; Status      ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; CLK                                                              ; CLK                                                              ; Base      ; Constrained ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Generated ; Constrained ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Generated ; Constrained ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; Constrained ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; Constrained ;
; rx_inclock_fpga2                                                 ; rx_inclock_fpga2                                                 ; Base      ; Constrained ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RDY_from_recv_fpga2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N_gpio          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N_key           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_in_fpga2[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; RDY_for_trans_fpga2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[0](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_outclock_fpga2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RDY_from_recv_fpga2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N_gpio          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N_key           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_in_fpga2[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; RDY_for_trans_fpga2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[0](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_outclock_fpga2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Jun 22 23:53:36 2018
Info: Command: quartus_sta LVDS_echo_FPGA2_4bit -c LVDS_echo_FPGA2_4bit
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LVDS_echo_FPGA2_4bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name rx_inclock_fpga2 rx_inclock_fpga2
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]} {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]}
    Info (332110): create_generated_clock -source {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -phase -45.00 -duty_cycle 50.00 -name {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]} {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]}
    Info (332110): create_generated_clock -source {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]} {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}
    Info (332110): create_generated_clock -source {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -phase -45.00 -duty_cycle 50.00 -name {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]} {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.439               0.000 CLK 
    Info (332119):     3.299               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     7.360               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     8.325               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    13.926               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 CLK 
    Info (332119):     0.358               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     0.361               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     0.373               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.375               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.747               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     4.753               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.678               0.000 CLK 
    Info (332119):     9.747               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     9.752               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     9.832               0.000 rx_inclock_fpga2 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.817 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.618               0.000 CLK 
    Info (332119):     3.506               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     7.640               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     8.514               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    14.306               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 CLK 
    Info (332119):     0.312               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     0.320               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     0.339               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.340               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.744               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     4.746               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.696               0.000 CLK 
    Info (332119):     9.744               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     9.747               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     9.824               0.000 rx_inclock_fpga2 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.226 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.266               0.000 CLK 
    Info (332119):     3.959               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     8.438               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.031               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    15.376               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
    Info (332119):     0.186               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     0.193               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.193               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     0.194               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.774               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     4.782               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.442               0.000 CLK 
    Info (332119):     9.596               0.000 rx_inclock_fpga2 
    Info (332119):     9.782               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     9.783               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.611 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1158 megabytes
    Info: Processing ended: Fri Jun 22 23:53:43 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


