m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Network/LIF/test/uart_spi_pro
vsck_detect
!s110 1508420152
!i10b 1
!s100 EXMF_MWRa<[zT9YVUc>870
I]Qf1z<KTVLPQMem?gLgTe1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dD:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI
w1508420148
8D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/sck_detect.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/sck_detect.v
L0 1
Z2 OL;L;10.4;61
r1
!s85 0
31
!s108 1508420152.697000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/sck_detect.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/sck_detect.v|
!i113 1
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vsck_gen
!s110 1508419064
!i10b 1
!s100 Rgdz<hU;4K;L^9>2Y_6UC2
I?ZCgiMYQ9eW;dYYG1Xh0G2
R0
R1
w1508419057
8D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/sck_gen.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/sck_gen.v
L0 1
R2
r1
!s85 0
31
!s108 1508419064.318000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/sck_gen.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/sck_gen.v|
!i113 1
R3
vspi_config
Z4 !s110 1508418943
!i10b 1
!s100 QeAAfm[DogEmAnYInO^7K3
IgDKWTeGbgXiQ5M>fBoC3C3
R0
R1
w1506434161
8D:\HDL\veilorg\learning_with_book\digital_signal_process\4_basic_bus\SPI\slave\spi_config.v
FD:\HDL\veilorg\learning_with_book\digital_signal_process\4_basic_bus\SPI\slave\spi_config.v
L0 1
R2
r1
!s85 0
31
!s108 1508418943.900000
!s107 D:\HDL\veilorg\learning_with_book\digital_signal_process\4_basic_bus\SPI\slave\spi_config.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:\HDL\veilorg\learning_with_book\digital_signal_process\4_basic_bus\SPI\slave\spi_config.v|
!i113 1
R3
vspi_datapath_master
R4
!i10b 1
!s100 Ma:m[VCZ2[MUSao=0CQIH0
I^b:iEAWdccdM7AH0:13cd1
R0
R1
w1508242500
8D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/spi_datapath_master.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/spi_datapath_master.v
L0 1
R2
r1
!s85 0
31
!s108 1508418943.297000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/spi_datapath_master.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/spi_datapath_master.v|
!i113 1
R3
vspi_datapath_slave
!s110 1508418944
!i10b 1
!s100 O<HI=ofGPbM1o?MQ39]Do1
Ik<MVCB4ac`W;@_Z[Ph4DW2
R0
R1
w1508242244
8D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/spi_datapath_slave.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/spi_datapath_slave.v
L0 1
R2
r1
!s85 0
31
!s108 1508418944.221000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/spi_datapath_slave.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/spi_datapath_slave.v|
!i113 1
R3
vspi_interface_master
R4
!i10b 1
!s100 R1HDz2K>9eS]9ea=BAlNl3
IPcI3]HBi8?ma^`W?ZR6=e1
R0
R1
w1508418938
8D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/spi_interface_master.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/spi_interface_master.v
L0 1
R2
r1
!s85 0
31
!s108 1508418943.489000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/spi_interface_master.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/master/spi_interface_master.v|
!i113 1
R3
vspi_interface_slave
!s110 1508420239
!i10b 1
!s100 ^8`P97fgTbcAcez]`egXA1
I_knNSk@31hlDZTK0T45>c0
R0
R1
w1508420230
8D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/spi_interface_slave.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/spi_interface_slave.v
L0 1
R2
r1
!s85 0
31
!s108 1508420239.053000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/spi_interface_slave.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/slave/spi_interface_slave.v|
!i113 1
R3
vtb_spi
DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
!s110 1508420396
!i10b 1
!s100 _>1Yb:0jYBX=Lb1D6LS;Q1
IK[7=VeW3`fF;JYEB3WJzB1
R0
!s105 tb_spi_sv_unit
S1
R1
w1508420390
8D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/tb_spi.sv
FD:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/tb_spi.sv
L0 1
R2
r1
!s85 0
31
!s108 1508420396.063000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/tb_spi.sv|
!s90 -reportprogress|300|-work|work|-novopt|-sv|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/4_basic_bus/SPI/tb_spi.sv|
!i113 1
o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
