Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Code/Xilinx/UCISW/lab3.1/module_Test_isim_beh.exe -prj E:/Code/Xilinx/UCISW/lab3.1/module_Test_beh.prj work.module_Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Code/Xilinx/UCISW/lab3.1/module.vhd" into library work
Parsing VHDL file "E:/Code/Xilinx/UCISW/lab3.1/module_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity module [module_default]
Compiling architecture behavior of entity module_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable E:/Code/Xilinx/UCISW/lab3.1/module_Test_isim_beh.exe
Fuse Memory Usage: 35416 KB
Fuse CPU Usage: 468 ms
