Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Jun 16 19:29:15 2023
| Host         : DESKTOP-LCJND1O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blackjack_timing_summary_routed.rpt -pb blackjack_timing_summary_routed.pb -rpx blackjack_timing_summary_routed.rpx -warn_on_violation
| Design       : blackjack
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (154)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_div_0/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (154)
--------------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.518        0.000                      0                   52        0.265        0.000                      0                   52        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.518        0.000                      0                   52        0.265        0.000                      0                   52        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 1.014ns (25.995%)  route 2.887ns (74.005%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.797     9.832    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y87        FDRE                                         r  clk_div_0/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.682    13.446    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  clk_div_0/cnt_reg[25]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X112Y87        FDRE (Setup_fdre_C_R)       -0.524    13.350    clk_div_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.014ns (26.952%)  route 2.748ns (73.048%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.659     9.694    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.681    13.445    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[21]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.349    clk_div_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.014ns (26.952%)  route 2.748ns (73.048%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.659     9.694    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.681    13.445    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[22]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.349    clk_div_0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.014ns (26.952%)  route 2.748ns (73.048%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.659     9.694    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.681    13.445    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[23]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.349    clk_div_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.014ns (26.952%)  route 2.748ns (73.048%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.659     9.694    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.681    13.445    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[24]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.349    clk_div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.014ns (27.010%)  route 2.740ns (72.990%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.651     9.686    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.679    13.443    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[10]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.347    clk_div_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.014ns (27.010%)  route 2.740ns (72.990%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.651     9.686    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.679    13.443    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[11]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.347    clk_div_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.014ns (27.010%)  route 2.740ns (72.990%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.651     9.686    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.679    13.443    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[12]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.347    clk_div_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.014ns (27.010%)  route 2.740ns (72.990%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.651     9.686    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.679    13.443    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[9]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.347    clk_div_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 1.014ns (27.743%)  route 2.641ns (72.257%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.932    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 f  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.811     7.260    clk_div_0/cnt[16]
    SLICE_X113Y85        LUT4 (Prop_lut4_I1_O)        0.124     7.384 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.405     7.790    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.914 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.433     8.347    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I5_O)        0.124     8.471 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.441     8.911    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I4_O)        0.124     9.035 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.551     9.587    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  clk_div_0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.676    13.440    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  clk_div_0/cnt_reg[1]/C
                         clock pessimism              0.463    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X112Y81        FDRE (Setup_fdre_C_R)       -0.524    13.344    clk_div_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  3.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.630     1.716    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  clk_div_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  clk_div_0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     2.006    clk_div_0/cnt[7]
    SLICE_X112Y82        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.116 r  clk_div_0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.116    clk_div_0/data0[7]
    SLICE_X112Y82        FDRE                                         r  clk_div_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.900     2.242    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  clk_div_0/cnt_reg[7]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.134     1.850    clk_div_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.632     1.718    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y85        FDRE                                         r  clk_div_0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  clk_div_0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.125     2.008    clk_div_0/cnt[19]
    SLICE_X112Y85        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.118 r  clk_div_0/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.118    clk_div_0/data0[19]
    SLICE_X112Y85        FDRE                                         r  clk_div_0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.903     2.245    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y85        FDRE                                         r  clk_div_0/cnt_reg[19]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X112Y85        FDRE (Hold_fdre_C_D)         0.134     1.852    clk_div_0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.632     1.718    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  clk_div_0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.125     2.008    clk_div_0/cnt[23]
    SLICE_X112Y86        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.118 r  clk_div_0/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.118    clk_div_0/data0[23]
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.903     2.245    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  clk_div_0/cnt_reg[23]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.134     1.852    clk_div_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.629     1.715    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  clk_div_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  clk_div_0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.127     2.006    clk_div_0/cnt[3]
    SLICE_X112Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.116 r  clk_div_0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.116    clk_div_0/data0[3]
    SLICE_X112Y81        FDRE                                         r  clk_div_0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.899     2.241    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  clk_div_0/cnt_reg[3]/C
                         clock pessimism             -0.526     1.715    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.134     1.849    clk_div_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.632     1.718    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  clk_div_0/cnt_reg[15]/Q
                         net (fo=3, routed)           0.127     2.009    clk_div_0/cnt[15]
    SLICE_X112Y84        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.119 r  clk_div_0/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.119    clk_div_0/data0[15]
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.902     2.244    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  clk_div_0/cnt_reg[15]/C
                         clock pessimism             -0.526     1.718    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.134     1.852    clk_div_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.630     1.716    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 f  clk_div_0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180     2.038    clk_div_0/cnt[0]
    SLICE_X113Y82        LUT1 (Prop_lut1_I0_O)        0.045     2.083 r  clk_div_0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.083    clk_div_0/cnt_0[0]
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.900     2.242    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[0]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.091     1.807    clk_div_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.631     1.717    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  clk_div_0/cnt_reg[11]/Q
                         net (fo=3, routed)           0.137     2.019    clk_div_0/cnt[11]
    SLICE_X112Y83        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.129 r  clk_div_0/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.129    clk_div_0/data0[11]
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.901     2.243    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  clk_div_0/cnt_reg[11]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.134     1.851    clk_div_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.299ns (69.164%)  route 0.133ns (30.836%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.630     1.716    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  clk_div_0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.133     1.990    clk_div_0/cnt[0]
    SLICE_X112Y81        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     2.148 r  clk_div_0/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.148    clk_div_0/data0[1]
    SLICE_X112Y81        FDRE                                         r  clk_div_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.899     2.241    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  clk_div_0/cnt_reg[1]/C
                         clock pessimism             -0.512     1.729    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.134     1.863    clk_div_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.630     1.716    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  clk_div_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  clk_div_0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     2.006    clk_div_0/cnt[7]
    SLICE_X112Y82        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.152 r  clk_div_0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.152    clk_div_0/data0[8]
    SLICE_X112Y82        FDRE                                         r  clk_div_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.900     2.242    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  clk_div_0/cnt_reg[8]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.134     1.850    clk_div_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.632     1.718    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y85        FDRE                                         r  clk_div_0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  clk_div_0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.125     2.008    clk_div_0/cnt[19]
    SLICE_X112Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.154 r  clk_div_0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.154    clk_div_0/data0[20]
    SLICE_X112Y85        FDRE                                         r  clk_div_0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.903     2.245    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y85        FDRE                                         r  clk_div_0/cnt_reg[20]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X112Y85        FDRE (Hold_fdre_C_D)         0.134     1.852    clk_div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y83   clk_div_0/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y82   clk_div_0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y83   clk_div_0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y83   clk_div_0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y83   clk_div_0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   clk_div_0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   clk_div_0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   clk_div_0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   clk_div_0/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   clk_div_0/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   clk_div_0/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y82   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y82   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   clk_div_0/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   clk_div_0/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y82   clk_div_0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y82   clk_div_0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y83   clk_div_0/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.721ns  (logic 2.277ns (29.491%)  route 5.444ns (70.509%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE                         0.000     0.000 r  rand_reg[0]/C
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rand_reg[0]/Q
                         net (fo=14, routed)          1.487     1.943    rand[0]
    SLICE_X106Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.067 r  point_1[6]_i_2/O
                         net (fo=7, routed)           0.754     2.821    point_1[6]_i_2_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I3_O)        0.124     2.945 r  num2[3]_i_3/O
                         net (fo=3, routed)           0.791     3.735    num2[3]_i_3_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I4_O)        0.124     3.859 f  num2[1]_i_1/O
                         net (fo=4, routed)           1.059     4.918    num2[1]_i_1_n_0
    SLICE_X108Y79        LUT3 (Prop_lut3_I0_O)        0.157     5.075 r  num3[2]_i_4/O
                         net (fo=1, routed)           0.491     5.566    num3[2]_i_4_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629     6.195 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.195    num3_reg[2]_i_2_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.529 r  num3_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.863     7.392    num31[5]
    SLICE_X108Y78        LUT4 (Prop_lut4_I2_O)        0.329     7.721 r  num3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.721    num3[2]_i_1_n_0
    SLICE_X108Y78        FDRE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 2.251ns (29.252%)  route 5.444ns (70.748%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE                         0.000     0.000 r  rand_reg[0]/C
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rand_reg[0]/Q
                         net (fo=14, routed)          1.487     1.943    rand[0]
    SLICE_X106Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.067 r  point_1[6]_i_2/O
                         net (fo=7, routed)           0.754     2.821    point_1[6]_i_2_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I3_O)        0.124     2.945 r  num2[3]_i_3/O
                         net (fo=3, routed)           0.791     3.735    num2[3]_i_3_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I4_O)        0.124     3.859 f  num2[1]_i_1/O
                         net (fo=4, routed)           1.059     4.918    num2[1]_i_1_n_0
    SLICE_X108Y79        LUT3 (Prop_lut3_I0_O)        0.157     5.075 r  num3[2]_i_4/O
                         net (fo=1, routed)           0.491     5.566    num3[2]_i_4_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629     6.195 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.195    num3_reg[2]_i_2_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.529 r  num3_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.863     7.392    num31[5]
    SLICE_X108Y78        LUT5 (Prop_lut5_I1_O)        0.303     7.695 r  num3[1]_i_1/O
                         net (fo=1, routed)           0.000     7.695    num3[1]_i_1_n_0
    SLICE_X108Y78        FDRE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 1.960ns (25.987%)  route 5.582ns (74.013%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE                         0.000     0.000 r  rand_reg[0]/C
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rand_reg[0]/Q
                         net (fo=14, routed)          1.487     1.943    rand[0]
    SLICE_X106Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.067 r  point_1[6]_i_2/O
                         net (fo=7, routed)           0.754     2.821    point_1[6]_i_2_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I3_O)        0.124     2.945 r  num2[3]_i_3/O
                         net (fo=3, routed)           0.791     3.735    num2[3]_i_3_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I4_O)        0.124     3.859 f  num2[1]_i_1/O
                         net (fo=4, routed)           1.059     4.918    num2[1]_i_1_n_0
    SLICE_X108Y79        LUT3 (Prop_lut3_I0_O)        0.157     5.075 r  num3[2]_i_4/O
                         net (fo=1, routed)           0.491     5.566    num3[2]_i_4_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.669     6.235 r  num3_reg[2]_i_2/O[3]
                         net (fo=3, routed)           1.001     7.236    num31[3]
    SLICE_X108Y78        LUT6 (Prop_lut6_I4_O)        0.306     7.542 r  num3[0]_i_1/O
                         net (fo=1, routed)           0.000     7.542    num3[0]_i_1_n_0
    SLICE_X108Y78        FDRE                                         r  num3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.453ns  (logic 2.251ns (30.204%)  route 5.202ns (69.796%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE                         0.000     0.000 r  rand_reg[0]/C
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rand_reg[0]/Q
                         net (fo=14, routed)          1.487     1.943    rand[0]
    SLICE_X106Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.067 r  point_1[6]_i_2/O
                         net (fo=7, routed)           0.754     2.821    point_1[6]_i_2_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I3_O)        0.124     2.945 r  num2[3]_i_3/O
                         net (fo=3, routed)           0.791     3.735    num2[3]_i_3_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I4_O)        0.124     3.859 f  num2[1]_i_1/O
                         net (fo=4, routed)           1.059     4.918    num2[1]_i_1_n_0
    SLICE_X108Y79        LUT3 (Prop_lut3_I0_O)        0.157     5.075 r  num3[2]_i_4/O
                         net (fo=1, routed)           0.491     5.566    num3[2]_i_4_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629     6.195 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.195    num3_reg[2]_i_2_n_0
    SLICE_X107Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.529 r  num3_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.621     7.150    num31[5]
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.303     7.453 r  num3[3]_i_1/O
                         net (fo=1, routed)           0.000     7.453    num3[3]_i_1_n_0
    SLICE_X108Y78        FDRE                                         r  num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.188ns  (logic 1.907ns (26.530%)  route 5.281ns (73.470%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE                         0.000     0.000 r  rand_reg[3]/C
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rand_reg[3]/Q
                         net (fo=23, routed)          1.804     2.223    rand[3]
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.296     2.519 r  point_2[3]_i_1/O
                         net (fo=4, routed)           0.827     3.347    p_0_in__2[3]
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     3.471 f  num0[1]_i_1/O
                         net (fo=4, routed)           1.078     4.549    num0[1]_i_1_n_0
    SLICE_X108Y79        LUT3 (Prop_lut3_I0_O)        0.124     4.673 r  num1[2]_i_4/O
                         net (fo=1, routed)           0.520     5.193    num1[2]_i_4_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.597 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.597    num1_reg[2]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.816 r  num1_reg[3]_i_2/O[0]
                         net (fo=4, routed)           1.051     6.867    num11[4]
    SLICE_X109Y80        LUT4 (Prop_lut4_I1_O)        0.321     7.188 r  num1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.188    num1[2]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  num1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 1.881ns (26.264%)  route 5.281ns (73.736%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE                         0.000     0.000 r  rand_reg[3]/C
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rand_reg[3]/Q
                         net (fo=23, routed)          1.804     2.223    rand[3]
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.296     2.519 r  point_2[3]_i_1/O
                         net (fo=4, routed)           0.827     3.347    p_0_in__2[3]
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     3.471 f  num0[1]_i_1/O
                         net (fo=4, routed)           1.078     4.549    num0[1]_i_1_n_0
    SLICE_X108Y79        LUT3 (Prop_lut3_I0_O)        0.124     4.673 r  num1[2]_i_4/O
                         net (fo=1, routed)           0.520     5.193    num1[2]_i_4_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.597 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.597    num1_reg[2]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.816 r  num1_reg[3]_i_2/O[0]
                         net (fo=4, routed)           1.051     6.867    num11[4]
    SLICE_X109Y80        LUT5 (Prop_lut5_I2_O)        0.295     7.162 r  num1[1]_i_1/O
                         net (fo=1, routed)           0.000     7.162    num1[1]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.063ns  (logic 1.996ns (28.258%)  route 5.067ns (71.742%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE                         0.000     0.000 r  rand_reg[3]/C
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rand_reg[3]/Q
                         net (fo=23, routed)          1.804     2.223    rand[3]
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.296     2.519 r  point_2[3]_i_1/O
                         net (fo=4, routed)           0.827     3.347    p_0_in__2[3]
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     3.471 f  num0[1]_i_1/O
                         net (fo=4, routed)           1.078     4.549    num0[1]_i_1_n_0
    SLICE_X108Y79        LUT3 (Prop_lut3_I0_O)        0.124     4.673 r  num1[2]_i_4/O
                         net (fo=1, routed)           0.520     5.193    num1[2]_i_4_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.597 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.597    num1_reg[2]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.920 r  num1_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.837     6.757    num11[5]
    SLICE_X109Y80        LUT6 (Prop_lut6_I1_O)        0.306     7.063 r  num1[0]_i_1/O
                         net (fo=1, routed)           0.000     7.063    num1[0]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 1.996ns (28.339%)  route 5.047ns (71.661%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE                         0.000     0.000 r  rand_reg[3]/C
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rand_reg[3]/Q
                         net (fo=23, routed)          1.804     2.223    rand[3]
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.296     2.519 r  point_2[3]_i_1/O
                         net (fo=4, routed)           0.827     3.347    p_0_in__2[3]
    SLICE_X109Y80        LUT6 (Prop_lut6_I3_O)        0.124     3.471 f  num0[1]_i_1/O
                         net (fo=4, routed)           1.078     4.549    num0[1]_i_1_n_0
    SLICE_X108Y79        LUT3 (Prop_lut3_I0_O)        0.124     4.673 r  num1[2]_i_4/O
                         net (fo=1, routed)           0.520     5.193    num1[2]_i_4_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.597 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.597    num1_reg[2]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.920 r  num1_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.817     6.737    num11[5]
    SLICE_X109Y82        LUT3 (Prop_lut3_I0_O)        0.306     7.043 r  num1[3]_i_1/O
                         net (fo=1, routed)           0.000     7.043    num1[3]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ar[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 4.160ns (62.746%)  route 2.470ns (37.254%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE                         0.000     0.000 r  ar_reg[8]/C
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ar_reg[8]/Q
                         net (fo=1, routed)           2.470     2.889    ar_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         3.741     6.630 r  ar_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.630    ar[8]
    V17                                                               r  ar[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.483ns  (logic 4.028ns (62.135%)  route 2.455ns (37.865%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE                         0.000     0.000 r  led_reg[3]_lopt_replica/C
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.455     2.911    led_reg[3]_lopt_replica_1
    N16                  OBUF (Prop_obuf_I_O)         3.572     6.483 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.483    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p11_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p10_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.058%)  route 0.109ns (45.942%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDRE                         0.000     0.000 r  p11_reg[3]/C
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  p11_reg[3]/Q
                         net (fo=7, routed)           0.109     0.237    p11_reg[3]
    SLICE_X107Y83        FDRE                                         r  p10_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p21_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p20_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.214%)  route 0.117ns (47.786%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE                         0.000     0.000 r  p21_reg[3]/C
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  p21_reg[3]/Q
                         net (fo=7, routed)           0.117     0.245    p21_reg[3]
    SLICE_X108Y84        FDRE                                         r  p20_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            point_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE                         0.000     0.000 r  point_1_reg[3]/C
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  point_1_reg[3]/Q
                         net (fo=15, routed)          0.094     0.235    point_1_reg[3]
    SLICE_X106Y78        LUT6 (Prop_lut6_I2_O)        0.045     0.280 r  point_1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.280    p_0_in__1[6]
    SLICE_X106Y78        FDRE                                         r  point_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p11_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p10_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.113%)  route 0.152ns (51.887%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE                         0.000     0.000 r  p11_reg[5]/C
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p11_reg[5]/Q
                         net (fo=5, routed)           0.152     0.293    p11_reg[5]
    SLICE_X107Y84        FDRE                                         r  p10_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t10_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            turn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE                         0.000     0.000 r  t10_reg[0]/C
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  t10_reg[0]/Q
                         net (fo=2, routed)           0.093     0.257    t10_reg[0]
    SLICE_X109Y83        LUT4 (Prop_lut4_I3_O)        0.045     0.302 r  turn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    turn[0]_i_1_n_0
    SLICE_X109Y83        FDRE                                         r  turn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.161%)  route 0.178ns (55.839%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDRE                         0.000     0.000 r  turn_reg[0]/C
    SLICE_X109Y83        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  turn_reg[0]/Q
                         net (fo=31, routed)          0.178     0.319    turn
    SLICE_X109Y82        FDRE                                         r  num1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            point_2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.161%)  route 0.178ns (55.839%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDRE                         0.000     0.000 r  turn_reg[0]/C
    SLICE_X109Y83        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  turn_reg[0]/Q
                         net (fo=31, routed)          0.178     0.319    turn
    SLICE_X109Y82        FDRE                                         r  point_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            point_2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.161%)  route 0.178ns (55.839%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDRE                         0.000     0.000 r  turn_reg[0]/C
    SLICE_X109Y83        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  turn_reg[0]/Q
                         net (fo=31, routed)          0.178     0.319    turn
    SLICE_X109Y82        FDRE                                         r  point_2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            point_2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.161%)  route 0.178ns (55.839%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDRE                         0.000     0.000 r  turn_reg[0]/C
    SLICE_X109Y83        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  turn_reg[0]/Q
                         net (fo=31, routed)          0.178     0.319    turn
    SLICE_X109Y82        FDRE                                         r  point_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t10_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDRE                         0.000     0.000 r  turn_reg[0]/C
    SLICE_X109Y83        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  turn_reg[0]/Q
                         net (fo=31, routed)          0.135     0.276    turn
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.045     0.321 r  t10[0]_i_1/O
                         net (fo=1, routed)           0.000     0.321    t10[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  t10_reg[0]/D
  -------------------------------------------------------------------    -------------------





