
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Tue Dec 12 23:07:19 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.641ns (weighted slack = 1.282ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              40.840ns  (36.0% logic, 64.0% route), 29 logic levels.

 Constraint Details:

     40.840ns physical path delay coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.641ns

 Physical Path Details:

      Data path coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q1 coreInst/SLICE_1003 (from PIN_CLK_X1_c)
ROUTE         2     1.268     R17C20C.Q1 to     R17C19B.B1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R17C19B.B1 to   R17C19B.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_545
ROUTE         5     0.740   R17C19B.OFX0 to     R16C19B.C0 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C19B.C0 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     1.029     R16C20C.F0 to     R17C23B.D1 coreInst/N_62
CTOF_DEL    ---     0.452     R17C23B.D1 to     R17C23B.F1 coreInst/opxMultiplexerInst/SLICE_753
ROUTE         8     0.691     R17C23B.F1 to     R17C24A.C1 coreInst/ALUB_N_16_i
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 coreInst/opxMultiplexerInst/SLICE_683
ROUTE        17     1.492     R17C24A.F1 to     R15C21A.C0 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R15C21A.C0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.888      R7C20B.F0 to     R15C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C18C.A0 to    R15C18C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF0_DE  ---     0.517    R15C18D.FCI to     R15C18D.F0 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.656     R15C18D.F0 to     R16C18B.C0 coreInst/fullALUInst/aluInst/un47_RESULT[5]
CTOF_DEL    ---     0.452     R16C18B.C0 to     R16C18B.F0 SLICE_496
ROUTE         1     0.656     R16C18B.F0 to     R16C19A.C1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_0
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.610     R16C19A.F1 to     R16C19A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.544     R16C19A.F0 to     R16C19D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 coreInst/fullALUInst/aluInst/SLICE_858
ROUTE        17     1.340     R16C19D.F1 to     R12C21B.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R12C21B.D0 to     R12C21B.F0 coreInst/fullALUInst/aluInst/SLICE_995
ROUTE         1     0.563     R12C21B.F0 to     R10C21A.D1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R10C21A.D1 to   R10C21A.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_603
ROUTE         1     1.393   R10C21A.OFX0 to      R6C18B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452      R6C18B.D0 to      R6C18B.F0 coreInst/fullALUInst/aluInst/SLICE_845
ROUTE         1     1.129      R6C18B.F0 to     R12C17A.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R12C17A.C1 to     R12C17A.F1 coreInst/fullALUInst/aluInst/SLICE_839
ROUTE         6     1.160     R12C17A.F1 to     R18C18A.C1 coreInst/ALU_R[4]
CTOOFX_DEL  ---     0.661     R18C18A.C1 to   R18C18A.OFX0 coreInst/busControllerInst/ADDR_BUF[4]/SLICE_555
ROUTE        29     1.140   R18C18A.OFX0 to     R17C17A.C0 ADDR[4]
CTOF_DEL    ---     0.452     R17C17A.C0 to     R17C17A.F0 mcuResourcesInst/memoryMapperInst/SLICE_742
ROUTE         2     0.853     R17C17A.F0 to     R18C16A.D1 mcuResourcesInst/memoryMapperInst/GPIO_MAP_1
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE         4     0.700     R18C16A.F1 to     R18C17D.C0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3
CTOF_DEL    ---     0.452     R18C17D.C0 to     R18C17D.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.384     R18C17D.F0 to     R18C17D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m5_i_a3_sx_0
CTOF_DEL    ---     0.452     R18C17D.C1 to     R18C17D.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE        16     1.549     R18C17D.F1 to     R17C14A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_8
MTOOFX_DEL  ---     0.345     R17C14A.M0 to   R17C14A.OFX0 SLICE_306
ROUTE         5     1.263   R17C14A.OFX0 to     R18C18B.D1 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18B.D1 to     R18C18B.F1 coreInst/SLICE_776
ROUTE         1     0.656     R18C18B.F1 to     R19C18B.C1 coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO
C1TOFCO_DE  ---     0.786     R19C18B.C1 to    R19C18B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 coreInst/programCounterInst/SLICE_69
ROUTE         5     1.763     R19C18C.F0 to     R21C19D.A0 coreInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R21C19D.A0 to     R21C19D.F0 coreInst/programCounterInst/SLICE_793
ROUTE         1     0.544     R21C19D.F0 to     R21C19A.D0 coreInst/programCounterInst/N_76
CTOF_DEL    ---     0.452     R21C19A.D0 to     R21C19A.F0 coreInst/programCounterInst/SLICE_342
ROUTE         1     0.000     R21C19A.F0 to    R21C19A.DI0 coreInst/programCounterInst/PC_A_3[3] (to PIN_CLK_X1_c)
                  --------
                   40.840   (36.0% logic, 64.0% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C20C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C19A.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.641ns (weighted slack = 1.282ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              40.840ns  (36.0% logic, 64.0% route), 29 logic levels.

 Constraint Details:

     40.840ns physical path delay coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.641ns

 Physical Path Details:

      Data path coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q1 coreInst/SLICE_1003 (from PIN_CLK_X1_c)
ROUTE         2     1.268     R17C20C.Q1 to     R17C19B.B1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R17C19B.B1 to   R17C19B.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_545
ROUTE         5     0.740   R17C19B.OFX0 to     R16C19B.C1 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C19B.C1 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     1.029     R16C20C.F0 to     R17C23B.D1 coreInst/N_62
CTOF_DEL    ---     0.452     R17C23B.D1 to     R17C23B.F1 coreInst/opxMultiplexerInst/SLICE_753
ROUTE         8     0.691     R17C23B.F1 to     R17C24A.C1 coreInst/ALUB_N_16_i
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 coreInst/opxMultiplexerInst/SLICE_683
ROUTE        17     1.492     R17C24A.F1 to     R15C21A.C0 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R15C21A.C0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.888      R7C20B.F0 to     R15C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C18C.A0 to    R15C18C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF0_DE  ---     0.517    R15C18D.FCI to     R15C18D.F0 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.656     R15C18D.F0 to     R16C18B.C0 coreInst/fullALUInst/aluInst/un47_RESULT[5]
CTOF_DEL    ---     0.452     R16C18B.C0 to     R16C18B.F0 SLICE_496
ROUTE         1     0.656     R16C18B.F0 to     R16C19A.C1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_0
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.610     R16C19A.F1 to     R16C19A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.544     R16C19A.F0 to     R16C19D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 coreInst/fullALUInst/aluInst/SLICE_858
ROUTE        17     1.340     R16C19D.F1 to     R12C21B.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R12C21B.D0 to     R12C21B.F0 coreInst/fullALUInst/aluInst/SLICE_995
ROUTE         1     0.563     R12C21B.F0 to     R10C21A.D1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R10C21A.D1 to   R10C21A.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_603
ROUTE         1     1.393   R10C21A.OFX0 to      R6C18B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452      R6C18B.D0 to      R6C18B.F0 coreInst/fullALUInst/aluInst/SLICE_845
ROUTE         1     1.129      R6C18B.F0 to     R12C17A.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R12C17A.C1 to     R12C17A.F1 coreInst/fullALUInst/aluInst/SLICE_839
ROUTE         6     1.160     R12C17A.F1 to     R18C18A.C1 coreInst/ALU_R[4]
CTOOFX_DEL  ---     0.661     R18C18A.C1 to   R18C18A.OFX0 coreInst/busControllerInst/ADDR_BUF[4]/SLICE_555
ROUTE        29     1.140   R18C18A.OFX0 to     R17C17A.C0 ADDR[4]
CTOF_DEL    ---     0.452     R17C17A.C0 to     R17C17A.F0 mcuResourcesInst/memoryMapperInst/SLICE_742
ROUTE         2     0.853     R17C17A.F0 to     R18C16A.D1 mcuResourcesInst/memoryMapperInst/GPIO_MAP_1
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE         4     0.700     R18C16A.F1 to     R18C17D.C0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3
CTOF_DEL    ---     0.452     R18C17D.C0 to     R18C17D.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.384     R18C17D.F0 to     R18C17D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m5_i_a3_sx_0
CTOF_DEL    ---     0.452     R18C17D.C1 to     R18C17D.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE        16     1.549     R18C17D.F1 to     R17C14A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_8
MTOOFX_DEL  ---     0.345     R17C14A.M0 to   R17C14A.OFX0 SLICE_306
ROUTE         5     1.263   R17C14A.OFX0 to     R18C18B.D1 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18B.D1 to     R18C18B.F1 coreInst/SLICE_776
ROUTE         1     0.656     R18C18B.F1 to     R19C18B.C1 coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO
C1TOFCO_DE  ---     0.786     R19C18B.C1 to    R19C18B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 coreInst/programCounterInst/SLICE_69
ROUTE         5     1.763     R19C18C.F0 to     R21C19D.A0 coreInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R21C19D.A0 to     R21C19D.F0 coreInst/programCounterInst/SLICE_793
ROUTE         1     0.544     R21C19D.F0 to     R21C19A.D0 coreInst/programCounterInst/N_76
CTOF_DEL    ---     0.452     R21C19A.D0 to     R21C19A.F0 coreInst/programCounterInst/SLICE_342
ROUTE         1     0.000     R21C19A.F0 to    R21C19A.DI0 coreInst/programCounterInst/PC_A_3[3] (to PIN_CLK_X1_c)
                  --------
                   40.840   (36.0% logic, 64.0% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C20C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C19A.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.713ns (weighted slack = 1.426ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              40.768ns  (36.1% logic, 63.9% route), 31 logic levels.

 Constraint Details:

     40.768ns physical path delay coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.713ns

 Physical Path Details:

      Data path coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q1 coreInst/SLICE_1003 (from PIN_CLK_X1_c)
ROUTE         2     1.268     R17C20C.Q1 to     R17C19B.B1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R17C19B.B1 to   R17C19B.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_545
ROUTE         5     0.740   R17C19B.OFX0 to     R16C19B.C1 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C19B.C1 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     1.029     R16C20C.F0 to     R17C23B.D1 coreInst/N_62
CTOF_DEL    ---     0.452     R17C23B.D1 to     R17C23B.F1 coreInst/opxMultiplexerInst/SLICE_753
ROUTE         8     0.691     R17C23B.F1 to     R17C24A.C1 coreInst/ALUB_N_16_i
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 coreInst/opxMultiplexerInst/SLICE_683
ROUTE        17     1.492     R17C24A.F1 to     R15C21A.C0 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R15C21A.C0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.888      R7C20B.F0 to     R15C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C18C.A0 to    R15C18C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C18D.FCI to    R15C18D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C19A.FCI to    R15C19A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C19B.FCI to    R15C19B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R15C19C.FCI to     R15C19C.F0 coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     1.254     R15C19C.F0 to     R16C19A.B1 coreInst/fullALUInst/aluInst/un47_RESULT[11]
CTOF_DEL    ---     0.452     R16C19A.B1 to     R16C19A.F1 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.610     R16C19A.F1 to     R16C19A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.544     R16C19A.F0 to     R16C19D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 coreInst/fullALUInst/aluInst/SLICE_858
ROUTE        17     1.340     R16C19D.F1 to     R12C21B.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R12C21B.D0 to     R12C21B.F0 coreInst/fullALUInst/aluInst/SLICE_995
ROUTE         1     0.563     R12C21B.F0 to     R10C21A.D1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R10C21A.D1 to   R10C21A.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_603
ROUTE         1     1.393   R10C21A.OFX0 to      R6C18B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452      R6C18B.D0 to      R6C18B.F0 coreInst/fullALUInst/aluInst/SLICE_845
ROUTE         1     1.129      R6C18B.F0 to     R12C17A.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R12C17A.C1 to     R12C17A.F1 coreInst/fullALUInst/aluInst/SLICE_839
ROUTE         6     1.160     R12C17A.F1 to     R18C18A.C1 coreInst/ALU_R[4]
CTOOFX_DEL  ---     0.661     R18C18A.C1 to   R18C18A.OFX0 coreInst/busControllerInst/ADDR_BUF[4]/SLICE_555
ROUTE        29     1.140   R18C18A.OFX0 to     R17C17A.C0 ADDR[4]
CTOF_DEL    ---     0.452     R17C17A.C0 to     R17C17A.F0 mcuResourcesInst/memoryMapperInst/SLICE_742
ROUTE         2     0.853     R17C17A.F0 to     R18C16A.D1 mcuResourcesInst/memoryMapperInst/GPIO_MAP_1
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE         4     0.700     R18C16A.F1 to     R18C17D.C0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3
CTOF_DEL    ---     0.452     R18C17D.C0 to     R18C17D.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.384     R18C17D.F0 to     R18C17D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m5_i_a3_sx_0
CTOF_DEL    ---     0.452     R18C17D.C1 to     R18C17D.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE        16     1.549     R18C17D.F1 to     R17C14A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_8
MTOOFX_DEL  ---     0.345     R17C14A.M0 to   R17C14A.OFX0 SLICE_306
ROUTE         5     1.263   R17C14A.OFX0 to     R18C18B.D1 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18B.D1 to     R18C18B.F1 coreInst/SLICE_776
ROUTE         1     0.656     R18C18B.F1 to     R19C18B.C1 coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO
C1TOFCO_DE  ---     0.786     R19C18B.C1 to    R19C18B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 coreInst/programCounterInst/SLICE_69
ROUTE         5     1.763     R19C18C.F0 to     R21C19D.A0 coreInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R21C19D.A0 to     R21C19D.F0 coreInst/programCounterInst/SLICE_793
ROUTE         1     0.544     R21C19D.F0 to     R21C19A.D0 coreInst/programCounterInst/N_76
CTOF_DEL    ---     0.452     R21C19A.D0 to     R21C19A.F0 coreInst/programCounterInst/SLICE_342
ROUTE         1     0.000     R21C19A.F0 to    R21C19A.DI0 coreInst/programCounterInst/PC_A_3[3] (to PIN_CLK_X1_c)
                  --------
                   40.768   (36.1% logic, 63.9% route), 31 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C20C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C19A.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.713ns (weighted slack = 1.426ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              40.768ns  (36.1% logic, 63.9% route), 31 logic levels.

 Constraint Details:

     40.768ns physical path delay coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.713ns

 Physical Path Details:

      Data path coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q1 coreInst/SLICE_1003 (from PIN_CLK_X1_c)
ROUTE         2     1.268     R17C20C.Q1 to     R17C19B.B1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R17C19B.B1 to   R17C19B.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_545
ROUTE         5     0.740   R17C19B.OFX0 to     R16C19B.C0 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C19B.C0 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     1.029     R16C20C.F0 to     R17C23B.D1 coreInst/N_62
CTOF_DEL    ---     0.452     R17C23B.D1 to     R17C23B.F1 coreInst/opxMultiplexerInst/SLICE_753
ROUTE         8     0.691     R17C23B.F1 to     R17C24A.C1 coreInst/ALUB_N_16_i
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 coreInst/opxMultiplexerInst/SLICE_683
ROUTE        17     1.492     R17C24A.F1 to     R15C21A.C0 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R15C21A.C0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.888      R7C20B.F0 to     R15C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C18C.A0 to    R15C18C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C18D.FCI to    R15C18D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C19A.FCI to    R15C19A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C19B.FCI to    R15C19B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R15C19C.FCI to     R15C19C.F0 coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     1.254     R15C19C.F0 to     R16C19A.B1 coreInst/fullALUInst/aluInst/un47_RESULT[11]
CTOF_DEL    ---     0.452     R16C19A.B1 to     R16C19A.F1 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.610     R16C19A.F1 to     R16C19A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.544     R16C19A.F0 to     R16C19D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 coreInst/fullALUInst/aluInst/SLICE_858
ROUTE        17     1.340     R16C19D.F1 to     R12C21B.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R12C21B.D0 to     R12C21B.F0 coreInst/fullALUInst/aluInst/SLICE_995
ROUTE         1     0.563     R12C21B.F0 to     R10C21A.D1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R10C21A.D1 to   R10C21A.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_603
ROUTE         1     1.393   R10C21A.OFX0 to      R6C18B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452      R6C18B.D0 to      R6C18B.F0 coreInst/fullALUInst/aluInst/SLICE_845
ROUTE         1     1.129      R6C18B.F0 to     R12C17A.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R12C17A.C1 to     R12C17A.F1 coreInst/fullALUInst/aluInst/SLICE_839
ROUTE         6     1.160     R12C17A.F1 to     R18C18A.C1 coreInst/ALU_R[4]
CTOOFX_DEL  ---     0.661     R18C18A.C1 to   R18C18A.OFX0 coreInst/busControllerInst/ADDR_BUF[4]/SLICE_555
ROUTE        29     1.140   R18C18A.OFX0 to     R17C17A.C0 ADDR[4]
CTOF_DEL    ---     0.452     R17C17A.C0 to     R17C17A.F0 mcuResourcesInst/memoryMapperInst/SLICE_742
ROUTE         2     0.853     R17C17A.F0 to     R18C16A.D1 mcuResourcesInst/memoryMapperInst/GPIO_MAP_1
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE         4     0.700     R18C16A.F1 to     R18C17D.C0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3
CTOF_DEL    ---     0.452     R18C17D.C0 to     R18C17D.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.384     R18C17D.F0 to     R18C17D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m5_i_a3_sx_0
CTOF_DEL    ---     0.452     R18C17D.C1 to     R18C17D.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE        16     1.549     R18C17D.F1 to     R17C14A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_8
MTOOFX_DEL  ---     0.345     R17C14A.M0 to   R17C14A.OFX0 SLICE_306
ROUTE         5     1.263   R17C14A.OFX0 to     R18C18B.D1 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18B.D1 to     R18C18B.F1 coreInst/SLICE_776
ROUTE         1     0.656     R18C18B.F1 to     R19C18B.C1 coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO
C1TOFCO_DE  ---     0.786     R19C18B.C1 to    R19C18B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 coreInst/programCounterInst/SLICE_69
ROUTE         5     1.763     R19C18C.F0 to     R21C19D.A0 coreInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R21C19D.A0 to     R21C19D.F0 coreInst/programCounterInst/SLICE_793
ROUTE         1     0.544     R21C19D.F0 to     R21C19A.D0 coreInst/programCounterInst/N_76
CTOF_DEL    ---     0.452     R21C19A.D0 to     R21C19A.F0 coreInst/programCounterInst/SLICE_342
ROUTE         1     0.000     R21C19A.F0 to    R21C19A.DI0 coreInst/programCounterInst/PC_A_3[3] (to PIN_CLK_X1_c)
                  --------
                   40.768   (36.1% logic, 63.9% route), 31 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C20C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C19A.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.727ns (weighted slack = 1.454ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[12]  (to PIN_CLK_X1_c +)

   Delay:              40.754ns  (34.9% logic, 65.1% route), 27 logic levels.

 Constraint Details:

     40.754ns physical path delay coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_346 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.727ns

 Physical Path Details:

      Data path coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q1 coreInst/SLICE_1003 (from PIN_CLK_X1_c)
ROUTE         2     1.268     R17C20C.Q1 to     R17C19B.B1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R17C19B.B1 to   R17C19B.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_545
ROUTE         5     0.740   R17C19B.OFX0 to     R16C19B.C1 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C19B.C1 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     1.029     R16C20C.F0 to     R17C23B.D1 coreInst/N_62
CTOF_DEL    ---     0.452     R17C23B.D1 to     R17C23B.F1 coreInst/opxMultiplexerInst/SLICE_753
ROUTE         8     0.691     R17C23B.F1 to     R17C24A.C1 coreInst/ALUB_N_16_i
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 coreInst/opxMultiplexerInst/SLICE_683
ROUTE        17     1.492     R17C24A.F1 to     R15C21A.C0 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R15C21A.C0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.771      R7C20B.F0 to      R6C16B.D1 coreInst/ALUB_DATA[3]
C1TOFCO_DE  ---     0.786      R6C16B.D1 to     R6C16B.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI coreInst/fullALUInst/aluInst/madd_0_cry_2
FCITOF0_DE  ---     0.517     R6C16C.FCI to      R6C16C.F0 coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     1.304      R6C16C.F0 to      R5C15B.C1 coreInst/fullALUInst/aluInst/madd_0[4]
C1TOFCO_DE  ---     0.786      R5C15B.C1 to     R5C15B.FCO coreInst/fullALUInst/aluInst/SLICE_139
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI coreInst/fullALUInst/aluInst/madd_8_cry_2
FCITOF1_DE  ---     0.569     R5C15C.FCI to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_138
ROUTE         1     1.396      R5C15C.F1 to      R5C12B.C1 coreInst/fullALUInst/aluInst/madd_8[6]
C1TOFCO_DE  ---     0.786      R5C12B.C1 to     R5C12B.FCO coreInst/fullALUInst/aluInst/SLICE_129
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI coreInst/fullALUInst/aluInst/madd_12_cry_2
FCITOF1_DE  ---     0.569     R5C12C.FCI to      R5C12C.F1 coreInst/fullALUInst/aluInst/SLICE_128
ROUTE         2     1.894      R5C12C.F1 to      R9C16B.C0 coreInst/fullALUInst/aluInst/madd_12[8]
CTOF_DEL    ---     0.452      R9C16B.C0 to      R9C16B.F0 coreInst/SLICE_1038
ROUTE         1     0.904      R9C16B.F0 to      R9C18B.B1 coreInst/fullALUInst/aluInst/un21_RESULT[8]
CTOF_DEL    ---     0.452      R9C18B.B1 to      R9C18B.F1 coreInst/SLICE_848
ROUTE         2     1.866      R9C18B.F1 to     R14C19B.B1 coreInst/N_129_0
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 SLICE_442
ROUTE        29     0.925     R14C19B.F1 to     R16C19C.B0 ADDR[8]
CTOF_DEL    ---     0.452     R16C19C.B0 to     R16C19C.F0 SLICE_745
ROUTE         1     1.180     R16C19C.F0 to     R18C19B.B0 mcuResourcesInst/memoryMapperInst/UART_m5_0_a2_1
CTOF_DEL    ---     0.452     R18C19B.B0 to     R18C19B.F0 SLICE_741
ROUTE         1     0.904     R18C19B.F0 to     R18C17B.B0 mcuResourcesInst/memoryMapperInst/UART_m5_0_a2_3
CTOF_DEL    ---     0.452     R18C17B.B0 to     R18C17B.F0 mcuResourcesInst/SLICE_748
ROUTE        10     0.882     R18C17B.F0 to     R18C15B.D1 mcuResourcesInst/memoryMapperInst/UART_m5_0_a2_sx
CTOF_DEL    ---     0.452     R18C15B.D1 to     R18C15B.F1 mcuResourcesInst/SLICE_729
ROUTE         8     0.678     R18C15B.F1 to     R18C16A.C0 mcuResourcesInst/UART_MAP
CTOF_DEL    ---     0.452     R18C16A.C0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE        14     1.412     R18C16A.F0 to     R22C17B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R22C17B.M0 to   R22C17B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_533
ROUTE         1     0.913   R22C17B.OFX0 to     R22C18B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 SLICE_284
ROUTE         5     1.621     R22C18B.F0 to     R19C19B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R19C19B.A1 to    R19C19B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF1_DE  ---     0.569    R19C19C.FCI to     R19C19C.F1 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.542     R19C19C.F1 to     R21C20B.D1 coreInst/PC_A_NEXT[12]
CTOF_DEL    ---     0.452     R21C20B.D1 to     R21C20B.F1 coreInst/programCounterInst/SLICE_346
ROUTE         1     0.000     R21C20B.F1 to    R21C20B.DI1 coreInst/programCounterInst/PC_A_3[12] (to PIN_CLK_X1_c)
                  --------
                   40.754   (34.9% logic, 65.1% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C20C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C20B.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.727ns (weighted slack = 1.454ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[12]  (to PIN_CLK_X1_c +)

   Delay:              40.754ns  (34.9% logic, 65.1% route), 27 logic levels.

 Constraint Details:

     40.754ns physical path delay coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_346 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.727ns

 Physical Path Details:

      Data path coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q1 coreInst/SLICE_1003 (from PIN_CLK_X1_c)
ROUTE         2     1.268     R17C20C.Q1 to     R17C19B.B1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R17C19B.B1 to   R17C19B.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_545
ROUTE         5     0.740   R17C19B.OFX0 to     R16C19B.C0 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C19B.C0 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     1.029     R16C20C.F0 to     R17C23B.D1 coreInst/N_62
CTOF_DEL    ---     0.452     R17C23B.D1 to     R17C23B.F1 coreInst/opxMultiplexerInst/SLICE_753
ROUTE         8     0.691     R17C23B.F1 to     R17C24A.C1 coreInst/ALUB_N_16_i
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 coreInst/opxMultiplexerInst/SLICE_683
ROUTE        17     1.492     R17C24A.F1 to     R15C21A.C0 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R15C21A.C0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.771      R7C20B.F0 to      R6C16B.D1 coreInst/ALUB_DATA[3]
C1TOFCO_DE  ---     0.786      R6C16B.D1 to     R6C16B.FCO coreInst/fullALUInst/aluInst/SLICE_252
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI coreInst/fullALUInst/aluInst/madd_0_cry_2
FCITOF0_DE  ---     0.517     R6C16C.FCI to      R6C16C.F0 coreInst/fullALUInst/aluInst/SLICE_251
ROUTE         1     1.304      R6C16C.F0 to      R5C15B.C1 coreInst/fullALUInst/aluInst/madd_0[4]
C1TOFCO_DE  ---     0.786      R5C15B.C1 to     R5C15B.FCO coreInst/fullALUInst/aluInst/SLICE_139
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI coreInst/fullALUInst/aluInst/madd_8_cry_2
FCITOF1_DE  ---     0.569     R5C15C.FCI to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_138
ROUTE         1     1.396      R5C15C.F1 to      R5C12B.C1 coreInst/fullALUInst/aluInst/madd_8[6]
C1TOFCO_DE  ---     0.786      R5C12B.C1 to     R5C12B.FCO coreInst/fullALUInst/aluInst/SLICE_129
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI coreInst/fullALUInst/aluInst/madd_12_cry_2
FCITOF1_DE  ---     0.569     R5C12C.FCI to      R5C12C.F1 coreInst/fullALUInst/aluInst/SLICE_128
ROUTE         2     1.894      R5C12C.F1 to      R9C16B.C0 coreInst/fullALUInst/aluInst/madd_12[8]
CTOF_DEL    ---     0.452      R9C16B.C0 to      R9C16B.F0 coreInst/SLICE_1038
ROUTE         1     0.904      R9C16B.F0 to      R9C18B.B1 coreInst/fullALUInst/aluInst/un21_RESULT[8]
CTOF_DEL    ---     0.452      R9C18B.B1 to      R9C18B.F1 coreInst/SLICE_848
ROUTE         2     1.866      R9C18B.F1 to     R14C19B.B1 coreInst/N_129_0
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 SLICE_442
ROUTE        29     0.925     R14C19B.F1 to     R16C19C.B0 ADDR[8]
CTOF_DEL    ---     0.452     R16C19C.B0 to     R16C19C.F0 SLICE_745
ROUTE         1     1.180     R16C19C.F0 to     R18C19B.B0 mcuResourcesInst/memoryMapperInst/UART_m5_0_a2_1
CTOF_DEL    ---     0.452     R18C19B.B0 to     R18C19B.F0 SLICE_741
ROUTE         1     0.904     R18C19B.F0 to     R18C17B.B0 mcuResourcesInst/memoryMapperInst/UART_m5_0_a2_3
CTOF_DEL    ---     0.452     R18C17B.B0 to     R18C17B.F0 mcuResourcesInst/SLICE_748
ROUTE        10     0.882     R18C17B.F0 to     R18C15B.D1 mcuResourcesInst/memoryMapperInst/UART_m5_0_a2_sx
CTOF_DEL    ---     0.452     R18C15B.D1 to     R18C15B.F1 mcuResourcesInst/SLICE_729
ROUTE         8     0.678     R18C15B.F1 to     R18C16A.C0 mcuResourcesInst/UART_MAP
CTOF_DEL    ---     0.452     R18C16A.C0 to     R18C16A.F0 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE        14     1.412     R18C16A.F0 to     R22C17B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R22C17B.M0 to   R22C17B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_533
ROUTE         1     0.913   R22C17B.OFX0 to     R22C18B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 SLICE_284
ROUTE         5     1.621     R22C18B.F0 to     R19C19B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R19C19B.A1 to    R19C19B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF1_DE  ---     0.569    R19C19C.FCI to     R19C19C.F1 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.542     R19C19C.F1 to     R21C20B.D1 coreInst/PC_A_NEXT[12]
CTOF_DEL    ---     0.452     R21C20B.D1 to     R21C20B.F1 coreInst/programCounterInst/SLICE_346
ROUTE         1     0.000     R21C20B.F1 to    R21C20B.DI1 coreInst/programCounterInst/PC_A_3[12] (to PIN_CLK_X1_c)
                  --------
                   40.754   (34.9% logic, 65.1% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C20C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C20B.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.778ns (weighted slack = 1.556ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              40.703ns  (35.4% logic, 64.6% route), 29 logic levels.

 Constraint Details:

     40.703ns physical path delay coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.778ns

 Physical Path Details:

      Data path coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q1 coreInst/SLICE_1003 (from PIN_CLK_X1_c)
ROUTE         2     1.268     R17C20C.Q1 to     R17C19C.B1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R17C19C.B1 to   R17C19C.OFX0 coreInst/opxMultiplexerInst/CC_REGX[0]/SLICE_546
ROUTE         7     0.919   R17C19C.OFX0 to     R16C19B.M0 coreInst/CC_REGX[0]
MTOOFX_DEL  ---     0.345     R16C19B.M0 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     1.029     R16C20C.F0 to     R17C23B.D1 coreInst/N_62
CTOF_DEL    ---     0.452     R17C23B.D1 to     R17C23B.F1 coreInst/opxMultiplexerInst/SLICE_753
ROUTE         8     0.691     R17C23B.F1 to     R17C24A.C1 coreInst/ALUB_N_16_i
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 coreInst/opxMultiplexerInst/SLICE_683
ROUTE        17     1.492     R17C24A.F1 to     R15C21A.C0 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R15C21A.C0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.888      R7C20B.F0 to     R15C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C18C.A0 to    R15C18C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF0_DE  ---     0.517    R15C18D.FCI to     R15C18D.F0 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.656     R15C18D.F0 to     R16C18B.C0 coreInst/fullALUInst/aluInst/un47_RESULT[5]
CTOF_DEL    ---     0.452     R16C18B.C0 to     R16C18B.F0 SLICE_496
ROUTE         1     0.656     R16C18B.F0 to     R16C19A.C1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_0
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.610     R16C19A.F1 to     R16C19A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.544     R16C19A.F0 to     R16C19D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 coreInst/fullALUInst/aluInst/SLICE_858
ROUTE        17     1.340     R16C19D.F1 to     R12C21B.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R12C21B.D0 to     R12C21B.F0 coreInst/fullALUInst/aluInst/SLICE_995
ROUTE         1     0.563     R12C21B.F0 to     R10C21A.D1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R10C21A.D1 to   R10C21A.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_603
ROUTE         1     1.393   R10C21A.OFX0 to      R6C18B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452      R6C18B.D0 to      R6C18B.F0 coreInst/fullALUInst/aluInst/SLICE_845
ROUTE         1     1.129      R6C18B.F0 to     R12C17A.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R12C17A.C1 to     R12C17A.F1 coreInst/fullALUInst/aluInst/SLICE_839
ROUTE         6     1.160     R12C17A.F1 to     R18C18A.C1 coreInst/ALU_R[4]
CTOOFX_DEL  ---     0.661     R18C18A.C1 to   R18C18A.OFX0 coreInst/busControllerInst/ADDR_BUF[4]/SLICE_555
ROUTE        29     1.140   R18C18A.OFX0 to     R17C17A.C0 ADDR[4]
CTOF_DEL    ---     0.452     R17C17A.C0 to     R17C17A.F0 mcuResourcesInst/memoryMapperInst/SLICE_742
ROUTE         2     0.853     R17C17A.F0 to     R18C16A.D1 mcuResourcesInst/memoryMapperInst/GPIO_MAP_1
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE         4     0.700     R18C16A.F1 to     R18C17D.C0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3
CTOF_DEL    ---     0.452     R18C17D.C0 to     R18C17D.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.384     R18C17D.F0 to     R18C17D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m5_i_a3_sx_0
CTOF_DEL    ---     0.452     R18C17D.C1 to     R18C17D.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE        16     1.549     R18C17D.F1 to     R17C14A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_8
MTOOFX_DEL  ---     0.345     R17C14A.M0 to   R17C14A.OFX0 SLICE_306
ROUTE         5     1.263   R17C14A.OFX0 to     R18C18B.D1 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18B.D1 to     R18C18B.F1 coreInst/SLICE_776
ROUTE         1     0.656     R18C18B.F1 to     R19C18B.C1 coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO
C1TOFCO_DE  ---     0.786     R19C18B.C1 to    R19C18B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 coreInst/programCounterInst/SLICE_69
ROUTE         5     1.763     R19C18C.F0 to     R21C19D.A0 coreInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R21C19D.A0 to     R21C19D.F0 coreInst/programCounterInst/SLICE_793
ROUTE         1     0.544     R21C19D.F0 to     R21C19A.D0 coreInst/programCounterInst/N_76
CTOF_DEL    ---     0.452     R21C19A.D0 to     R21C19A.F0 coreInst/programCounterInst/SLICE_342
ROUTE         1     0.000     R21C19A.F0 to    R21C19A.DI0 coreInst/programCounterInst/PC_A_3[3] (to PIN_CLK_X1_c)
                  --------
                   40.703   (35.4% logic, 64.6% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C20C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C19A.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.781ns (weighted slack = 1.562ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              40.700ns  (36.1% logic, 63.9% route), 29 logic levels.

 Constraint Details:

     40.700ns physical path delay coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.781ns

 Physical Path Details:

      Data path coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q1 coreInst/SLICE_1003 (from PIN_CLK_X1_c)
ROUTE         2     1.268     R17C20C.Q1 to     R17C19B.B1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R17C19B.B1 to   R17C19B.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_545
ROUTE         5     0.740   R17C19B.OFX0 to     R16C19B.C0 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C19B.C0 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     0.869     R16C20C.F0 to     R16C20B.A1 coreInst/N_62
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 coreInst/opxMultiplexerInst/SLICE_680
ROUTE         1     0.904     R16C20B.F1 to     R16C22A.B0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_3[1]
CTOF_DEL    ---     0.452     R16C22A.B0 to     R16C22A.F0 coreInst/opxMultiplexerInst/SLICE_681
ROUTE        24     1.299     R16C22A.F0 to     R15C21A.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.888      R7C20B.F0 to     R15C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C18C.A0 to    R15C18C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF0_DE  ---     0.517    R15C18D.FCI to     R15C18D.F0 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.656     R15C18D.F0 to     R16C18B.C0 coreInst/fullALUInst/aluInst/un47_RESULT[5]
CTOF_DEL    ---     0.452     R16C18B.C0 to     R16C18B.F0 SLICE_496
ROUTE         1     0.656     R16C18B.F0 to     R16C19A.C1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_0
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.610     R16C19A.F1 to     R16C19A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.544     R16C19A.F0 to     R16C19D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 coreInst/fullALUInst/aluInst/SLICE_858
ROUTE        17     1.340     R16C19D.F1 to     R12C21B.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R12C21B.D0 to     R12C21B.F0 coreInst/fullALUInst/aluInst/SLICE_995
ROUTE         1     0.563     R12C21B.F0 to     R10C21A.D1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R10C21A.D1 to   R10C21A.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_603
ROUTE         1     1.393   R10C21A.OFX0 to      R6C18B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452      R6C18B.D0 to      R6C18B.F0 coreInst/fullALUInst/aluInst/SLICE_845
ROUTE         1     1.129      R6C18B.F0 to     R12C17A.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R12C17A.C1 to     R12C17A.F1 coreInst/fullALUInst/aluInst/SLICE_839
ROUTE         6     1.160     R12C17A.F1 to     R18C18A.C1 coreInst/ALU_R[4]
CTOOFX_DEL  ---     0.661     R18C18A.C1 to   R18C18A.OFX0 coreInst/busControllerInst/ADDR_BUF[4]/SLICE_555
ROUTE        29     1.140   R18C18A.OFX0 to     R17C17A.C0 ADDR[4]
CTOF_DEL    ---     0.452     R17C17A.C0 to     R17C17A.F0 mcuResourcesInst/memoryMapperInst/SLICE_742
ROUTE         2     0.853     R17C17A.F0 to     R18C16A.D1 mcuResourcesInst/memoryMapperInst/GPIO_MAP_1
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE         4     0.700     R18C16A.F1 to     R18C17D.C0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3
CTOF_DEL    ---     0.452     R18C17D.C0 to     R18C17D.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.384     R18C17D.F0 to     R18C17D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m5_i_a3_sx_0
CTOF_DEL    ---     0.452     R18C17D.C1 to     R18C17D.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE        16     1.549     R18C17D.F1 to     R17C14A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_8
MTOOFX_DEL  ---     0.345     R17C14A.M0 to   R17C14A.OFX0 SLICE_306
ROUTE         5     1.263   R17C14A.OFX0 to     R18C18B.D1 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18B.D1 to     R18C18B.F1 coreInst/SLICE_776
ROUTE         1     0.656     R18C18B.F1 to     R19C18B.C1 coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO
C1TOFCO_DE  ---     0.786     R19C18B.C1 to    R19C18B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 coreInst/programCounterInst/SLICE_69
ROUTE         5     1.763     R19C18C.F0 to     R21C19D.A0 coreInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R21C19D.A0 to     R21C19D.F0 coreInst/programCounterInst/SLICE_793
ROUTE         1     0.544     R21C19D.F0 to     R21C19A.D0 coreInst/programCounterInst/N_76
CTOF_DEL    ---     0.452     R21C19A.D0 to     R21C19A.F0 coreInst/programCounterInst/SLICE_342
ROUTE         1     0.000     R21C19A.F0 to    R21C19A.DI0 coreInst/programCounterInst/PC_A_3[3] (to PIN_CLK_X1_c)
                  --------
                   40.700   (36.1% logic, 63.9% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C20C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C19A.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.781ns (weighted slack = 1.562ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              40.700ns  (36.1% logic, 63.9% route), 29 logic levels.

 Constraint Details:

     40.700ns physical path delay coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.781ns

 Physical Path Details:

      Data path coreInst/SLICE_1003 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q1 coreInst/SLICE_1003 (from PIN_CLK_X1_c)
ROUTE         2     1.268     R17C20C.Q1 to     R17C19B.B1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R17C19B.B1 to   R17C19B.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_545
ROUTE         5     0.740   R17C19B.OFX0 to     R16C19B.C1 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C19B.C1 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     0.869     R16C20C.F0 to     R16C20B.A1 coreInst/N_62
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 coreInst/opxMultiplexerInst/SLICE_680
ROUTE         1     0.904     R16C20B.F1 to     R16C22A.B0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_3[1]
CTOF_DEL    ---     0.452     R16C22A.B0 to     R16C22A.F0 coreInst/opxMultiplexerInst/SLICE_681
ROUTE        24     1.299     R16C22A.F0 to     R15C21A.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.888      R7C20B.F0 to     R15C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C18C.A0 to    R15C18C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF0_DE  ---     0.517    R15C18D.FCI to     R15C18D.F0 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.656     R15C18D.F0 to     R16C18B.C0 coreInst/fullALUInst/aluInst/un47_RESULT[5]
CTOF_DEL    ---     0.452     R16C18B.C0 to     R16C18B.F0 SLICE_496
ROUTE         1     0.656     R16C18B.F0 to     R16C19A.C1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_0
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.610     R16C19A.F1 to     R16C19A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.544     R16C19A.F0 to     R16C19D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 coreInst/fullALUInst/aluInst/SLICE_858
ROUTE        17     1.340     R16C19D.F1 to     R12C21B.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R12C21B.D0 to     R12C21B.F0 coreInst/fullALUInst/aluInst/SLICE_995
ROUTE         1     0.563     R12C21B.F0 to     R10C21A.D1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R10C21A.D1 to   R10C21A.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_603
ROUTE         1     1.393   R10C21A.OFX0 to      R6C18B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452      R6C18B.D0 to      R6C18B.F0 coreInst/fullALUInst/aluInst/SLICE_845
ROUTE         1     1.129      R6C18B.F0 to     R12C17A.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R12C17A.C1 to     R12C17A.F1 coreInst/fullALUInst/aluInst/SLICE_839
ROUTE         6     1.160     R12C17A.F1 to     R18C18A.C1 coreInst/ALU_R[4]
CTOOFX_DEL  ---     0.661     R18C18A.C1 to   R18C18A.OFX0 coreInst/busControllerInst/ADDR_BUF[4]/SLICE_555
ROUTE        29     1.140   R18C18A.OFX0 to     R17C17A.C0 ADDR[4]
CTOF_DEL    ---     0.452     R17C17A.C0 to     R17C17A.F0 mcuResourcesInst/memoryMapperInst/SLICE_742
ROUTE         2     0.853     R17C17A.F0 to     R18C16A.D1 mcuResourcesInst/memoryMapperInst/GPIO_MAP_1
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE         4     0.700     R18C16A.F1 to     R18C17D.C0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3
CTOF_DEL    ---     0.452     R18C17D.C0 to     R18C17D.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.384     R18C17D.F0 to     R18C17D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m5_i_a3_sx_0
CTOF_DEL    ---     0.452     R18C17D.C1 to     R18C17D.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE        16     1.549     R18C17D.F1 to     R17C14A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_8
MTOOFX_DEL  ---     0.345     R17C14A.M0 to   R17C14A.OFX0 SLICE_306
ROUTE         5     1.263   R17C14A.OFX0 to     R18C18B.D1 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18B.D1 to     R18C18B.F1 coreInst/SLICE_776
ROUTE         1     0.656     R18C18B.F1 to     R19C18B.C1 coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO
C1TOFCO_DE  ---     0.786     R19C18B.C1 to    R19C18B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 coreInst/programCounterInst/SLICE_69
ROUTE         5     1.763     R19C18C.F0 to     R21C19D.A0 coreInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R21C19D.A0 to     R21C19D.F0 coreInst/programCounterInst/SLICE_793
ROUTE         1     0.544     R21C19D.F0 to     R21C19A.D0 coreInst/programCounterInst/N_76
CTOF_DEL    ---     0.452     R21C19A.D0 to     R21C19A.F0 coreInst/programCounterInst/SLICE_342
ROUTE         1     0.000     R21C19A.F0 to    R21C19A.DI0 coreInst/programCounterInst/PC_A_3[3] (to PIN_CLK_X1_c)
                  --------
                   40.700   (36.1% logic, 63.9% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C20C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C19A.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.816ns (weighted slack = 1.632ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[4]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              40.665ns  (35.4% logic, 64.6% route), 29 logic levels.

 Constraint Details:

     40.665ns physical path delay coreInst/SLICE_1033 to coreInst/programCounterInst/SLICE_342 meets
     41.667ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 41.481ns) by 0.816ns

 Physical Path Details:

      Data path coreInst/SLICE_1033 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C21D.CLK to     R17C21D.Q1 coreInst/SLICE_1033 (from PIN_CLK_X1_c)
ROUTE         2     1.230     R17C21D.Q1 to     R17C19C.A1 coreInst/DEBUG_INSTRUCTION[4]
CTOOFX_DEL  ---     0.661     R17C19C.A1 to   R17C19C.OFX0 coreInst/opxMultiplexerInst/CC_REGX[0]/SLICE_546
ROUTE         7     0.919   R17C19C.OFX0 to     R16C19B.M0 coreInst/CC_REGX[0]
MTOOFX_DEL  ---     0.345     R16C19B.M0 to   R16C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_571
ROUTE         2     0.680   R16C19B.OFX0 to     R16C20C.C0 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C20C.C0 to     R16C20C.F0 coreInst/SLICE_1008
ROUTE         3     1.029     R16C20C.F0 to     R17C23B.D1 coreInst/N_62
CTOF_DEL    ---     0.452     R17C23B.D1 to     R17C23B.F1 coreInst/opxMultiplexerInst/SLICE_753
ROUTE         8     0.691     R17C23B.F1 to     R17C24A.C1 coreInst/ALUB_N_16_i
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 coreInst/opxMultiplexerInst/SLICE_683
ROUTE        17     1.492     R17C24A.F1 to     R15C21A.C0 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R15C21A.C0 to     R15C21A.F0 coreInst/fullALUInst/SLICE_818
ROUTE         6     1.438     R15C21A.F0 to      R7C20B.C0 coreInst/fullALUInst/N_68
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/SLICE_691
ROUTE        82     1.888      R7C20B.F0 to     R15C18C.A0 coreInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C18C.A0 to    R15C18C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF0_DE  ---     0.517    R15C18D.FCI to     R15C18D.F0 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.656     R15C18D.F0 to     R16C18B.C0 coreInst/fullALUInst/aluInst/un47_RESULT[5]
CTOF_DEL    ---     0.452     R16C18B.C0 to     R16C18B.F0 SLICE_496
ROUTE         1     0.656     R16C18B.F0 to     R16C19A.C1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_0
CTOF_DEL    ---     0.452     R16C19A.C1 to     R16C19A.F1 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.610     R16C19A.F1 to     R16C19A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R16C19A.B0 to     R16C19A.F0 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1     0.544     R16C19A.F0 to     R16C19D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 coreInst/fullALUInst/aluInst/SLICE_858
ROUTE        17     1.340     R16C19D.F1 to     R12C21B.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R12C21B.D0 to     R12C21B.F0 coreInst/fullALUInst/aluInst/SLICE_995
ROUTE         1     0.563     R12C21B.F0 to     R10C21A.D1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R10C21A.D1 to   R10C21A.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_603
ROUTE         1     1.393   R10C21A.OFX0 to      R6C18B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452      R6C18B.D0 to      R6C18B.F0 coreInst/fullALUInst/aluInst/SLICE_845
ROUTE         1     1.129      R6C18B.F0 to     R12C17A.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R12C17A.C1 to     R12C17A.F1 coreInst/fullALUInst/aluInst/SLICE_839
ROUTE         6     1.160     R12C17A.F1 to     R18C18A.C1 coreInst/ALU_R[4]
CTOOFX_DEL  ---     0.661     R18C18A.C1 to   R18C18A.OFX0 coreInst/busControllerInst/ADDR_BUF[4]/SLICE_555
ROUTE        29     1.140   R18C18A.OFX0 to     R17C17A.C0 ADDR[4]
CTOF_DEL    ---     0.452     R17C17A.C0 to     R17C17A.F0 mcuResourcesInst/memoryMapperInst/SLICE_742
ROUTE         2     0.853     R17C17A.F0 to     R18C16A.D1 mcuResourcesInst/memoryMapperInst/GPIO_MAP_1
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 mcuResourcesInst/memoryMapperInst/SLICE_734
ROUTE         4     0.700     R18C16A.F1 to     R18C17D.C0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3
CTOF_DEL    ---     0.452     R18C17D.C0 to     R18C17D.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.384     R18C17D.F0 to     R18C17D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m5_i_a3_sx_0
CTOF_DEL    ---     0.452     R18C17D.C1 to     R18C17D.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE        16     1.549     R18C17D.F1 to     R17C14A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_8
MTOOFX_DEL  ---     0.345     R17C14A.M0 to   R17C14A.OFX0 SLICE_306
ROUTE         5     1.263   R17C14A.OFX0 to     R18C18B.D1 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18B.D1 to     R18C18B.F1 coreInst/SLICE_776
ROUTE         1     0.656     R18C18B.F1 to     R19C18B.C1 coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO
C1TOFCO_DE  ---     0.786     R19C18B.C1 to    R19C18B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R19C18C.FCI to     R19C18C.F0 coreInst/programCounterInst/SLICE_69
ROUTE         5     1.763     R19C18C.F0 to     R21C19D.A0 coreInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R21C19D.A0 to     R21C19D.F0 coreInst/programCounterInst/SLICE_793
ROUTE         1     0.544     R21C19D.F0 to     R21C19A.D0 coreInst/programCounterInst/N_76
CTOF_DEL    ---     0.452     R21C19A.D0 to     R21C19A.F0 coreInst/programCounterInst/SLICE_342
ROUTE         1     0.000     R21C19A.F0 to    R21C19A.DI0 coreInst/programCounterInst/PC_A_3[3] (to PIN_CLK_X1_c)
                  --------
                   40.665   (35.4% logic, 64.6% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1033:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.351       C8.PADDI to    R17C21D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       262     2.315       C8.PADDI to    R21C19A.CLK PIN_CLK_X1_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

Report:   12.188MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   12.188 MHz|  29  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i   Source: coreInst/SLICE_1003.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 9

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_495.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 19
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 262
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i   Source: coreInst/SLICE_1003.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4

   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_495.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 5 nets, and 7379 connections (96.13% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Tue Dec 12 23:07:20 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[0]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.349ns  (14.3% logic, 85.7% route), 3 logic levels.

 Constraint Details:

      2.349ns physical path delay coreInst/SLICE_338 to coreInst/instructionPhaseDecoderInst/SLICE_407 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.013ns

 Physical Path Details:

      Data path coreInst/SLICE_338 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C24C.CLK to     R17C24C.Q1 coreInst/SLICE_338 (from PIN_CLK_X1_c)
ROUTE         5     0.214     R17C24C.Q1 to     R17C22C.A1 coreInst/instructionPhaseDecoderInst/PHASE_R[0]
CTOF_DEL    ---     0.101     R17C22C.A1 to     R17C22C.F1 coreInst/SLICE_969
ROUTE         3     1.800     R17C22C.F1 to     R17C22A.A0 coreInst/instructionPhaseDecoderInst/N_35
CTOF_DEL    ---     0.101     R17C22A.A0 to     R17C22A.F0 coreInst/instructionPhaseDecoderInst/SLICE_407
ROUTE         1     0.000     R17C22A.F0 to    R17C22A.DI0 coreInst/instructionPhaseDecoderInst/N_8_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.349   (14.3% logic, 85.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R17C24C.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[3]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.349ns  (14.3% logic, 85.7% route), 3 logic levels.

 Constraint Details:

      2.349ns physical path delay coreInst/SLICE_338 to coreInst/instructionPhaseDecoderInst/SLICE_408 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.013ns

 Physical Path Details:

      Data path coreInst/SLICE_338 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C24C.CLK to     R17C24C.Q1 coreInst/SLICE_338 (from PIN_CLK_X1_c)
ROUTE         5     0.214     R17C24C.Q1 to     R17C22C.A1 coreInst/instructionPhaseDecoderInst/PHASE_R[0]
CTOF_DEL    ---     0.101     R17C22C.A1 to     R17C22C.F1 coreInst/SLICE_969
ROUTE         3     1.800     R17C22C.F1 to     R17C22B.A1 coreInst/instructionPhaseDecoderInst/N_35
CTOF_DEL    ---     0.101     R17C22B.A1 to     R17C22B.F1 coreInst/instructionPhaseDecoderInst/SLICE_408
ROUTE         1     0.000     R17C22B.F1 to    R17C22B.DI1 coreInst/instructionPhaseDecoderInst/N_10_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.349   (14.3% logic, 85.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R17C24C.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22B.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[1]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[0]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.355ns  (14.2% logic, 85.8% route), 3 logic levels.

 Constraint Details:

      2.355ns physical path delay coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_407 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.019ns

 Physical Path Details:

      Data path coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C23A.CLK to     R16C23A.Q0 coreInst/SLICE_754 (from PIN_CLK_X1_c)
ROUTE         7     0.220     R16C23A.Q0 to     R17C22C.D1 coreInst/instructionPhaseDecoderInst/PHASE_R[1]
CTOF_DEL    ---     0.101     R17C22C.D1 to     R17C22C.F1 coreInst/SLICE_969
ROUTE         3     1.800     R17C22C.F1 to     R17C22A.A0 coreInst/instructionPhaseDecoderInst/N_35
CTOF_DEL    ---     0.101     R17C22A.A0 to     R17C22A.F0 coreInst/instructionPhaseDecoderInst/SLICE_407
ROUTE         1     0.000     R17C22A.F0 to    R17C22A.DI0 coreInst/instructionPhaseDecoderInst/N_8_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.355   (14.2% logic, 85.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_754:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R16C23A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[1]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[3]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.355ns  (14.2% logic, 85.8% route), 3 logic levels.

 Constraint Details:

      2.355ns physical path delay coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_408 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.019ns

 Physical Path Details:

      Data path coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C23A.CLK to     R16C23A.Q0 coreInst/SLICE_754 (from PIN_CLK_X1_c)
ROUTE         7     0.220     R16C23A.Q0 to     R17C22C.D1 coreInst/instructionPhaseDecoderInst/PHASE_R[1]
CTOF_DEL    ---     0.101     R17C22C.D1 to     R17C22C.F1 coreInst/SLICE_969
ROUTE         3     1.800     R17C22C.F1 to     R17C22B.A1 coreInst/instructionPhaseDecoderInst/N_35
CTOF_DEL    ---     0.101     R17C22B.A1 to     R17C22B.F1 coreInst/instructionPhaseDecoderInst/SLICE_408
ROUTE         1     0.000     R17C22B.F1 to    R17C22B.DI1 coreInst/instructionPhaseDecoderInst/N_10_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.355   (14.2% logic, 85.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_754:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R16C23A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22B.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.020ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[1]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.356ns  (14.2% logic, 85.8% route), 3 logic levels.

 Constraint Details:

      2.356ns physical path delay coreInst/SLICE_762 to coreInst/instructionPhaseDecoderInst/SLICE_407 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.020ns

 Physical Path Details:

      Data path coreInst/SLICE_762 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22A.CLK to     R15C22A.Q0 coreInst/SLICE_762 (from PIN_CLK_X1_c)
ROUTE         7     0.248     R15C22A.Q0 to     R17C20C.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[3]
CTOF_DEL    ---     0.101     R17C20C.C1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     1.773     R17C20C.F1 to     R17C22A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.101     R17C22A.A1 to     R17C22A.F1 coreInst/instructionPhaseDecoderInst/SLICE_407
ROUTE         1     0.000     R17C22A.F1 to    R17C22A.DI1 coreInst/instructionPhaseDecoderInst/N_12_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.356   (14.2% logic, 85.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_762:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R15C22A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[2]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[3]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.358ns  (14.2% logic, 85.8% route), 3 logic levels.

 Constraint Details:

      2.358ns physical path delay coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_408 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.022ns

 Physical Path Details:

      Data path coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C23A.CLK to     R16C23A.Q1 coreInst/SLICE_754 (from PIN_CLK_X1_c)
ROUTE         5     0.223     R16C23A.Q1 to     R17C22C.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.101     R17C22C.C1 to     R17C22C.F1 coreInst/SLICE_969
ROUTE         3     1.800     R17C22C.F1 to     R17C22B.A1 coreInst/instructionPhaseDecoderInst/N_35
CTOF_DEL    ---     0.101     R17C22B.A1 to     R17C22B.F1 coreInst/instructionPhaseDecoderInst/SLICE_408
ROUTE         1     0.000     R17C22B.F1 to    R17C22B.DI1 coreInst/instructionPhaseDecoderInst/N_10_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.358   (14.2% logic, 85.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_754:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R16C23A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22B.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[2]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[0]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.358ns  (14.2% logic, 85.8% route), 3 logic levels.

 Constraint Details:

      2.358ns physical path delay coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_407 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.022ns

 Physical Path Details:

      Data path coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C23A.CLK to     R16C23A.Q1 coreInst/SLICE_754 (from PIN_CLK_X1_c)
ROUTE         5     0.223     R16C23A.Q1 to     R17C22C.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.101     R17C22C.C1 to     R17C22C.F1 coreInst/SLICE_969
ROUTE         3     1.800     R17C22C.F1 to     R17C22A.A0 coreInst/instructionPhaseDecoderInst/N_35
CTOF_DEL    ---     0.101     R17C22A.A0 to     R17C22A.F0 coreInst/instructionPhaseDecoderInst/SLICE_407
ROUTE         1     0.000     R17C22A.F0 to    R17C22A.DI0 coreInst/instructionPhaseDecoderInst/N_8_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.358   (14.2% logic, 85.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_754:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R16C23A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.036ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/DEBUG_STEP_ACK  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[3]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.372ns  (9.9% logic, 90.1% route), 2 logic levels.

 Constraint Details:

      2.372ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_288 to coreInst/instructionPhaseDecoderInst/SLICE_408 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.036ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_288 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C26B.CLK to     R17C26B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_288 (from PIN_CLK_X1_c)
ROUTE         5     2.138     R17C26B.Q0 to     R17C22B.C1 coreInst/DEBUG_ACK
CTOF_DEL    ---     0.101     R17C22B.C1 to     R17C22B.F1 coreInst/instructionPhaseDecoderInst/SLICE_408
ROUTE         1     0.000     R17C22B.F1 to    R17C22B.DI1 coreInst/instructionPhaseDecoderInst/N_10_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.372   (9.9% logic, 90.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R17C26B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22B.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.042ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/RESET_R  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[0]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.378ns  (9.8% logic, 90.2% route), 2 logic levels.

 Constraint Details:

      2.378ns physical path delay coreInst/SLICE_762 to coreInst/instructionPhaseDecoderInst/SLICE_407 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.042ns

 Physical Path Details:

      Data path coreInst/SLICE_762 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22A.CLK to     R15C22A.Q1 coreInst/SLICE_762 (from PIN_CLK_X1_c)
ROUTE         2     2.144     R15C22A.Q1 to     R17C22A.D0 coreInst/instructionPhaseDecoderInst/RESET_R
CTOF_DEL    ---     0.101     R17C22A.D0 to     R17C22A.F0 coreInst/instructionPhaseDecoderInst/SLICE_407
ROUTE         1     0.000     R17C22A.F0 to    R17C22A.DI0 coreInst/instructionPhaseDecoderInst/N_8_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.378   (9.8% logic, 90.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_762:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R15C22A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[1]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[2]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.398ns  (9.8% logic, 90.2% route), 2 logic levels.

 Constraint Details:

      2.398ns physical path delay coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_408 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.349ns skew requirement (totaling 2.336ns) by 0.062ns

 Physical Path Details:

      Data path coreInst/SLICE_754 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C23A.CLK to     R16C23A.Q0 coreInst/SLICE_754 (from PIN_CLK_X1_c)
ROUTE         7     2.164     R16C23A.Q0 to     R17C22B.D0 coreInst/instructionPhaseDecoderInst/PHASE_R[1]
CTOF_DEL    ---     0.101     R17C22B.D0 to     R17C22B.F0 coreInst/instructionPhaseDecoderInst/SLICE_408
ROUTE         1     0.000     R17C22B.F0 to    R17C22B.DI0 coreInst/instructionPhaseDecoderInst/N_6_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.398   (9.8% logic, 90.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_754:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R16C23A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       262     0.907       C8.PADDI to    R12C16A.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R12C16A.CLK to     R12C16A.Q0 coreInst/SLICE_840
ROUTE         2     0.743     R12C16A.Q0 to     R17C20C.A1 coreInst/DEBUG_INC_REQ
CTOF_DEL    ---     0.177     R17C20C.A1 to     R17C20C.F1 coreInst/SLICE_1003
ROUTE         3     0.233     R17C20C.F1 to     R17C20D.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R17C20D.B1 to     R17C20D.F1 coreInst/SLICE_718
ROUTE         1     0.226     R17C20D.F1 to     R17C20C.B0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R17C20C.B0 to     R17C20C.F0 coreInst/SLICE_1003
ROUTE         2     0.462     R17C20C.F0 to    R17C22B.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    3.705   (30.6% logic, 69.4% route), 5 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i   Source: coreInst/SLICE_1003.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 9

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_495.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 19
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 262
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i   Source: coreInst/SLICE_1003.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4

   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_495.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 5 nets, and 7379 connections (96.13% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

