../../../../../../rtl/verilog/peripheral/axi4/peripheral_spram_axi4.sv

../../../../../../bench/verilog/tests/peripheral/axi4/peripheral_spram_testbench.sv
