

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_RESIDUAL'
================================================================
* Date:           Tue Sep 30 23:58:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.158 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      773|      773|  3.092 us|  3.092 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESIDUAL  |      771|      771|         5|          1|          1|   768|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MHSA.cpp:197]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.39ns)   --->   "%store_ln197 = store i10 0, i10 %i" [kernel_MHSA.cpp:197]   --->   Operation 9 'store' 'store_ln197' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc234"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_6 = load i10 %i" [kernel_MHSA.cpp:197]   --->   Operation 11 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%add_ln197 = add i10 %i_6, i10 1" [kernel_MHSA.cpp:197]   --->   Operation 12 'add' 'add_ln197' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "%icmp_ln197 = icmp_eq  i10 %i_6, i10 768" [kernel_MHSA.cpp:197]   --->   Operation 13 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.inc234.split, void %for.inc237.exitStub" [kernel_MHSA.cpp:197]   --->   Operation 14 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i10 %i_6" [kernel_MHSA.cpp:197]   --->   Operation 15 'trunc' 'trunc_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_6, i32 3, i32 9" [kernel_MHSA.cpp:197]   --->   Operation 16 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i7 %lshr_ln7" [kernel_MHSA.cpp:197]   --->   Operation 17 'zext' 'zext_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 18 'getelementptr' 'current_input_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 19 'getelementptr' 'current_input_8_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 20 'getelementptr' 'current_input_9_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 21 'getelementptr' 'current_input_10_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 22 'getelementptr' 'current_input_11_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 23 'getelementptr' 'current_input_12_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 24 'getelementptr' 'current_input_13_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 25 'getelementptr' 'current_input_14_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_load = muxlogic i7 %current_input_addr"   --->   Operation 26 'muxlogic' 'muxLogicRAMAddr_to_current_input_load' <Predicate = (!icmp_ln197)> <Delay = 0.43>
ST_1 : Operation 27 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_MHSA.cpp:199]   --->   Operation 27 'load' 'current_input_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 28 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_8_load = muxlogic i7 %current_input_8_addr"   --->   Operation 28 'muxlogic' 'muxLogicRAMAddr_to_current_input_8_load' <Predicate = (!icmp_ln197)> <Delay = 0.43>
ST_1 : Operation 29 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_MHSA.cpp:199]   --->   Operation 29 'load' 'current_input_8_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 30 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_9_load = muxlogic i7 %current_input_9_addr"   --->   Operation 30 'muxlogic' 'muxLogicRAMAddr_to_current_input_9_load' <Predicate = (!icmp_ln197)> <Delay = 0.43>
ST_1 : Operation 31 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_MHSA.cpp:199]   --->   Operation 31 'load' 'current_input_9_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 32 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_10_load = muxlogic i7 %current_input_10_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_current_input_10_load' <Predicate = (!icmp_ln197)> <Delay = 0.43>
ST_1 : Operation 33 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_MHSA.cpp:199]   --->   Operation 33 'load' 'current_input_10_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 34 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_11_load = muxlogic i7 %current_input_11_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_current_input_11_load' <Predicate = (!icmp_ln197)> <Delay = 0.43>
ST_1 : Operation 35 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_MHSA.cpp:199]   --->   Operation 35 'load' 'current_input_11_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 36 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_12_load = muxlogic i7 %current_input_12_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_current_input_12_load' <Predicate = (!icmp_ln197)> <Delay = 0.43>
ST_1 : Operation 37 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_MHSA.cpp:199]   --->   Operation 37 'load' 'current_input_12_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 38 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_13_load = muxlogic i7 %current_input_13_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_current_input_13_load' <Predicate = (!icmp_ln197)> <Delay = 0.43>
ST_1 : Operation 39 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_MHSA.cpp:199]   --->   Operation 39 'load' 'current_input_13_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 40 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_14_load = muxlogic i7 %current_input_14_addr"   --->   Operation 40 'muxlogic' 'muxLogicRAMAddr_to_current_input_14_load' <Predicate = (!icmp_ln197)> <Delay = 0.43>
ST_1 : Operation 41 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_MHSA.cpp:199]   --->   Operation 41 'load' 'current_input_14_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%xb2_addr = getelementptr i32 %xb2, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 42 'getelementptr' 'xb2_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%xb2_1_addr = getelementptr i32 %xb2_1, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 43 'getelementptr' 'xb2_1_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%xb2_2_addr = getelementptr i32 %xb2_2, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 44 'getelementptr' 'xb2_2_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%xb2_3_addr = getelementptr i32 %xb2_3, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 45 'getelementptr' 'xb2_3_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%xb2_4_addr = getelementptr i32 %xb2_4, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 46 'getelementptr' 'xb2_4_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%xb2_5_addr = getelementptr i32 %xb2_5, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 47 'getelementptr' 'xb2_5_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%xb2_6_addr = getelementptr i32 %xb2_6, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 48 'getelementptr' 'xb2_6_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%xb2_7_addr = getelementptr i32 %xb2_7, i64 0, i64 %zext_ln197" [kernel_MHSA.cpp:199]   --->   Operation 49 'getelementptr' 'xb2_7_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_load = muxlogic i7 %xb2_addr"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_xb2_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_load = load i7 %xb2_addr" [kernel_MHSA.cpp:199]   --->   Operation 51 'load' 'xb2_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_1_load = muxlogic i7 %xb2_1_addr"   --->   Operation 52 'muxlogic' 'muxLogicRAMAddr_to_xb2_1_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_1_load = load i7 %xb2_1_addr" [kernel_MHSA.cpp:199]   --->   Operation 53 'load' 'xb2_1_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_2_load = muxlogic i7 %xb2_2_addr"   --->   Operation 54 'muxlogic' 'muxLogicRAMAddr_to_xb2_2_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_2_load = load i7 %xb2_2_addr" [kernel_MHSA.cpp:199]   --->   Operation 55 'load' 'xb2_2_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_3_load = muxlogic i7 %xb2_3_addr"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_xb2_3_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_3_load = load i7 %xb2_3_addr" [kernel_MHSA.cpp:199]   --->   Operation 57 'load' 'xb2_3_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_4_load = muxlogic i7 %xb2_4_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_xb2_4_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_4_load = load i7 %xb2_4_addr" [kernel_MHSA.cpp:199]   --->   Operation 59 'load' 'xb2_4_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_5_load = muxlogic i7 %xb2_5_addr"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_xb2_5_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_5_load = load i7 %xb2_5_addr" [kernel_MHSA.cpp:199]   --->   Operation 61 'load' 'xb2_5_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_6_load = muxlogic i7 %xb2_6_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_xb2_6_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_6_load = load i7 %xb2_6_addr" [kernel_MHSA.cpp:199]   --->   Operation 63 'load' 'xb2_6_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_7_load = muxlogic i7 %xb2_7_addr"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_xb2_7_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.72ns) (share mux size 2)   --->   "%xb2_7_load = load i7 %xb2_7_addr" [kernel_MHSA.cpp:199]   --->   Operation 65 'load' 'xb2_7_load' <Predicate = (!icmp_ln197)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 66 [1/1] (0.36ns)   --->   "%switch_ln199 = switch i3 %trunc_ln197, void %arrayidx228.case.7, i3 0, void %arrayidx228.case.0, i3 1, void %arrayidx228.case.1, i3 2, void %arrayidx228.case.2, i3 3, void %arrayidx228.case.3, i3 4, void %arrayidx228.case.4, i3 5, void %arrayidx228.case.5, i3 6, void %arrayidx228.case.6" [kernel_MHSA.cpp:199]   --->   Operation 66 'switch' 'switch_ln199' <Predicate = (!icmp_ln197)> <Delay = 0.36>
ST_1 : Operation 67 [1/1] (0.39ns)   --->   "%store_ln197 = store i10 %add_ln197, i10 %i" [kernel_MHSA.cpp:197]   --->   Operation 67 'store' 'store_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.39>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.inc234" [kernel_MHSA.cpp:197]   --->   Operation 68 'br' 'br_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 69 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_MHSA.cpp:199]   --->   Operation 69 'load' 'current_input_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 70 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_MHSA.cpp:199]   --->   Operation 70 'load' 'current_input_8_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 71 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_MHSA.cpp:199]   --->   Operation 71 'load' 'current_input_9_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 72 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_MHSA.cpp:199]   --->   Operation 72 'load' 'current_input_10_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 73 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_MHSA.cpp:199]   --->   Operation 73 'load' 'current_input_11_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 74 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_MHSA.cpp:199]   --->   Operation 74 'load' 'current_input_12_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 75 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_MHSA.cpp:199]   --->   Operation 75 'load' 'current_input_13_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 76 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_MHSA.cpp:199]   --->   Operation 76 'load' 'current_input_14_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 77 [1/1] (0.70ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %current_input_load, i3 1, i32 %current_input_8_load, i3 2, i32 %current_input_9_load, i3 3, i32 %current_input_10_load, i3 4, i32 %current_input_11_load, i3 5, i32 %current_input_12_load, i3 6, i32 %current_input_13_load, i3 7, i32 %current_input_14_load, i32 <undef>, i3 %trunc_ln197" [kernel_MHSA.cpp:199]   --->   Operation 77 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 78 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_load = load i7 %xb2_addr" [kernel_MHSA.cpp:199]   --->   Operation 78 'load' 'xb2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 79 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_1_load = load i7 %xb2_1_addr" [kernel_MHSA.cpp:199]   --->   Operation 79 'load' 'xb2_1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 80 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_2_load = load i7 %xb2_2_addr" [kernel_MHSA.cpp:199]   --->   Operation 80 'load' 'xb2_2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 81 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_3_load = load i7 %xb2_3_addr" [kernel_MHSA.cpp:199]   --->   Operation 81 'load' 'xb2_3_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 82 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_4_load = load i7 %xb2_4_addr" [kernel_MHSA.cpp:199]   --->   Operation 82 'load' 'xb2_4_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 83 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_5_load = load i7 %xb2_5_addr" [kernel_MHSA.cpp:199]   --->   Operation 83 'load' 'xb2_5_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 84 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_6_load = load i7 %xb2_6_addr" [kernel_MHSA.cpp:199]   --->   Operation 84 'load' 'xb2_6_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 85 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%xb2_7_load = load i7 %xb2_7_addr" [kernel_MHSA.cpp:199]   --->   Operation 85 'load' 'xb2_7_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %xb2_load, i3 1, i32 %xb2_1_load, i3 2, i32 %xb2_2_load, i3 3, i32 %xb2_3_load, i3 4, i32 %xb2_4_load, i3 5, i32 %xb2_5_load, i3 6, i32 %xb2_6_load, i3 7, i32 %xb2_7_load, i32 <undef>, i3 %trunc_ln197" [kernel_MHSA.cpp:199]   --->   Operation 86 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 87 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_add = muxlogic i32 %tmp_5"   --->   Operation 87 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 1.35>
ST_3 : Operation 88 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_add = muxlogic i32 %tmp_6"   --->   Operation 88 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.92>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln198 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_115" [kernel_MHSA.cpp:198]   --->   Operation 89 'specpipeline' 'specpipeline_ln198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln197 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:197]   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_100" [kernel_MHSA.cpp:197]   --->   Operation 91 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.92ns) (share mux size 70)   --->   "%add = fadd i32 %tmp_5, i32 %tmp_6" [kernel_MHSA.cpp:199]   --->   Operation 92 'fadd' 'add' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (icmp_ln197)> <Delay = 0.28>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 93 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln199 = muxlogic i32 %add"   --->   Operation 93 'muxlogic' 'muxLogicRAMData_to_store_ln199' <Predicate = (trunc_ln197 == 6)> <Delay = 0.43>
ST_5 : Operation 94 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_13_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_store_ln199' <Predicate = (trunc_ln197 == 6)> <Delay = 0.43>
ST_5 : Operation 95 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln199 = store i32 %add, i7 %current_input_13_addr" [kernel_MHSA.cpp:199]   --->   Operation 95 'store' 'store_ln199' <Predicate = (trunc_ln197 == 6)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx228.exit" [kernel_MHSA.cpp:199]   --->   Operation 96 'br' 'br_ln199' <Predicate = (trunc_ln197 == 6)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln199 = muxlogic i32 %add"   --->   Operation 97 'muxlogic' 'muxLogicRAMData_to_store_ln199' <Predicate = (trunc_ln197 == 5)> <Delay = 0.43>
ST_5 : Operation 98 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_12_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_store_ln199' <Predicate = (trunc_ln197 == 5)> <Delay = 0.43>
ST_5 : Operation 99 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln199 = store i32 %add, i7 %current_input_12_addr" [kernel_MHSA.cpp:199]   --->   Operation 99 'store' 'store_ln199' <Predicate = (trunc_ln197 == 5)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx228.exit" [kernel_MHSA.cpp:199]   --->   Operation 100 'br' 'br_ln199' <Predicate = (trunc_ln197 == 5)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln199 = muxlogic i32 %add"   --->   Operation 101 'muxlogic' 'muxLogicRAMData_to_store_ln199' <Predicate = (trunc_ln197 == 4)> <Delay = 0.43>
ST_5 : Operation 102 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_11_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_store_ln199' <Predicate = (trunc_ln197 == 4)> <Delay = 0.43>
ST_5 : Operation 103 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln199 = store i32 %add, i7 %current_input_11_addr" [kernel_MHSA.cpp:199]   --->   Operation 103 'store' 'store_ln199' <Predicate = (trunc_ln197 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx228.exit" [kernel_MHSA.cpp:199]   --->   Operation 104 'br' 'br_ln199' <Predicate = (trunc_ln197 == 4)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln199 = muxlogic i32 %add"   --->   Operation 105 'muxlogic' 'muxLogicRAMData_to_store_ln199' <Predicate = (trunc_ln197 == 3)> <Delay = 0.43>
ST_5 : Operation 106 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_10_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_store_ln199' <Predicate = (trunc_ln197 == 3)> <Delay = 0.43>
ST_5 : Operation 107 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln199 = store i32 %add, i7 %current_input_10_addr" [kernel_MHSA.cpp:199]   --->   Operation 107 'store' 'store_ln199' <Predicate = (trunc_ln197 == 3)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx228.exit" [kernel_MHSA.cpp:199]   --->   Operation 108 'br' 'br_ln199' <Predicate = (trunc_ln197 == 3)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln199 = muxlogic i32 %add"   --->   Operation 109 'muxlogic' 'muxLogicRAMData_to_store_ln199' <Predicate = (trunc_ln197 == 2)> <Delay = 0.43>
ST_5 : Operation 110 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_9_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_store_ln199' <Predicate = (trunc_ln197 == 2)> <Delay = 0.43>
ST_5 : Operation 111 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln199 = store i32 %add, i7 %current_input_9_addr" [kernel_MHSA.cpp:199]   --->   Operation 111 'store' 'store_ln199' <Predicate = (trunc_ln197 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx228.exit" [kernel_MHSA.cpp:199]   --->   Operation 112 'br' 'br_ln199' <Predicate = (trunc_ln197 == 2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln199 = muxlogic i32 %add"   --->   Operation 113 'muxlogic' 'muxLogicRAMData_to_store_ln199' <Predicate = (trunc_ln197 == 1)> <Delay = 0.43>
ST_5 : Operation 114 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_8_addr"   --->   Operation 114 'muxlogic' 'muxLogicRAMAddr_to_store_ln199' <Predicate = (trunc_ln197 == 1)> <Delay = 0.43>
ST_5 : Operation 115 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln199 = store i32 %add, i7 %current_input_8_addr" [kernel_MHSA.cpp:199]   --->   Operation 115 'store' 'store_ln199' <Predicate = (trunc_ln197 == 1)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx228.exit" [kernel_MHSA.cpp:199]   --->   Operation 116 'br' 'br_ln199' <Predicate = (trunc_ln197 == 1)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln199 = muxlogic i32 %add"   --->   Operation 117 'muxlogic' 'muxLogicRAMData_to_store_ln199' <Predicate = (trunc_ln197 == 0)> <Delay = 0.43>
ST_5 : Operation 118 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_store_ln199' <Predicate = (trunc_ln197 == 0)> <Delay = 0.43>
ST_5 : Operation 119 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln199 = store i32 %add, i7 %current_input_addr" [kernel_MHSA.cpp:199]   --->   Operation 119 'store' 'store_ln199' <Predicate = (trunc_ln197 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx228.exit" [kernel_MHSA.cpp:199]   --->   Operation 120 'br' 'br_ln199' <Predicate = (trunc_ln197 == 0)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln199 = muxlogic i32 %add"   --->   Operation 121 'muxlogic' 'muxLogicRAMData_to_store_ln199' <Predicate = (trunc_ln197 == 7)> <Delay = 0.43>
ST_5 : Operation 122 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_14_addr"   --->   Operation 122 'muxlogic' 'muxLogicRAMAddr_to_store_ln199' <Predicate = (trunc_ln197 == 7)> <Delay = 0.43>
ST_5 : Operation 123 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln199 = store i32 %add, i7 %current_input_14_addr" [kernel_MHSA.cpp:199]   --->   Operation 123 'store' 'store_ln199' <Predicate = (trunc_ln197 == 7)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx228.exit" [kernel_MHSA.cpp:199]   --->   Operation 124 'br' 'br_ln199' <Predicate = (trunc_ln197 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ current_input_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ current_input_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ current_input_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ current_input_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ current_input_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ current_input_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ current_input_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ current_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ xb2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                        (alloca           ) [ 010000]
store_ln197                              (store            ) [ 000000]
br_ln0                                   (br               ) [ 000000]
i_6                                      (load             ) [ 000000]
add_ln197                                (add              ) [ 000000]
icmp_ln197                               (icmp             ) [ 011110]
br_ln197                                 (br               ) [ 000000]
trunc_ln197                              (trunc            ) [ 011111]
lshr_ln7                                 (partselect       ) [ 000000]
zext_ln197                               (zext             ) [ 000000]
current_input_addr                       (getelementptr    ) [ 011111]
current_input_8_addr                     (getelementptr    ) [ 011111]
current_input_9_addr                     (getelementptr    ) [ 011111]
current_input_10_addr                    (getelementptr    ) [ 011111]
current_input_11_addr                    (getelementptr    ) [ 011111]
current_input_12_addr                    (getelementptr    ) [ 011111]
current_input_13_addr                    (getelementptr    ) [ 011111]
current_input_14_addr                    (getelementptr    ) [ 011111]
muxLogicRAMAddr_to_current_input_load    (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_current_input_8_load  (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_current_input_9_load  (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_current_input_10_load (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_current_input_11_load (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_current_input_12_load (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_current_input_13_load (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_current_input_14_load (muxlogic         ) [ 000000]
xb2_addr                                 (getelementptr    ) [ 011000]
xb2_1_addr                               (getelementptr    ) [ 011000]
xb2_2_addr                               (getelementptr    ) [ 011000]
xb2_3_addr                               (getelementptr    ) [ 011000]
xb2_4_addr                               (getelementptr    ) [ 011000]
xb2_5_addr                               (getelementptr    ) [ 011000]
xb2_6_addr                               (getelementptr    ) [ 011000]
xb2_7_addr                               (getelementptr    ) [ 011000]
muxLogicRAMAddr_to_xb2_load              (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_xb2_1_load            (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_xb2_2_load            (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_xb2_3_load            (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_xb2_4_load            (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_xb2_5_load            (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_xb2_6_load            (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_xb2_7_load            (muxlogic         ) [ 000000]
switch_ln199                             (switch           ) [ 000000]
store_ln197                              (store            ) [ 000000]
br_ln197                                 (br               ) [ 000000]
current_input_load                       (load             ) [ 000000]
current_input_8_load                     (load             ) [ 000000]
current_input_9_load                     (load             ) [ 000000]
current_input_10_load                    (load             ) [ 000000]
current_input_11_load                    (load             ) [ 000000]
current_input_12_load                    (load             ) [ 000000]
current_input_13_load                    (load             ) [ 000000]
current_input_14_load                    (load             ) [ 000000]
tmp_5                                    (sparsemux        ) [ 010110]
xb2_load                                 (load             ) [ 000000]
xb2_1_load                               (load             ) [ 000000]
xb2_2_load                               (load             ) [ 000000]
xb2_3_load                               (load             ) [ 000000]
xb2_4_load                               (load             ) [ 000000]
xb2_5_load                               (load             ) [ 000000]
xb2_6_load                               (load             ) [ 000000]
xb2_7_load                               (load             ) [ 000000]
tmp_6                                    (sparsemux        ) [ 010110]
muxLogicI0_to_add                        (muxlogic         ) [ 000000]
muxLogicI1_to_add                        (muxlogic         ) [ 000000]
specpipeline_ln198                       (specpipeline     ) [ 000000]
speclooptripcount_ln197                  (speclooptripcount) [ 000000]
specloopname_ln197                       (specloopname     ) [ 000000]
add                                      (fadd             ) [ 010001]
muxLogicRAMData_to_store_ln199           (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln199           (muxlogic         ) [ 000000]
store_ln199                              (store            ) [ 000000]
br_ln199                                 (br               ) [ 000000]
muxLogicRAMData_to_store_ln199           (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln199           (muxlogic         ) [ 000000]
store_ln199                              (store            ) [ 000000]
br_ln199                                 (br               ) [ 000000]
muxLogicRAMData_to_store_ln199           (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln199           (muxlogic         ) [ 000000]
store_ln199                              (store            ) [ 000000]
br_ln199                                 (br               ) [ 000000]
muxLogicRAMData_to_store_ln199           (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln199           (muxlogic         ) [ 000000]
store_ln199                              (store            ) [ 000000]
br_ln199                                 (br               ) [ 000000]
muxLogicRAMData_to_store_ln199           (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln199           (muxlogic         ) [ 000000]
store_ln199                              (store            ) [ 000000]
br_ln199                                 (br               ) [ 000000]
muxLogicRAMData_to_store_ln199           (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln199           (muxlogic         ) [ 000000]
store_ln199                              (store            ) [ 000000]
br_ln199                                 (br               ) [ 000000]
muxLogicRAMData_to_store_ln199           (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln199           (muxlogic         ) [ 000000]
store_ln199                              (store            ) [ 000000]
br_ln199                                 (br               ) [ 000000]
muxLogicRAMData_to_store_ln199           (muxlogic         ) [ 000000]
muxLogicRAMAddr_to_store_ln199           (muxlogic         ) [ 000000]
store_ln199                              (store            ) [ 000000]
br_ln199                                 (br               ) [ 000000]
ret_ln0                                  (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="current_input_14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="current_input_13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_input_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="current_input_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_input_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_input_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_input_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_input">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xb2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xb2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xb2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="xb2_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xb2_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xb2_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xb2_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xb2_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_115"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_100"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="current_input_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="current_input_8_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="7" slack="0"/>
<pin id="97" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_8_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="current_input_9_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="7" slack="0"/>
<pin id="104" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_9_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="current_input_10_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_10_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="current_input_11_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_11_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="current_input_12_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_12_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="current_input_13_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_13_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="current_input_14_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_14_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="4"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="148" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="150" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="current_input_load/1 store_ln199/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="4"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="160" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="current_input_8_load/1 store_ln199/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="4"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="167" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="168" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="170" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="current_input_9_load/1 store_ln199/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="4"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="178" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="180" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="current_input_10_load/1 store_ln199/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="4"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="190" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="current_input_11_load/1 store_ln199/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="4"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="200" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="current_input_12_load/1 store_ln199/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="4"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="0"/>
<pin id="207" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="208" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="210" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="current_input_13_load/1 store_ln199/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="4"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="220" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="current_input_14_load/1 store_ln199/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="xb2_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="7" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xb2_1_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_1_addr/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xb2_2_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_2_addr/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xb2_3_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_3_addr/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xb2_4_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_4_addr/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="xb2_5_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_5_addr/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xb2_6_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_6_addr/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="xb2_7_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_7_addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_1_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_2_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_3_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_4_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_5_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_6_load/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_7_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2"/>
<pin id="328" dir="0" index="1" bw="32" slack="2"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln199/5 muxLogicRAMData_to_store_ln199/5 muxLogicRAMData_to_store_ln199/5 muxLogicRAMData_to_store_ln199/5 muxLogicRAMData_to_store_ln199/5 muxLogicRAMData_to_store_ln199/5 muxLogicRAMData_to_store_ln199/5 muxLogicRAMData_to_store_ln199/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln197_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="10" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_6_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln197_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln197_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="9" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln197_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln197/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="lshr_ln7_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="0" index="2" bw="3" slack="0"/>
<pin id="361" dir="0" index="3" bw="5" slack="0"/>
<pin id="362" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln197_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="muxLogicRAMAddr_to_current_input_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_load/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="muxLogicRAMAddr_to_current_input_8_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_8_load/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="muxLogicRAMAddr_to_current_input_9_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_9_load/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="muxLogicRAMAddr_to_current_input_10_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_10_load/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="muxLogicRAMAddr_to_current_input_11_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_11_load/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="muxLogicRAMAddr_to_current_input_12_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_12_load/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="muxLogicRAMAddr_to_current_input_13_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_13_load/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="muxLogicRAMAddr_to_current_input_14_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_14_load/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="muxLogicRAMAddr_to_xb2_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_load/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="muxLogicRAMAddr_to_xb2_1_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_1_load/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="muxLogicRAMAddr_to_xb2_2_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_2_load/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="muxLogicRAMAddr_to_xb2_3_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_3_load/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="muxLogicRAMAddr_to_xb2_4_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_4_load/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="muxLogicRAMAddr_to_xb2_5_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_5_load/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="muxLogicRAMAddr_to_xb2_6_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_6_load/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="muxLogicRAMAddr_to_xb2_7_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_7_load/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="switch_ln199_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="0" index="3" bw="3" slack="0"/>
<pin id="456" dir="0" index="4" bw="3" slack="0"/>
<pin id="457" dir="0" index="5" bw="3" slack="0"/>
<pin id="458" dir="0" index="6" bw="3" slack="0"/>
<pin id="459" dir="0" index="7" bw="2" slack="0"/>
<pin id="460" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln199/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln197_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="10" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="0" index="3" bw="3" slack="0"/>
<pin id="479" dir="0" index="4" bw="32" slack="0"/>
<pin id="480" dir="0" index="5" bw="3" slack="0"/>
<pin id="481" dir="0" index="6" bw="32" slack="0"/>
<pin id="482" dir="0" index="7" bw="3" slack="0"/>
<pin id="483" dir="0" index="8" bw="32" slack="0"/>
<pin id="484" dir="0" index="9" bw="3" slack="0"/>
<pin id="485" dir="0" index="10" bw="32" slack="0"/>
<pin id="486" dir="0" index="11" bw="3" slack="0"/>
<pin id="487" dir="0" index="12" bw="32" slack="0"/>
<pin id="488" dir="0" index="13" bw="3" slack="0"/>
<pin id="489" dir="0" index="14" bw="32" slack="0"/>
<pin id="490" dir="0" index="15" bw="3" slack="0"/>
<pin id="491" dir="0" index="16" bw="32" slack="0"/>
<pin id="492" dir="0" index="17" bw="32" slack="0"/>
<pin id="493" dir="0" index="18" bw="3" slack="1"/>
<pin id="494" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="3" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="0" index="3" bw="3" slack="0"/>
<pin id="518" dir="0" index="4" bw="32" slack="0"/>
<pin id="519" dir="0" index="5" bw="3" slack="0"/>
<pin id="520" dir="0" index="6" bw="32" slack="0"/>
<pin id="521" dir="0" index="7" bw="3" slack="0"/>
<pin id="522" dir="0" index="8" bw="32" slack="0"/>
<pin id="523" dir="0" index="9" bw="3" slack="0"/>
<pin id="524" dir="0" index="10" bw="32" slack="0"/>
<pin id="525" dir="0" index="11" bw="3" slack="0"/>
<pin id="526" dir="0" index="12" bw="32" slack="0"/>
<pin id="527" dir="0" index="13" bw="3" slack="0"/>
<pin id="528" dir="0" index="14" bw="32" slack="0"/>
<pin id="529" dir="0" index="15" bw="3" slack="0"/>
<pin id="530" dir="0" index="16" bw="32" slack="0"/>
<pin id="531" dir="0" index="17" bw="32" slack="0"/>
<pin id="532" dir="0" index="18" bw="3" slack="1"/>
<pin id="533" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="muxLogicI0_to_add_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_add/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="muxLogicI1_to_add_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_add/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="muxLogicRAMAddr_to_store_ln199_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="4"/>
<pin id="560" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln199/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="muxLogicRAMAddr_to_store_ln199_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="4"/>
<pin id="563" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln199/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="muxLogicRAMAddr_to_store_ln199_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="4"/>
<pin id="566" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln199/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="muxLogicRAMAddr_to_store_ln199_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="4"/>
<pin id="569" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln199/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="muxLogicRAMAddr_to_store_ln199_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="4"/>
<pin id="572" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln199/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="muxLogicRAMAddr_to_store_ln199_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="4"/>
<pin id="575" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln199/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="muxLogicRAMAddr_to_store_ln199_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="4"/>
<pin id="578" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln199/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="muxLogicRAMAddr_to_store_ln199_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="7" slack="4"/>
<pin id="581" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln199/5 "/>
</bind>
</comp>

<comp id="582" class="1005" name="i_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln197_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="3"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="593" class="1005" name="trunc_ln197_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="1"/>
<pin id="595" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln197 "/>
</bind>
</comp>

<comp id="599" class="1005" name="current_input_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="1"/>
<pin id="601" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="current_input_8_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="1"/>
<pin id="608" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_8_addr "/>
</bind>
</comp>

<comp id="613" class="1005" name="current_input_9_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="1"/>
<pin id="615" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_9_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="current_input_10_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="1"/>
<pin id="622" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_10_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="current_input_11_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="1"/>
<pin id="629" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_11_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="current_input_12_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="1"/>
<pin id="636" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_12_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="current_input_13_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="1"/>
<pin id="643" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_13_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="current_input_14_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="1"/>
<pin id="650" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_14_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="xb2_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="1"/>
<pin id="657" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xb2_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="xb2_1_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="1"/>
<pin id="662" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xb2_1_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="xb2_2_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="1"/>
<pin id="667" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xb2_2_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="xb2_3_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="1"/>
<pin id="672" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xb2_3_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="xb2_4_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="7" slack="1"/>
<pin id="677" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xb2_4_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="xb2_5_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="1"/>
<pin id="682" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xb2_5_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="xb2_6_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="7" slack="1"/>
<pin id="687" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xb2_6_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="xb2_7_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="1"/>
<pin id="692" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xb2_7_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_5_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_6_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="707" class="1005" name="add_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="86" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="161"><net_src comp="93" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="171"><net_src comp="100" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="181"><net_src comp="107" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="191"><net_src comp="114" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="201"><net_src comp="121" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="211"><net_src comp="128" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="221"><net_src comp="135" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="222" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="229" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="236" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="243" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="250" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="257" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="264" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="271" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="338" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="338" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="44" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="357" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="378"><net_src comp="367" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="379"><net_src comp="367" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="380"><net_src comp="367" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="381"><net_src comp="367" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="382"><net_src comp="367" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="383"><net_src comp="367" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="384"><net_src comp="367" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="385"><net_src comp="367" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="386"><net_src comp="367" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="390"><net_src comp="86" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="93" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="100" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="107" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="114" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="121" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="128" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="135" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="222" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="229" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="236" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="243" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="250" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="257" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="264" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="271" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="461"><net_src comp="353" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="52" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="451" pin=4"/></net>

<net id="466"><net_src comp="56" pin="0"/><net_sink comp="451" pin=5"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="451" pin=6"/></net>

<net id="468"><net_src comp="60" pin="0"/><net_sink comp="451" pin=7"/></net>

<net id="473"><net_src comp="341" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="495"><net_src comp="62" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="496"><net_src comp="48" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="497"><net_src comp="142" pin="7"/><net_sink comp="474" pin=2"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="499"><net_src comp="152" pin="7"/><net_sink comp="474" pin=4"/></net>

<net id="500"><net_src comp="52" pin="0"/><net_sink comp="474" pin=5"/></net>

<net id="501"><net_src comp="162" pin="7"/><net_sink comp="474" pin=6"/></net>

<net id="502"><net_src comp="54" pin="0"/><net_sink comp="474" pin=7"/></net>

<net id="503"><net_src comp="172" pin="7"/><net_sink comp="474" pin=8"/></net>

<net id="504"><net_src comp="56" pin="0"/><net_sink comp="474" pin=9"/></net>

<net id="505"><net_src comp="182" pin="7"/><net_sink comp="474" pin=10"/></net>

<net id="506"><net_src comp="58" pin="0"/><net_sink comp="474" pin=11"/></net>

<net id="507"><net_src comp="192" pin="7"/><net_sink comp="474" pin=12"/></net>

<net id="508"><net_src comp="60" pin="0"/><net_sink comp="474" pin=13"/></net>

<net id="509"><net_src comp="202" pin="7"/><net_sink comp="474" pin=14"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="474" pin=15"/></net>

<net id="511"><net_src comp="212" pin="7"/><net_sink comp="474" pin=16"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="474" pin=17"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="535"><net_src comp="48" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="536"><net_src comp="278" pin="3"/><net_sink comp="513" pin=2"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="538"><net_src comp="284" pin="3"/><net_sink comp="513" pin=4"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="513" pin=5"/></net>

<net id="540"><net_src comp="290" pin="3"/><net_sink comp="513" pin=6"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="513" pin=7"/></net>

<net id="542"><net_src comp="296" pin="3"/><net_sink comp="513" pin=8"/></net>

<net id="543"><net_src comp="56" pin="0"/><net_sink comp="513" pin=9"/></net>

<net id="544"><net_src comp="302" pin="3"/><net_sink comp="513" pin=10"/></net>

<net id="545"><net_src comp="58" pin="0"/><net_sink comp="513" pin=11"/></net>

<net id="546"><net_src comp="308" pin="3"/><net_sink comp="513" pin=12"/></net>

<net id="547"><net_src comp="60" pin="0"/><net_sink comp="513" pin=13"/></net>

<net id="548"><net_src comp="314" pin="3"/><net_sink comp="513" pin=14"/></net>

<net id="549"><net_src comp="64" pin="0"/><net_sink comp="513" pin=15"/></net>

<net id="550"><net_src comp="320" pin="3"/><net_sink comp="513" pin=16"/></net>

<net id="551"><net_src comp="66" pin="0"/><net_sink comp="513" pin=17"/></net>

<net id="585"><net_src comp="82" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="592"><net_src comp="347" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="353" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="474" pin=18"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="513" pin=18"/></net>

<net id="602"><net_src comp="86" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="609"><net_src comp="93" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="616"><net_src comp="100" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="623"><net_src comp="107" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="630"><net_src comp="114" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="637"><net_src comp="121" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="644"><net_src comp="128" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="651"><net_src comp="135" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="658"><net_src comp="222" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="663"><net_src comp="229" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="668"><net_src comp="236" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="673"><net_src comp="243" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="678"><net_src comp="250" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="683"><net_src comp="257" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="688"><net_src comp="264" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="693"><net_src comp="271" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="698"><net_src comp="474" pin="19"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="704"><net_src comp="513" pin="19"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="710"><net_src comp="326" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="714"><net_src comp="707" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="716"><net_src comp="707" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="717"><net_src comp="707" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="718"><net_src comp="707" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="719"><net_src comp="707" pin="1"/><net_sink comp="212" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_input_14 | {5 }
	Port: current_input_13 | {5 }
	Port: current_input_12 | {5 }
	Port: current_input_11 | {5 }
	Port: current_input_10 | {5 }
	Port: current_input_9 | {5 }
	Port: current_input_8 | {5 }
	Port: current_input | {5 }
 - Input state : 
	Port: kernel_mhsa_Pipeline_RESIDUAL : current_input_14 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : current_input_13 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : current_input_12 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : current_input_11 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : current_input_10 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : current_input_9 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : current_input_8 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : current_input | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : xb2 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : xb2_1 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : xb2_2 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : xb2_3 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : xb2_4 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : xb2_5 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : xb2_6 | {1 2 }
	Port: kernel_mhsa_Pipeline_RESIDUAL : xb2_7 | {1 2 }
  - Chain level:
	State 1
		store_ln197 : 1
		i_6 : 1
		add_ln197 : 2
		icmp_ln197 : 2
		br_ln197 : 3
		trunc_ln197 : 2
		lshr_ln7 : 2
		zext_ln197 : 3
		current_input_addr : 4
		current_input_8_addr : 4
		current_input_9_addr : 4
		current_input_10_addr : 4
		current_input_11_addr : 4
		current_input_12_addr : 4
		current_input_13_addr : 4
		current_input_14_addr : 4
		muxLogicRAMAddr_to_current_input_load : 5
		current_input_load : 5
		muxLogicRAMAddr_to_current_input_8_load : 5
		current_input_8_load : 5
		muxLogicRAMAddr_to_current_input_9_load : 5
		current_input_9_load : 5
		muxLogicRAMAddr_to_current_input_10_load : 5
		current_input_10_load : 5
		muxLogicRAMAddr_to_current_input_11_load : 5
		current_input_11_load : 5
		muxLogicRAMAddr_to_current_input_12_load : 5
		current_input_12_load : 5
		muxLogicRAMAddr_to_current_input_13_load : 5
		current_input_13_load : 5
		muxLogicRAMAddr_to_current_input_14_load : 5
		current_input_14_load : 5
		xb2_addr : 4
		xb2_1_addr : 4
		xb2_2_addr : 4
		xb2_3_addr : 4
		xb2_4_addr : 4
		xb2_5_addr : 4
		xb2_6_addr : 4
		xb2_7_addr : 4
		muxLogicRAMAddr_to_xb2_load : 5
		xb2_load : 5
		muxLogicRAMAddr_to_xb2_1_load : 5
		xb2_1_load : 5
		muxLogicRAMAddr_to_xb2_2_load : 5
		xb2_2_load : 5
		muxLogicRAMAddr_to_xb2_3_load : 5
		xb2_3_load : 5
		muxLogicRAMAddr_to_xb2_4_load : 5
		xb2_4_load : 5
		muxLogicRAMAddr_to_xb2_5_load : 5
		xb2_5_load : 5
		muxLogicRAMAddr_to_xb2_6_load : 5
		xb2_6_load : 5
		muxLogicRAMAddr_to_xb2_7_load : 5
		xb2_7_load : 5
		switch_ln199 : 3
		store_ln197 : 3
	State 2
		tmp_5 : 1
		tmp_6 : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
| sparsemux|                   tmp_5_fu_474                  |    0    |    0    |    96   |
|          |                   tmp_6_fu_513                  |    0    |    0    |    96   |
|----------|-------------------------------------------------|---------|---------|---------|
|    add   |                 add_ln197_fu_341                |    0    |    0    |    10   |
|----------|-------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln197_fu_347                |    0    |    0    |    4    |
|----------|-------------------------------------------------|---------|---------|---------|
|   fadd   |                    grp_fu_326                   |    1    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                    grp_fu_330                   |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_current_input_load_fu_387  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_current_input_8_load_fu_391 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_current_input_9_load_fu_395 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_10_load_fu_399 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_11_load_fu_403 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_12_load_fu_407 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_13_load_fu_411 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_14_load_fu_415 |    0    |    0    |    0    |
|          |        muxLogicRAMAddr_to_xb2_load_fu_419       |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_xb2_1_load_fu_423      |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_xb2_2_load_fu_427      |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_xb2_3_load_fu_431      |    0    |    0    |    0    |
| muxlogic |       muxLogicRAMAddr_to_xb2_4_load_fu_435      |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_xb2_5_load_fu_439      |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_xb2_6_load_fu_443      |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_xb2_7_load_fu_447      |    0    |    0    |    0    |
|          |             muxLogicI0_to_add_fu_552            |    0    |    0    |    0    |
|          |             muxLogicI1_to_add_fu_555            |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln199_fu_558      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln199_fu_561      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln199_fu_564      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln199_fu_567      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln199_fu_570      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln199_fu_573      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln199_fu_576      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln199_fu_579      |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   trunc  |                trunc_ln197_fu_353               |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|partselect|                 lshr_ln7_fu_357                 |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   zext   |                zext_ln197_fu_367                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|  switch  |               switch_ln199_fu_451               |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 |    1    |    0    |   206   |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         add_reg_707         |   32   |
|current_input_10_addr_reg_620|    7   |
|current_input_11_addr_reg_627|    7   |
|current_input_12_addr_reg_634|    7   |
|current_input_13_addr_reg_641|    7   |
|current_input_14_addr_reg_648|    7   |
| current_input_8_addr_reg_606|    7   |
| current_input_9_addr_reg_613|    7   |
|  current_input_addr_reg_599 |    7   |
|          i_reg_582          |   10   |
|      icmp_ln197_reg_589     |    1   |
|        tmp_5_reg_695        |   32   |
|        tmp_6_reg_701        |   32   |
|     trunc_ln197_reg_593     |    3   |
|      xb2_1_addr_reg_660     |    7   |
|      xb2_2_addr_reg_665     |    7   |
|      xb2_3_addr_reg_670     |    7   |
|      xb2_4_addr_reg_675     |    7   |
|      xb2_5_addr_reg_680     |    7   |
|      xb2_6_addr_reg_685     |    7   |
|      xb2_7_addr_reg_690     |    7   |
|       xb2_addr_reg_655      |    7   |
+-----------------------------+--------+
|            Total            |   222  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_142 |  p2  |   2  |   0  |    0   ||    0    ||    1    |
| grp_access_fu_152 |  p2  |   2  |   0  |    0   ||    0    ||    1    |
| grp_access_fu_162 |  p2  |   2  |   0  |    0   ||    0    ||    1    |
| grp_access_fu_172 |  p2  |   2  |   0  |    0   ||    0    ||    1    |
| grp_access_fu_182 |  p2  |   2  |   0  |    0   ||    0    ||    1    |
| grp_access_fu_192 |  p2  |   2  |   0  |    0   ||    0    ||    1    |
| grp_access_fu_202 |  p2  |   2  |   0  |    0   ||    0    ||    1    |
| grp_access_fu_212 |  p2  |   2  |   0  |    0   ||    0    ||    1    |
| grp_access_fu_278 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_284 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_290 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_296 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_302 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_308 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_314 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_320 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   112  ||  5.152  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   206  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   72   |
|  Register |    -   |    -   |   222  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   222  |   278  |
+-----------+--------+--------+--------+--------+
