m255
K4
z2
!s11e vcom 2021.1 2021.02, Feb  3 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/21.2
Esincos
Z0 w1650531848
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dC:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/testbenches2
Z7 8C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd
Z8 FC:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd
l0
L6
VZb9dlA=3A7SNDU;<l@LTC3
!s100 iYAkFefiHWoAoL_9gnTje0
Z9 OV;C;10.5b;63
32
Z10 !s110 1650532604
!i10b 1
Z11 !s108 1650532604.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd|
Z13 !s107 C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Abehavioural
R1
R2
R3
R4
R5
DEx4 work 6 sincos 0 22 Zb9dlA=3A7SNDU;<l@LTC3
l49
L16
VG@jLW8=V9;^lNJYC1iWDa0
!s100 R6R_7[eB>W3FGo]VEk58R1
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Esincoslut
Z16 w1649846508
Z17 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
R4
R5
R6
Z18 8C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd
Z19 FC:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd
l0
L43
VBf;XH0McV:KCfUz7EQa;?2
!s100 PoEd6NT=;=3N82LAI0EjY3
R9
32
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd|
Z21 !s107 C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd|
!i113 1
R14
R15
Asyn
R17
R4
R5
Z22 DEx4 work 9 sincoslut 0 22 Bf;XH0McV:KCfUz7EQa;?2
l63
L55
Z23 Vlj4J]AChJJ[WKV5k9?:Og2
Z24 !s100 O1P<i5P=XGdkeW_ioFAR12
R9
32
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Esincostestbench
Z25 w1650532507
R2
R3
R4
R5
R6
Z26 8C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosTestbench.vhd
Z27 FC:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosTestbench.vhd
l0
L5
V9UHF6_eYlGYgbUKIjRHjJ2
!s100 ?OhX<0HXfZ0[?>32@gKGS3
R9
32
R10
!i10b 1
R11
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosTestbench.vhd|
Z29 !s107 C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosTestbench.vhd|
!i113 1
R14
R15
Abehaviour
R2
R3
R4
R5
DEx4 work 15 sincostestbench 0 22 9UHF6_eYlGYgbUKIjRHjJ2
l27
L8
VZjdL612MH>CdEO6la?=2D1
!s100 PR[c01C>P<;6Pm[`i;WUf0
R9
32
R10
!i10b 1
R11
R28
R29
!i113 1
R14
R15
