# summer_training_riscv
Lab example of Summer training on RiscV FPGA core development
