set_pin_loc clock0 Bank_VL_1_1 f2g_addr[0]
set_pin_loc d Bank_VL_1_19
set_pin_loc q Bank_VL_1_23
set_pin_loc rstn Bank_VL_1_21
set_property mode Mode_BP_SDR_A_RX Bank_VL_1_1
set_property mode Mode_BP_SDR_A_RX Bank_VL_1_19
set_property mode Mode_BP_SDR_A_RX Bank_VL_1_21
set_property mode Mode_BP_SDR_A_TX Bank_VL_1_23
