
---------- Begin Simulation Statistics ----------
final_tick                               359104352602500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805280                       # Number of bytes of host memory used
host_op_rate                                    73715                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.94                       # Real time elapsed on the host
host_tick_rate                               43001667                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009845                       # Number of seconds simulated
sim_ticks                                  9844762500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       185936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        374394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1376652                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77676                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1414135                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1022505                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1376652                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       354147                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1515549                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           48917                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        20352                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6496469                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4468373                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77747                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1446245                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3141006                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     19190200                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.879424                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.262337                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15762707     82.14%     82.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       882677      4.60%     86.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       142173      0.74%     87.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       219891      1.15%     88.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       390194      2.03%     90.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       213243      1.11%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78809      0.41%     92.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54261      0.28%     92.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1446245      7.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     19190200                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.968950                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.968950                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      15373380                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20956567                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1189219                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2159141                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          78010                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        831815                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3227500                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15685                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              370189                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1259                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1515549                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1750789                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              17732994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13160844                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2882                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          156020                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076972                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1817519                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1071422                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.668419                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     19631569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.136066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.546550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15846327     80.72%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           281134      1.43%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215593      1.10%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227690      1.16%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           326573      1.66%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           389562      1.98%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           496645      2.53%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           110973      0.57%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1737072      8.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     19631569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14832607                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8824739                       # number of floating regfile writes
system.switch_cpus.idleCycles                   57936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        88030                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1169683                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.965683                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3703402                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             370114                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         8107550                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3319180                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           28                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7071                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       434277                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20014352                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3333288                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141340                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19013828                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          84786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        651064                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          78010                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        786946                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31875                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55778                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          214                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       575991                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       113877                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24116937                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18678246                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596661                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14389624                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.948640                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18711763                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17314606                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8284821                       # number of integer regfile writes
system.switch_cpus.ipc                       0.507885                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.507885                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39287      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8814189     46.01%     46.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          227      0.00%     46.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967174      5.05%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449162      7.57%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35263      0.18%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317024      6.88%     65.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15451      0.08%     65.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408831      7.35%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352027      7.06%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1401994      7.32%     87.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       332153      1.73%     89.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1976296     10.32%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45997      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19155170                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9278699                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18353830                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8913333                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9724423                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              359632                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018775                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108593     30.20%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61658     17.14%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84149     23.40%     70.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23016      6.40%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3260      0.91%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          37287     10.37%     88.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6372      1.77%     90.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35210      9.79%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           87      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10196816                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     40005321                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9764913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13428139                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20014268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19155170                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           84                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3137913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        57612                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4378688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19631569                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.975733                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.865743                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13750378     70.04%     70.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1543587      7.86%     77.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1076814      5.49%     83.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       903361      4.60%     87.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       795635      4.05%     92.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       558323      2.84%     94.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       473524      2.41%     97.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       307003      1.56%     98.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       222944      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19631569                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.972862                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1751158                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   406                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58999                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21457                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3319180                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       434277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6181407                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 19689505                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12592719                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1472206                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1539573                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         651818                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        183543                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49698442                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20583436                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23853500                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2580382                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         460853                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          78010                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2840881                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4439002                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15645036                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19538375                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4402645                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37761289                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40477068                       # The number of ROB writes
system.switch_cpus.timesIdled                     649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        73641                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412771                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          73641                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             179585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17141                       # Transaction distribution
system.membus.trans_dist::CleanEvict           168795                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8872                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8872                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        179586                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       562851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       562851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 562851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13158272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13158272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13158272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            188458                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  188458    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              188458                       # Request fanout histogram
system.membus.reqLayer2.occupancy           480316000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1010037750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9844762500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          467                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          363254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10052                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10052                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           930                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196148                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       617572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                619899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14568704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14658112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          196659                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1097024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           403789                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182375                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.386154                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 330148     81.76%     81.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  73641     18.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             403789                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          228288000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309292999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1392499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           54                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        18617                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18671                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           54                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        18617                       # number of overall hits
system.l2.overall_hits::total                   18671                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          874                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       187580                       # number of demand (read+write) misses
system.l2.demand_misses::total                 188459                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          874                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       187580                       # number of overall misses
system.l2.overall_misses::total                188459                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     73688000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15871920000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15945608000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     73688000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15871920000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15945608000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206197                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207130                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206197                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207130                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.941810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.909713                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909859                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.941810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.909713                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909859                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84311.212815                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84614.137968                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84610.488223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84311.212815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84614.137968                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84610.488223                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17141                       # number of writebacks
system.l2.writebacks::total                     17141                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       187580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            188454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       187580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           188454                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     64948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13996140000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14061088000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     64948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13996140000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14061088000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.941810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.909713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.941810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.909713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.909834                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74311.212815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74614.244589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74612.839207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74311.212815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74614.244589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74612.839207                       # average overall mshr miss latency
system.l2.replacements                         196659                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21438                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          467                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              467                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          467                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          467                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        62918                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         62918                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1180                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8872                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    734910000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     734910000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.882610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.882610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82834.761046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82834.761046                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    646190000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    646190000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.882610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.882610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72834.761046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72834.761046                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     73688000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73688000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.941810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84311.212815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84118.721461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     64948000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64948000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.941810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74311.212815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74311.212815                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       178708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          178711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15137010000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15137010000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.911101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84702.475547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84701.053656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       178708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       178708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13349950000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13349950000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.911101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.911088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74702.587461                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74702.587461                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2034.418123                       # Cycle average of tags in use
system.l2.tags.total_refs                      346771                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    196659                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.763311                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      90.573560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.023371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.759819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1937.054460                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.044225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.945827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993368                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1715                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1024249                       # Number of tag accesses
system.l2.tags.data_accesses                  1024249                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        55936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12004992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12061248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        55936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1097024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1097024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       187578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              188457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17141                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17141                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             19503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5681803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1219429316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1225143623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5681803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5694805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111432246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111432246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111432246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            19503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5681803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1219429316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1336575870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     17141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    187293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000523198250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1047                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              377882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16104                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      188453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17141                       # Number of write requests accepted
system.mem_ctrls.readBursts                    188453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17141                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              759                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2752088250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  940835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6280219500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14625.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33375.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135527                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                188453                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        57763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.423091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.143746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.826405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26942     46.64%     46.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14258     24.68%     71.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5508      9.54%     80.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3274      5.67%     86.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1776      3.07%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1261      2.18%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1012      1.75%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      1.05%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3126      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        57763                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     179.103152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.778951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.127958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           867     82.81%     82.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      3.44%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           18      1.72%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           15      1.43%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           11      1.05%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           18      1.72%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           10      0.96%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           15      1.43%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      0.57%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            9      0.86%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            8      0.76%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            9      0.86%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.38%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.10%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.19%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           12      1.15%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1047                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.341929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.857756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              886     84.62%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      2.01%     86.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               96      9.17%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      2.96%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      1.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1047                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12042688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1095040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12060992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1097024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1223.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1225.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9844676000                       # Total gap between requests
system.mem_ctrls.avgGap                      47884.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        55936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11986752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1095040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5681802.887576008216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1217576554.030632972717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111230717.856322079897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       187579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        17141                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28937000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6251282500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 233882898250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33108.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33326.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13644647.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            170453220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             90590445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           602787360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           41164920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     776904960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4359423840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        109261440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6150586185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.757193                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    245348250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    328640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9270764250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            242010300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            128620140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           740725020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48149280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     776904960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4367840460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        102179520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6406429680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        650.744970                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    225837500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    328640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9290275000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9844752500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1749583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1749593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1749583                       # number of overall hits
system.cpu.icache.overall_hits::total         1749593                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1206                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1208                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1206                       # number of overall misses
system.cpu.icache.overall_misses::total          1208                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     93296500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93296500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     93296500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93296500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1750789                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1750801                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1750789                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1750801                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000690                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000690                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77360.281924                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77232.201987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77360.281924                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77232.201987                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          467                       # number of writebacks
system.cpu.icache.writebacks::total               467                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          278                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          928                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          928                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          928                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          928                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     75668500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75668500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     75668500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75668500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000530                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000530                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000530                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000530                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81539.331897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81539.331897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81539.331897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81539.331897                       # average overall mshr miss latency
system.cpu.icache.replacements                    467                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1749583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1749593                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1206                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1208                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     93296500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93296500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1750789                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1750801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77360.281924                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77232.201987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     75668500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75668500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81539.331897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81539.331897                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008804                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              938409                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               467                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2009.441113                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3502532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3502532                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2661400                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2661401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2661400                       # number of overall hits
system.cpu.dcache.overall_hits::total         2661401                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       814837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         814840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       814837                       # number of overall misses
system.cpu.dcache.overall_misses::total        814840                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  56434699128                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56434699128                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  56434699128                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56434699128                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3476237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3476241                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3476237                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3476241                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.234402                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234403                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.234402                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234403                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69258.881381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69258.626390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69258.881381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69258.626390                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1558235                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33369                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.697084                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21438                       # number of writebacks
system.cpu.dcache.writebacks::total             21438                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       608640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       608640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       608640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       608640                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206197                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206197                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16390184128                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16390184128                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16390184128                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16390184128                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059316                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059316                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79487.985412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79487.985412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79487.985412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79487.985412                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205174                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2351070                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2351071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       804715                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        804718                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  55658124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55658124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3155785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3155789                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69165.013701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69164.755852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       608568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       608568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15627357000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15627357000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062155                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062155                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79671.659521                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79671.659521                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    776575128                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    776575128                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76721.510373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76721.510373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10050                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10050                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    762827128                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    762827128                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75903.196816                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75903.196816                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359104352602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.027993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2781785                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205174                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.558175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.027991                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          824                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7158680                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7158680                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359134174385500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58958                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806072                       # Number of bytes of host memory used
host_op_rate                                    99593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   678.45                       # Real time elapsed on the host
host_tick_rate                               43956032                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029822                       # Number of seconds simulated
sim_ticks                                 29821783000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       568153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1136403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4254305                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       239571                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4345062                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3122473                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4254305                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1131832                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4661344                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          148929                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        66445                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19970558                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13622876                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       239586                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4337421                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9336792                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     58205585                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.870914                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.251932                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     47888805     82.28%     82.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2651771      4.56%     86.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       448951      0.77%     87.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       685119      1.18%     88.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1157120      1.99%     90.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       628527      1.08%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       238538      0.41%     92.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       169333      0.29%     92.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4337421      7.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     58205585                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.988119                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.988119                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      46703617                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62947650                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3570682                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6545488                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240478                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2462478                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9650402                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51404                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1212076                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4623                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4661344                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5272107                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              53821517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          184                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39601816                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          251                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          480956                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078153                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5460291                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3271402                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.663975                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     59522743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.127918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.538974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         48108717     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           834625      1.40%     82.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           677318      1.14%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           708267      1.19%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1032322      1.73%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1126957      1.89%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1438510      2.42%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           340657      0.57%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5255370      8.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     59522743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42750774                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25405128                       # number of floating regfile writes
system.switch_cpus.idleCycles                  120823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       270330                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3563365                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.954564                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11206928                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1211749                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        25056031                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9961618                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           38                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        22194                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1415964                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     60018000                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9995179                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       436584                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56933629                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         253001                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2093057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240478                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2498562                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        97581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       177395                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          905                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1096                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1062                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1689669                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       357378                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1096                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93557                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72201009                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55908189                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596779                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43088071                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.937372                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56013497                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53190898                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25649066                       # number of integer regfile writes
system.switch_cpus.ipc                       0.502988                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.502988                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115354      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27053179     47.16%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          869      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           252      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2766947      4.82%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4165703      7.26%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101475      0.18%     59.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795750      6.62%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44891      0.08%     66.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058202      7.07%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896760      6.79%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4442500      7.74%     87.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1096625      1.91%     89.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5691384      9.92%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140296      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57370219                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26737244                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52872891                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25665983                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27855553                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1098173                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019142                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          344350     31.36%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         179826     16.38%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248212     22.60%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp           12      0.00%     70.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        67986      6.19%     76.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9893      0.90%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         123428     11.24%     88.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19778      1.80%     90.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104404      9.51%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          284      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31615794                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    122669033                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30242206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41489386                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60017891                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57370219                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          109                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9325934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       180576                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13499869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     59522743                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.963837                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.858300                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     41939036     70.46%     70.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4593008      7.72%     78.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3232732      5.43%     83.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2677895      4.50%     88.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2383276      4.00%     92.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1679865      2.82%     94.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1426840      2.40%     97.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       936135      1.57%     98.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       653956      1.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     59522743                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.961884                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5272133                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       194767                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        87907                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9961618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1415964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18761075                       # number of misc regfile reads
system.switch_cpus.numCycles                 59643566                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        38437619                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4376697                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4607371                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1961881                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        502690                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149781312                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61791761                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71748574                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7789309                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1396142                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240478                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8447593                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13365426                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45031995                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60239475                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          373                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            4                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13023342                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            113897028                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121377618                       # The number of ROB writes
system.switch_cpus.timesIdled                    1419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       222781                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         222781                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29821783000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             540946                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56345                       # Transaction distribution
system.membus.trans_dist::CleanEvict           511808                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27305                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27305                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        540945                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1704654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1704654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1704654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39974144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39974144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39974144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            568250                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  568250    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              568250                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1475139000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3045584250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29821783000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29821783000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  29821783000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29821783000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       126472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2192                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1102623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30990                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2195                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1880779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1887361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       280768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     44611456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               44892224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          602168                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3606080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1231288                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.180933                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.384963                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1008507     81.91%     81.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 222781     18.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1231288                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          701438500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940390500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3293498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29821783000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          353                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        60518                       # number of demand (read+write) hits
system.l2.demand_hits::total                    60871                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          353                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        60518                       # number of overall hits
system.l2.overall_hits::total                   60871                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1842                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       566407                       # number of demand (read+write) misses
system.l2.demand_misses::total                 568249                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1842                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       566407                       # number of overall misses
system.l2.overall_misses::total                568249                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    161620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  48070360500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48231980500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    161620000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  48070360500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48231980500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2195                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626925                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2195                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626925                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.839180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.903469                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903244                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.839180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.903469                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903244                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87741.585233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84868.937884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84878.249676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87741.585233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84868.937884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84878.249676                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               56345                       # number of writebacks
system.l2.writebacks::total                     56345                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       566407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            568249                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       566407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           568249                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    143200000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  42406270500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42549470500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    143200000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  42406270500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42549470500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.839180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.903469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.903244                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.839180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.903469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.903244                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77741.585233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74868.902574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74878.214480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77741.585233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74868.902574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74878.214480                       # average overall mshr miss latency
system.l2.replacements                         602168                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70127                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70127                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2192                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2192                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2192                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2192                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       188766                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        188766                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3685                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27305                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2268911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2268911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        30990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.881091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.881091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83095.074162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83095.074162                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27305                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27305                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1995861000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1995861000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.881091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.881091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73095.074162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73095.074162                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    161620000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161620000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.839180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.839180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87741.585233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87741.585233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1842                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1842                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    143200000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    143200000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.839180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.839180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77741.585233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77741.585233                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        56833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             56833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       539102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          539102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  45801449500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45801449500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.904632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.904632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84958.782383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84958.782383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       539102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       539102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  40410409500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  40410409500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.904632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.904632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74958.745284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74958.745284                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29821783000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1072555                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    604216                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.775119                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      98.002899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.588604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1945.408498                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.047853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.949906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          668                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3118646                       # Number of tag accesses
system.l2.tags.data_accesses                  3118646                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29821783000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       117888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     36250176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36368064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       117888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3606080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3606080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       566409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              568251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56345                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56345                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3953084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1215560317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1219513401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3953084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3953084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120921006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120921006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120921006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3953084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1215560317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1340434407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     56345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    565545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000671275750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3459                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3459                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1142454                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              52955                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      568250                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56345                       # Number of write requests accepted
system.mem_ctrls.readBursts                    568250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56345                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    863                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             40135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2612                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8444666750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2836935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19083173000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14883.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33633.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   405884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38837                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                568250                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56345                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  308375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  184362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   55866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.996978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.876901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.740197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        83541     46.67%     46.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44610     24.92%     71.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17760      9.92%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10266      5.73%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5299      2.96%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3836      2.14%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2876      1.61%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1770      0.99%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9053      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179011                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     163.998554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.590797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    370.943916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2883     83.35%     83.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          117      3.38%     86.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           59      1.71%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           36      1.04%     89.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           55      1.59%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           69      1.99%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           36      1.04%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           45      1.30%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25      0.72%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           25      0.72%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           26      0.75%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           14      0.40%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            7      0.20%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.12%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            7      0.20%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           42      1.21%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            3      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3459                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.291125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.274122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2981     86.18%     86.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               74      2.14%     88.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              303      8.76%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               78      2.25%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.64%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3459                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36312768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   55232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3606464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36368000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3606080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1217.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1219.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29821717500                       # Total gap between requests
system.mem_ctrls.avgGap                      47745.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       117888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     36194880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3606464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3953083.556405731943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1213706102.012746810913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120933882.457665249705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       566408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        56345                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67269250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  19015903750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 722921186250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36519.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33572.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12830263.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            536892300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            285349845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1833009360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          137687940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2354071200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13193006250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        341664960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18681681855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.444162                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    771740500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    995800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28054242500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            741289080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            393996900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2218133820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          156464280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2354071200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13218704130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        320024640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19402684050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        650.621194                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    710598250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    995800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28115384750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    39666535500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7018881                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7018891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7018881                       # number of overall hits
system.cpu.icache.overall_hits::total         7018891                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4015                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4017                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4015                       # number of overall misses
system.cpu.icache.overall_misses::total          4017                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    298958000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    298958000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    298958000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    298958000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7022896                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7022908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7022896                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7022908                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74460.273973                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74423.201394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74460.273973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74423.201394                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          715                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.687500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2659                       # number of writebacks
system.cpu.icache.writebacks::total              2659                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          892                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          892                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          892                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          892                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3123                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    244348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    244348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    244348000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    244348000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000445                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000445                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000445                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000445                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78241.434518                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78241.434518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78241.434518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78241.434518                       # average overall mshr miss latency
system.cpu.icache.replacements                   2659                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7018881                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7018891                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4015                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4017                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    298958000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    298958000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7022896                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7022908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74460.273973                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74423.201394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          892                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          892                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    244348000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    244348000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78241.434518                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78241.434518                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047405                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7022016                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3125                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2247.045120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.047184                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14048941                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14048941                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10722936                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10722937                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10722936                       # number of overall hits
system.cpu.dcache.overall_hits::total        10722937                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3237075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3237078                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3237075                       # number of overall misses
system.cpu.dcache.overall_misses::total       3237078                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 224934425784                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 224934425784                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 224934425784                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 224934425784                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13960011                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13960015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13960011                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13960015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.231882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.231882                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.231882                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.231882                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69486.936751                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69486.872353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69486.936751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69486.872353                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6318588                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            135992                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.462939                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        91565                       # number of writebacks
system.cpu.dcache.writebacks::total             91565                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2403953                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2403953                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2403953                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2403953                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833122                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  66079082788                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  66079082788                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  66079082788                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  66079082788                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059679                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059679                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059679                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059679                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79315.013633                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79315.013633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79315.013633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79315.013633                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832101                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9385056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9385057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3195682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3195685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 221755441000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 221755441000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12580738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12580742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69392.211428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69392.146285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2403595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2403595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  62960566500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62960566500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79486.933254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79486.933254                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3178984784                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3178984784                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76800.057594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76800.057594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3118516288                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3118516288                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75996.497819                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75996.497819                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359134174385500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.113021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11556062                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833125                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.870742                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.113019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28753155                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28753155                       # Number of data accesses

---------- End Simulation Statistics   ----------
