{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762959853419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 12:04:13 2025 " "Processing started: Wed Nov 12 12:04:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762959853420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959853420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --64bit --read_settings_files=on --source=./dec7seg.sv --source=./mem.sv --source=./power_on_reset.sv --source=./riscvmulti.sv --source=./testbench.sv --source=./top.sv --source=./vga.sv 10-riscv-vga-andre " "Command: quartus_map --64bit --read_settings_files=on --source=./dec7seg.sv --source=./mem.sv --source=./power_on_reset.sv --source=./riscvmulti.sv --source=./testbench.sv --source=./top.sv --source=./vga.sv 10-riscv-vga-andre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959853420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762959853710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762959853710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "./dec7seg.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/dec7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762959864321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959864321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "./mem.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762959864322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959864322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_on_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file power_on_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_reset " "Found entity 1: power_on_reset" {  } { { "./power_on_reset.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/power_on_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762959864322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959864322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvmulti.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvmulti.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvmulti " "Found entity 1: riscvmulti" {  } { { "./riscvmulti.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/riscvmulti.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762959864323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959864323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "./testbench.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762959864324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959864324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762959864326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762959864326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762959864326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762959864326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762959864326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762959864326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762959864326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959864326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "./vga.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762959864327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959864327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762959864380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isRAM top.sv(47) " "Verilog HDL or VHDL warning at top.sv(47): object \"isRAM\" assigned a value but never read" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762959864382 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(60) " "Verilog HDL assignment warning at top.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762959864386 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(62) " "Verilog HDL assignment warning at top.sv(62): truncated value with size 32 to match size of target (24)" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762959864386 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(65) " "Verilog HDL assignment warning at top.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762959864387 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(66) " "Verilog HDL assignment warning at top.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762959864387 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(67) " "Verilog HDL assignment warning at top.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762959864387 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_reset power_on_reset:por " "Elaborating entity \"power_on_reset\" for hierarchy \"power_on_reset:por\"" {  } { { "./top.sv" "por" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762959864421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 power_on_reset.sv(8) " "Verilog HDL assignment warning at power_on_reset.sv(8): truncated value with size 5 to match size of target (4)" {  } { { "./power_on_reset.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/power_on_reset.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762959864421 "|top|power_on_reset:por"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvmulti riscvmulti:cpu " "Elaborating entity \"riscvmulti\" for hierarchy \"riscvmulti:cpu\"" {  } { { "./top.sv" "cpu" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762959864425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt riscvmulti.sv(59) " "Verilog HDL or VHDL warning at riscvmulti.sv(59): object \"shamt\" assigned a value but never read" {  } { { "./riscvmulti.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/riscvmulti.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762959864427 "|top|riscvmulti:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 riscvmulti.sv(82) " "Verilog HDL assignment warning at riscvmulti.sv(82): truncated value with size 33 to match size of target (32)" {  } { { "./riscvmulti.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/riscvmulti.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762959864431 "|top|riscvmulti:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:ram " "Elaborating entity \"mem\" for hierarchy \"mem:ram\"" {  } { { "./top.sv" "ram" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762959864487 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "85 0 255 mem.sv(12) " "Verilog HDL warning at mem.sv(12): number of words (85) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "./mem.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/mem.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1762959864490 "|top|mem:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:gpu " "Elaborating entity \"vga\" for hierarchy \"vga:gpu\"" {  } { { "./top.sv" "gpu" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762959864509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 vga.sv(15) " "Verilog HDL assignment warning at vga.sv(15): truncated value with size 10 to match size of target (6)" {  } { { "./vga.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/vga.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762959864510 "|top|vga:gpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 vga.sv(16) " "Verilog HDL assignment warning at vga.sv(16): truncated value with size 10 to match size of target (6)" {  } { { "./vga.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/vga.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762959864510 "|top|vga:gpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:hex0 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:hex0\"" {  } { { "./top.sv" "hex0" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762959864517 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riscvmulti:cpu\|RegisterBank_rtl_0 " "Inferred RAM node \"riscvmulti:cpu\|RegisterBank_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762959865062 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riscvmulti:cpu\|RegisterBank_rtl_1 " "Inferred RAM node \"riscvmulti:cpu\|RegisterBank_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762959865062 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:ram\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:ram\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif " "Parameter INIT_FILE set to db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:ram\|RAM_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"mem:ram\|RAM_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif " "Parameter INIT_FILE set to db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscvmulti:cpu\|RegisterBank_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscvmulti:cpu\|RegisterBank_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscvmulti:cpu\|RegisterBank_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"riscvmulti:cpu\|RegisterBank_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762959865358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762959865358 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762959865358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:ram\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"mem:ram\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762959865500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:ram\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"mem:ram\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif " "Parameter \"INIT_FILE\" = \"db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865500 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762959865500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3s1 " "Found entity 1: altsyncram_f3s1" {  } { { "db/altsyncram_f3s1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_f3s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762959865576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959865576 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1762959865591 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1762959865593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:ram\|altsyncram:RAM_rtl_1 " "Elaborated megafunction instantiation \"mem:ram\|altsyncram:RAM_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762959865636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:ram\|altsyncram:RAM_rtl_1 " "Instantiated megafunction \"mem:ram\|altsyncram:RAM_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif " "Parameter \"INIT_FILE\" = \"db/10-riscv-vga-andre.ram0_mem_1c3ed.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865637 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762959865637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscvmulti:cpu\|altsyncram:RegisterBank_rtl_0 " "Elaborated megafunction instantiation \"riscvmulti:cpu\|altsyncram:RegisterBank_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762959865689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscvmulti:cpu\|altsyncram:RegisterBank_rtl_0 " "Instantiated megafunction \"riscvmulti:cpu\|altsyncram:RegisterBank_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762959865689 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762959865689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5io1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5io1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5io1 " "Found entity 1: altsyncram_5io1" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_5io1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762959865750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959865750 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a6 " "Synthesized away node \"mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_f3s1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_f3s1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959865956 "|top|mem:ram|altsyncram:RAM_rtl_1|altsyncram_f3s1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a7 " "Synthesized away node \"mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_f3s1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_f3s1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959865956 "|top|mem:ram|altsyncram:RAM_rtl_1|altsyncram_f3s1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a14 " "Synthesized away node \"mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_f3s1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_f3s1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959865956 "|top|mem:ram|altsyncram:RAM_rtl_1|altsyncram_f3s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a15 " "Synthesized away node \"mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_f3s1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_f3s1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959865956 "|top|mem:ram|altsyncram:RAM_rtl_1|altsyncram_f3s1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a22 " "Synthesized away node \"mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_f3s1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_f3s1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959865956 "|top|mem:ram|altsyncram:RAM_rtl_1|altsyncram_f3s1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a23 " "Synthesized away node \"mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_f3s1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_f3s1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959865956 "|top|mem:ram|altsyncram:RAM_rtl_1|altsyncram_f3s1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a30 " "Synthesized away node \"mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_f3s1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_f3s1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959865956 "|top|mem:ram|altsyncram:RAM_rtl_1|altsyncram_f3s1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a31 " "Synthesized away node \"mem:ram\|altsyncram:RAM_rtl_1\|altsyncram_f3s1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_f3s1.tdf" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/db/altsyncram_f3s1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959865956 "|top|mem:ram|altsyncram:RAM_rtl_1|altsyncram_f3s1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1762959865956 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1762959865956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762959866783 "|top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762959866783 "|top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762959866783 "|top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762959866783 "|top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762959866783 "|top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762959866783 "|top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762959866783 "|top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762959866783 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762959866783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762959866931 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762959868291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/10-riscv-vga-andre.map.smsg " "Generated suppressed messages file /home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/10-riscv-vga-andre.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959868391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762959868715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762959868715 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "./top.sv" "" { Text "/home/leandrocolaes/Documents/1. Obsidian/1. Cursos/2025.2/ARQ1/1. Lab/ARQ1-Lab10 - VGA/10-riscv-vga-andre/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762959868966 "|top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762959868966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1126 " "Implemented 1126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762959868976 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762959868976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "926 " "Implemented 926 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762959868976 ""} { "Info" "ICUT_CUT_TM_RAMS" "120 " "Implemented 120 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1762959868976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762959868976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762959869005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 12:04:29 2025 " "Processing ended: Wed Nov 12 12:04:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762959869005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762959869005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762959869005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762959869005 ""}
