{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1464650387624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464650387624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 16:19:47 2016 " "Processing started: Mon May 30 16:19:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464650387624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1464650387624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1464650387624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1464650388153 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab4CPU.qsys " "Elaborating Qsys system entity \"lab4CPU.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650396259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:00 Progress: Loading Lab4_Stable_NIOS_transmit_work/lab4CPU.qsys " "2016.05.30.16:20:00 Progress: Loading Lab4_Stable_NIOS_transmit_work/lab4CPU.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650400187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:00 Progress: Reading input file " "2016.05.30.16:20:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650400723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:00 Progress: Adding character_recieved_input \[altera_avalon_pio 15.1\] " "2016.05.30.16:20:00 Progress: Adding character_recieved_input \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650400845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:00 Progress: Parameterizing module character_recieved_input " "2016.05.30.16:20:00 Progress: Parameterizing module character_recieved_input" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650400983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:00 Progress: Adding character_sent_input \[altera_avalon_pio 15.1\] " "2016.05.30.16:20:00 Progress: Adding character_sent_input \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650400988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:00 Progress: Parameterizing module character_sent_input " "2016.05.30.16:20:00 Progress: Parameterizing module character_sent_input" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650400989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:00 Progress: Adding clk_0 \[clock_source 15.1\] " "2016.05.30.16:20:00 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650400989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:01 Progress: Parameterizing module clk_0 " "2016.05.30.16:20:01 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650401880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:01 Progress: Adding cpu \[altera_nios2_qsys 15.1\] " "2016.05.30.16:20:01 Progress: Adding cpu \[altera_nios2_qsys 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650401881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Parameterizing module cpu " "2016.05.30.16:20:02 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\] " "2016.05.30.16:20:02 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Parameterizing module jtag_uart " "2016.05.30.16:20:02 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Adding led_output \[altera_avalon_pio 15.1\] " "2016.05.30.16:20:02 Progress: Adding led_output \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Parameterizing module led_output " "2016.05.30.16:20:02 Progress: Parameterizing module led_output" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Adding load_output \[altera_avalon_pio 15.1\] " "2016.05.30.16:20:02 Progress: Adding load_output \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Parameterizing module load_output " "2016.05.30.16:20:02 Progress: Parameterizing module load_output" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 15.1\] " "2016.05.30.16:20:02 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Parameterizing module onchip_mem " "2016.05.30.16:20:02 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Adding parallel_input \[altera_avalon_pio 15.1\] " "2016.05.30.16:20:02 Progress: Adding parallel_input \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Parameterizing module parallel_input " "2016.05.30.16:20:02 Progress: Parameterizing module parallel_input" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Adding parallel_output \[altera_avalon_pio 15.1\] " "2016.05.30.16:20:02 Progress: Adding parallel_output \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Parameterizing module parallel_output " "2016.05.30.16:20:02 Progress: Parameterizing module parallel_output" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Adding transmit_enable_output \[altera_avalon_pio 15.1\] " "2016.05.30.16:20:02 Progress: Adding transmit_enable_output \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Parameterizing module transmit_enable_output " "2016.05.30.16:20:02 Progress: Parameterizing module transmit_enable_output" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Building connections " "2016.05.30.16:20:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Parameterizing connections " "2016.05.30.16:20:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:02 Progress: Validating " "2016.05.30.16:20:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650402164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.05.30.16:20:03 Progress: Done reading input file " "2016.05.30.16:20:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650403178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU.character_recieved_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4CPU.character_recieved_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650403701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU.character_sent_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4CPU.character_sent_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650403701 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4CPU.cpu: Nios II Classic cores are no longer recommended for new projects " "Lab4CPU.cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1464650403702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU.parallel_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4CPU.parallel_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650403702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU: Generating lab4CPU \"lab4CPU\" for QUARTUS_SYNTH " "Lab4CPU: Generating lab4CPU \"lab4CPU\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650407591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_recieved_input: Starting RTL generation for module 'lab4CPU_character_recieved_input' " "Character_recieved_input: Starting RTL generation for module 'lab4CPU_character_recieved_input'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650412278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_recieved_input:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_character_recieved_input --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0001_character_recieved_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0001_character_recieved_input_gen//lab4CPU_character_recieved_input_component_configuration.pl  --do_build_sim=0  \] " "Character_recieved_input:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_character_recieved_input --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0001_character_recieved_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0001_character_recieved_input_gen//lab4CPU_character_recieved_input_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650412278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_recieved_input: Done RTL generation for module 'lab4CPU_character_recieved_input' " "Character_recieved_input: Done RTL generation for module 'lab4CPU_character_recieved_input'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650412478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Character_recieved_input: \"lab4CPU\" instantiated altera_avalon_pio \"character_recieved_input\" " "Character_recieved_input: \"lab4CPU\" instantiated altera_avalon_pio \"character_recieved_input\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650412481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab4CPU_cpu' " "Cpu: Starting RTL generation for module 'lab4CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650412503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera/15.1/quartus/bin64/eperlcmd.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4CPU_cpu --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0002_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64 --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0002_cpu_gen//lab4CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera/15.1/quartus/bin64/eperlcmd.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4CPU_cpu --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0002_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64 --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0002_cpu_gen//lab4CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650412513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:12 (*) Starting Nios II generation " "Cpu: # 2016.05.30 16:20:12 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:12 (*)   Checking for plaintext license. " "Cpu: # 2016.05.30 16:20:12 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:16 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64 " "Cpu: # 2016.05.30 16:20:16 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.05.30 16:20:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:16 (*)   Plaintext license not found. " "Cpu: # 2016.05.30 16:20:16 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:16 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2016.05.30 16:20:16 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:16 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.05.30 16:20:16 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:16 (*)   Creating all objects for CPU " "Cpu: # 2016.05.30 16:20:16 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:17 (*)   Generating RTL from CPU objects " "Cpu: # 2016.05.30 16:20:17 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:17 (*)   Creating plain-text RTL " "Cpu: # 2016.05.30 16:20:17 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.05.30 16:20:18 (*) Done Nios II generation " "Cpu: # 2016.05.30 16:20:18 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab4CPU_cpu' " "Cpu: Done RTL generation for module 'lab4CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"lab4CPU\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"lab4CPU\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab4CPU_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab4CPU_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4CPU_jtag_uart --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0003_jtag_uart_gen//lab4CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4CPU_jtag_uart --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0003_jtag_uart_gen//lab4CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650418760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab4CPU_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab4CPU_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab4CPU\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab4CPU\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_output: Starting RTL generation for module 'lab4CPU_led_output' " "Led_output: Starting RTL generation for module 'lab4CPU_led_output'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_output:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_led_output --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0004_led_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0004_led_output_gen//lab4CPU_led_output_component_configuration.pl  --do_build_sim=0  \] " "Led_output:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_led_output --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0004_led_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0004_led_output_gen//lab4CPU_led_output_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_output: Done RTL generation for module 'lab4CPU_led_output' " "Led_output: Done RTL generation for module 'lab4CPU_led_output'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_output: \"lab4CPU\" instantiated altera_avalon_pio \"led_output\" " "Led_output: \"lab4CPU\" instantiated altera_avalon_pio \"led_output\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Load_output: Starting RTL generation for module 'lab4CPU_load_output' " "Load_output: Starting RTL generation for module 'lab4CPU_load_output'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Load_output:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_load_output --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0005_load_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0005_load_output_gen//lab4CPU_load_output_component_configuration.pl  --do_build_sim=0  \] " "Load_output:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_load_output --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0005_load_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0005_load_output_gen//lab4CPU_load_output_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Load_output: Done RTL generation for module 'lab4CPU_load_output' " "Load_output: Done RTL generation for module 'lab4CPU_load_output'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Load_output: \"lab4CPU\" instantiated altera_avalon_pio \"load_output\" " "Load_output: \"lab4CPU\" instantiated altera_avalon_pio \"load_output\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'lab4CPU_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'lab4CPU_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4CPU_onchip_mem --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0006_onchip_mem_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0006_onchip_mem_gen//lab4CPU_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4CPU_onchip_mem --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0006_onchip_mem_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0006_onchip_mem_gen//lab4CPU_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'lab4CPU_onchip_mem' " "Onchip_mem: Done RTL generation for module 'lab4CPU_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"lab4CPU\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"lab4CPU\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_input: Starting RTL generation for module 'lab4CPU_parallel_input' " "Parallel_input: Starting RTL generation for module 'lab4CPU_parallel_input'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_input:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_parallel_input --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0007_parallel_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0007_parallel_input_gen//lab4CPU_parallel_input_component_configuration.pl  --do_build_sim=0  \] " "Parallel_input:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_parallel_input --dir=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0007_parallel_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zz85/AppData/Local/Temp/alt6951_405435214888977749.dir/0007_parallel_input_gen//lab4CPU_parallel_input_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_input: Done RTL generation for module 'lab4CPU_parallel_input' " "Parallel_input: Done RTL generation for module 'lab4CPU_parallel_input'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_input: \"lab4CPU\" instantiated altera_avalon_pio \"parallel_input\" " "Parallel_input: \"lab4CPU\" instantiated altera_avalon_pio \"parallel_input\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650419913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650422610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650422793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650422968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650423141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650423310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650423493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650423670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650423855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650424034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650424243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab4CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab4CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab4CPU\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab4CPU\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab4CPU\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab4CPU\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4CPU: Done \"lab4CPU\" with 29 modules, 43 files " "Lab4CPU: Done \"lab4CPU\" with 29 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1464650426836 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab4CPU.qsys " "Finished elaborating Qsys system entity \"lab4CPU.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650427912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/receive.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/receive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receive " "Found entity 1: receive" {  } { { "SourceCode/receive.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/receive.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650427984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650427984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/transmit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/transmit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit " "Found entity 1: transmit" {  } { { "SourceCode/transmit.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/transmit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650427984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650427984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(13) " "Verilog HDL information at test.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "SourceCode/test.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/test.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1464650427984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/test.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "SourceCode/test.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650427984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650427984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/start_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/start_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_detect " "Found entity 1: start_detect" {  } { { "SourceCode/start_detect.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/start_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sipo.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SourceCode/SIPO.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/SIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PISO.v(13) " "Verilog HDL information at PISO.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "SourceCode/PISO.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/PISO.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1464650427994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/piso.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/piso.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "SourceCode/PISO.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/PISO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "SourceCode/buffer.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/bsc.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/bsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 BSC " "Found entity 1: BSC" {  } { { "SourceCode/BSC.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/BSC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/bic.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/bic.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIC " "Found entity 1: BIC" {  } { { "SourceCode/BIC.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/BIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650427994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_quartus2_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_quartus2_project " "Found entity 1: nios2_quartus2_project" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/nios2_quartus2_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC.sv(9) " "Verilog HDL warning at DE1_SoC.sv(9): extended using \"x\" or \"z\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/DE1_SoC.sv" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1464650428004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/lab4cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/lab4cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU " "Found entity 1: lab4CPU" {  } { { "db/ip/lab4cpu/lab4cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab4cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428004 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab4cpu/submodules/altera_reset_controller.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab4cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_character_recieved_input.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_character_recieved_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_character_recieved_input " "Found entity 1: lab4CPU_character_recieved_input" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_character_recieved_input.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_character_recieved_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_register_bank_a_module " "Found entity 1: lab4CPU_cpu_register_bank_a_module" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_cpu_register_bank_b_module " "Found entity 2: lab4CPU_cpu_register_bank_b_module" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4CPU_cpu_nios2_oci_debug " "Found entity 3: lab4CPU_cpu_nios2_oci_debug" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4CPU_cpu_ociram_sp_ram_module " "Found entity 4: lab4CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4CPU_cpu_nios2_ocimem " "Found entity 5: lab4CPU_cpu_nios2_ocimem" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab4CPU_cpu_nios2_avalon_reg " "Found entity 6: lab4CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab4CPU_cpu_nios2_oci_break " "Found entity 7: lab4CPU_cpu_nios2_oci_break" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab4CPU_cpu_nios2_oci_xbrk " "Found entity 8: lab4CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab4CPU_cpu_nios2_oci_dbrk " "Found entity 9: lab4CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab4CPU_cpu_nios2_oci_itrace " "Found entity 10: lab4CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab4CPU_cpu_nios2_oci_td_mode " "Found entity 11: lab4CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab4CPU_cpu_nios2_oci_dtrace " "Found entity 12: lab4CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab4CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: lab4CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab4CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: lab4CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab4CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: lab4CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab4CPU_cpu_nios2_oci_fifo " "Found entity 16: lab4CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab4CPU_cpu_nios2_oci_pib " "Found entity 17: lab4CPU_cpu_nios2_oci_pib" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab4CPU_cpu_nios2_oci_im " "Found entity 18: lab4CPU_cpu_nios2_oci_im" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab4CPU_cpu_nios2_performance_monitors " "Found entity 19: lab4CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab4CPU_cpu_nios2_oci " "Found entity 20: lab4CPU_cpu_nios2_oci" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab4CPU_cpu " "Found entity 21: lab4CPU_cpu" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_jtag_debug_module_sysclk " "Found entity 1: lab4CPU_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_jtag_debug_module_tck " "Found entity 1: lab4CPU_cpu_jtag_debug_module_tck" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_jtag_debug_module_wrapper " "Found entity 1: lab4CPU_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_oci_test_bench " "Found entity 1: lab4CPU_cpu_oci_test_bench" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_oci_test_bench.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_cpu_test_bench " "Found entity 1: lab4CPU_cpu_test_bench" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_test_bench.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_irq_mapper " "Found entity 1: lab4CPU_irq_mapper" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_irq_mapper.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_jtag_uart_sim_scfifo_w " "Found entity 1: lab4CPU_jtag_uart_sim_scfifo_w" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428055 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_jtag_uart_scfifo_w " "Found entity 2: lab4CPU_jtag_uart_scfifo_w" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428055 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4CPU_jtag_uart_sim_scfifo_r " "Found entity 3: lab4CPU_jtag_uart_sim_scfifo_r" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428055 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4CPU_jtag_uart_scfifo_r " "Found entity 4: lab4CPU_jtag_uart_scfifo_r" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428055 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4CPU_jtag_uart " "Found entity 5: lab4CPU_jtag_uart" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_led_output.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_led_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_led_output " "Found entity 1: lab4CPU_led_output" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_led_output.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_led_output.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_load_output.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_load_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_load_output " "Found entity 1: lab4CPU_load_output" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_load_output.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_load_output.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0 " "Found entity 1: lab4CPU_mm_interconnect_0" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab4CPU_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_cmd_demux " "Found entity 1: lab4CPU_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab4CPU_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_cmd_mux " "Found entity 1: lab4CPU_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab4CPU_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_router_default_decode " "Found entity 1: lab4CPU_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428085 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_mm_interconnect_0_router " "Found entity 2: lab4CPU_mm_interconnect_0_router" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab4CPU_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428085 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_mm_interconnect_0_router_001 " "Found entity 2: lab4CPU_mm_interconnect_0_router_001" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab4CPU_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428085 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_mm_interconnect_0_router_002 " "Found entity 2: lab4CPU_mm_interconnect_0_router_002" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab4CPU_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428085 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4CPU_mm_interconnect_0_router_003 " "Found entity 2: lab4CPU_mm_interconnect_0_router_003" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_rsp_demux " "Found entity 1: lab4CPU_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_rsp_mux " "Found entity 1: lab4CPU_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab4CPU_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_onchip_mem " "Found entity 1: lab4CPU_onchip_mem" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4cpu/submodules/lab4cpu_parallel_input.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4cpu/submodules/lab4cpu_parallel_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4CPU_parallel_input " "Found entity 1: lab4CPU_parallel_input" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_parallel_input.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_parallel_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428096 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4cpu_cpu.v(1605) " "Verilog HDL or VHDL warning at lab4cpu_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1464650428105 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4cpu_cpu.v(1607) " "Verilog HDL or VHDL warning at lab4cpu_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1464650428105 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4cpu_cpu.v(1763) " "Verilog HDL or VHDL warning at lab4cpu_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1464650428105 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4cpu_cpu.v(2587) " "Verilog HDL or VHDL warning at lab4cpu_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1464650428115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1464650428227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU lab4CPU:cpu " "Elaborating entity \"lab4CPU\" for hierarchy \"lab4CPU:cpu\"" {  } { { "DE1_SoC.sv" "cpu" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/DE1_SoC.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_character_recieved_input lab4CPU:cpu\|lab4CPU_character_recieved_input:character_recieved_input " "Elaborating entity \"lab4CPU_character_recieved_input\" for hierarchy \"lab4CPU:cpu\|lab4CPU_character_recieved_input:character_recieved_input\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "character_recieved_input" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu lab4CPU:cpu\|lab4CPU_cpu:cpu " "Elaborating entity \"lab4CPU_cpu\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "cpu" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_test_bench lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_test_bench:the_lab4CPU_cpu_test_bench " "Elaborating entity \"lab4CPU_cpu_test_bench\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_test_bench:the_lab4CPU_cpu_test_bench\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_test_bench" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_register_bank_a_module lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a " "Elaborating entity \"lab4CPU_cpu_register_bank_a_module\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "lab4CPU_cpu_register_bank_a" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_altsyncram" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4CPU_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"lab4CPU_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428471 ""}  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1464650428471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgo1 " "Found entity 1: altsyncram_pgo1" {  } { { "db/altsyncram_pgo1.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/altsyncram_pgo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgo1 lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_pgo1:auto_generated " "Elaborating entity \"altsyncram_pgo1\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_pgo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_register_bank_b_module lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b " "Elaborating entity \"lab4CPU_cpu_register_bank_b_module\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "lab4CPU_cpu_register_bank_b" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_altsyncram" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4CPU_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"lab4CPU_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428644 ""}  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1464650428644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgo1 " "Found entity 1: altsyncram_qgo1" {  } { { "db/altsyncram_qgo1.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/altsyncram_qgo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgo1 lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_qgo1:auto_generated " "Elaborating entity \"altsyncram_qgo1\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_qgo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci " "Elaborating entity \"lab4CPU_cpu_nios2_oci\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_debug lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug " "Elaborating entity \"lab4CPU_cpu_nios2_oci_debug\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_debug" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650428847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428847 ""}  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1464650428847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_ocimem lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem " "Elaborating entity \"lab4CPU_cpu_nios2_ocimem\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_ocimem" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_ociram_sp_ram_module lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram " "Elaborating entity \"lab4CPU_cpu_ociram_sp_ram_module\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "lab4CPU_cpu_ociram_sp_ram" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_altsyncram" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650428898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4CPU_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"lab4CPU_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428908 ""}  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1464650428908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cng1 " "Found entity 1: altsyncram_cng1" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/altsyncram_cng1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650428951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650428951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cng1 lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated " "Elaborating entity \"altsyncram_cng1\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem\|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650428951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_avalon_reg lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg " "Elaborating entity \"lab4CPU_cpu_nios2_avalon_reg\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_avalon_reg" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_break lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break " "Elaborating entity \"lab4CPU_cpu_nios2_oci_break\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_break" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_xbrk lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_xbrk:the_lab4CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"lab4CPU_cpu_nios2_oci_xbrk\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_xbrk:the_lab4CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_xbrk" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_dbrk lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"lab4CPU_cpu_nios2_oci_dbrk\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_dbrk" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_itrace lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_itrace:the_lab4CPU_cpu_nios2_oci_itrace " "Elaborating entity \"lab4CPU_cpu_nios2_oci_itrace\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_itrace:the_lab4CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_itrace" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_dtrace lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_dtrace:the_lab4CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"lab4CPU_cpu_nios2_oci_dtrace\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_dtrace:the_lab4CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_dtrace" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_td_mode lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_dtrace:the_lab4CPU_cpu_nios2_oci_dtrace\|lab4CPU_cpu_nios2_oci_td_mode:lab4CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab4CPU_cpu_nios2_oci_td_mode\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_dtrace:the_lab4CPU_cpu_nios2_oci_dtrace\|lab4CPU_cpu_nios2_oci_td_mode:lab4CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "lab4CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_fifo lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo " "Elaborating entity \"lab4CPU_cpu_nios2_oci_fifo\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_fifo" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_compute_input_tm_cnt lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo\|lab4CPU_cpu_nios2_oci_compute_input_tm_cnt:the_lab4CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab4CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo\|lab4CPU_cpu_nios2_oci_compute_input_tm_cnt:the_lab4CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_fifo_wrptr_inc lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo\|lab4CPU_cpu_nios2_oci_fifo_wrptr_inc:the_lab4CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab4CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo\|lab4CPU_cpu_nios2_oci_fifo_wrptr_inc:the_lab4CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_fifo_cnt_inc lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo\|lab4CPU_cpu_nios2_oci_fifo_cnt_inc:the_lab4CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab4CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo\|lab4CPU_cpu_nios2_oci_fifo_cnt_inc:the_lab4CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_oci_test_bench lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo\|lab4CPU_cpu_oci_test_bench:the_lab4CPU_cpu_oci_test_bench " "Elaborating entity \"lab4CPU_cpu_oci_test_bench\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo\|lab4CPU_cpu_oci_test_bench:the_lab4CPU_cpu_oci_test_bench\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_oci_test_bench" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429213 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "lab4CPU_cpu_oci_test_bench " "Entity \"lab4CPU_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_oci_test_bench" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1464650429213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_pib lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_pib:the_lab4CPU_cpu_nios2_oci_pib " "Elaborating entity \"lab4CPU_cpu_nios2_oci_pib\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_pib:the_lab4CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_pib" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_nios2_oci_im lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_im:the_lab4CPU_cpu_nios2_oci_im " "Elaborating entity \"lab4CPU_cpu_nios2_oci_im\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_nios2_oci_im:the_lab4CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_nios2_oci_im" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_jtag_debug_module_wrapper lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper " "Elaborating entity \"lab4CPU_cpu_jtag_debug_module_wrapper\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu.v" "the_lab4CPU_cpu_jtag_debug_module_wrapper" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_jtag_debug_module_tck lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck " "Elaborating entity \"lab4CPU_cpu_jtag_debug_module_tck\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" "the_lab4CPU_cpu_jtag_debug_module_tck" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_cpu_jtag_debug_module_sysclk lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk " "Elaborating entity \"lab4CPU_cpu_jtag_debug_module_sysclk\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" "the_lab4CPU_cpu_jtag_debug_module_sysclk" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" "lab4CPU_cpu_jtag_debug_module_phy" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy " "Instantiated megafunction \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""}  } { { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1464650429324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab4CPU:cpu\|lab4CPU_cpu:cpu\|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci\|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_jtag_uart lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart " "Elaborating entity \"lab4CPU_jtag_uart\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "jtag_uart" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_jtag_uart_scfifo_w lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w " "Elaborating entity \"lab4CPU_jtag_uart_scfifo_w\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "the_lab4CPU_jtag_uart_scfifo_w" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650429914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "wfifo" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430102 ""}  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1464650430102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650430137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650430137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650430158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650430158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650430178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650430178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650430227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650430227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650430270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650430270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650430325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650430325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_jtag_uart_scfifo_r lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r " "Elaborating entity \"lab4CPU_jtag_uart_scfifo_r\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "the_lab4CPU_jtag_uart_scfifo_r" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "lab4CPU_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650430583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430583 ""}  } { { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1464650430583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430614 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"lab4CPU:cpu\|lab4CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_led_output lab4CPU:cpu\|lab4CPU_led_output:led_output " "Elaborating entity \"lab4CPU_led_output\" for hierarchy \"lab4CPU:cpu\|lab4CPU_led_output:led_output\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "led_output" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_load_output lab4CPU:cpu\|lab4CPU_load_output:load_output " "Elaborating entity \"lab4CPU_load_output\" for hierarchy \"lab4CPU:cpu\|lab4CPU_load_output:load_output\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "load_output" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_onchip_mem lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem " "Elaborating entity \"lab4CPU_onchip_mem\" for hierarchy \"lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "onchip_mem" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" "the_altsyncram" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4CPU_onchip_mem.hex " "Parameter \"init_file\" = \"lab4CPU_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430686 ""}  } { { "db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1464650430686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ntk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ntk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ntk1 " "Found entity 1: altsyncram_ntk1" {  } { { "db/altsyncram_ntk1.tdf" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/altsyncram_ntk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650430738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650430738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ntk1 lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ntk1:auto_generated " "Elaborating entity \"altsyncram_ntk1\" for hierarchy \"lab4CPU:cpu\|lab4CPU_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ntk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_parallel_input lab4CPU:cpu\|lab4CPU_parallel_input:parallel_input " "Elaborating entity \"lab4CPU_parallel_input\" for hierarchy \"lab4CPU:cpu\|lab4CPU_parallel_input:parallel_input\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "parallel_input" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0 lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab4CPU_mm_interconnect_0\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "mm_interconnect_0" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650430909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_input_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_input_s1_translator\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "parallel_input_s1_translator" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_router lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router:router " "Elaborating entity \"lab4CPU_mm_interconnect_0_router\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "router" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 2911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_router_default_decode lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router:router\|lab4CPU_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab4CPU_mm_interconnect_0_router_default_decode\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router:router\|lab4CPU_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_router_001 lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab4CPU_mm_interconnect_0_router_001\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "router_001" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_router_001_default_decode lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_001:router_001\|lab4CPU_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab4CPU_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_001:router_001\|lab4CPU_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_router_002 lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab4CPU_mm_interconnect_0_router_002\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "router_002" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 2943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_router_002_default_decode lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_002:router_002\|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab4CPU_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_002:router_002\|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_router_003 lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab4CPU_mm_interconnect_0_router_003\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "router_003" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_router_003_default_decode lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_003:router_003\|lab4CPU_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab4CPU_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_router_003:router_003\|lab4CPU_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_cmd_demux lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab4CPU_mm_interconnect_0_cmd_demux\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 3158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_cmd_demux_001 lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab4CPU_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_cmd_mux lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab4CPU_mm_interconnect_0_cmd_mux\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 3198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_cmd_mux_001 lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab4CPU_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_rsp_demux lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab4CPU_mm_interconnect_0_rsp_demux\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 3380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_rsp_mux lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab4CPU_mm_interconnect_0_rsp_mux\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 3616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_rsp_mux_001 lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab4CPU_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 3639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_avalon_st_adapter lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab4CPU_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0.v" 3668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab4CPU:cpu\|lab4CPU_mm_interconnect_0:mm_interconnect_0\|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4CPU_irq_mapper lab4CPU:cpu\|lab4CPU_irq_mapper:irq_mapper " "Elaborating entity \"lab4CPU_irq_mapper\" for hierarchy \"lab4CPU:cpu\|lab4CPU_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "irq_mapper" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab4CPU:cpu\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab4CPU:cpu\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab4cpu/lab4cpu.v" "rst_controller" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/lab4cpu.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4CPU:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4CPU:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab4cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4CPU:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4CPU:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab4cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive receive:rx " "Elaborating entity \"receive\" for hierarchy \"receive:rx\"" {  } { { "DE1_SoC.sv" "rx" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/DE1_SoC.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer receive:rx\|buffer:b " "Elaborating entity \"buffer\" for hierarchy \"receive:rx\|buffer:b\"" {  } { { "SourceCode/receive.sv" "b" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/receive.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_detect receive:rx\|start_detect:detect " "Elaborating entity \"start_detect\" for hierarchy \"receive:rx\|start_detect:detect\"" {  } { { "SourceCode/receive.sv" "detect" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/receive.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BSC receive:rx\|BSC:bsc " "Elaborating entity \"BSC\" for hierarchy \"receive:rx\|BSC:bsc\"" {  } { { "SourceCode/receive.sv" "bsc" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/receive.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIC receive:rx\|BIC:bic " "Elaborating entity \"BIC\" for hierarchy \"receive:rx\|BIC:bic\"" {  } { { "SourceCode/receive.sv" "bic" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/receive.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO receive:rx\|SIPO:sipo " "Elaborating entity \"SIPO\" for hierarchy \"receive:rx\|SIPO:sipo\"" {  } { { "SourceCode/receive.sv" "sipo" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/receive.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit transmit:tx " "Elaborating entity \"transmit\" for hierarchy \"transmit:tx\"" {  } { { "DE1_SoC.sv" "tx" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/DE1_SoC.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO transmit:tx\|PISO:piso " "Elaborating entity \"PISO\" for hierarchy \"transmit:tx\|PISO:piso\"" {  } { { "SourceCode/transmit.sv" "piso" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/transmit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1464650431864 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Design Software" 0 -1 1464650433311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.05.30.16:20:37 Progress: Loading slde92cdb6f/alt_sld_fab_wrapper_hw.tcl " "2016.05.30.16:20:37 Progress: Loading slde92cdb6f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1464650437310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1464650439626 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1464650439801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1464650441261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1464650441322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1464650441383 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1464650441464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1464650441474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1464650441474 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Design Software" 0 -1 1464650442176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde92cdb6f/alt_sld_fab.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/slde92cdb6f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650442348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650442348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650442417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650442417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650442419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650442419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650442457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650442457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650442514 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650442514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650442514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464650442555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1464650442555 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1464650443557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/nios2_quartus2_project.map.smsg " "Generated suppressed messages file C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/nios2_quartus2_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1464650443845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464650443902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 16:20:43 2016 " "Processing ended: Mon May 30 16:20:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464650443902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464650443902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464650443902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1464650443902 ""}
