 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct 14 14:51:30 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX1M)                     0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (SDFFRQX2M)           0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (SDFFRQX2M)            0.50       0.50 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_test_0)           0.00       0.50 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL_test_1)               0.00       0.50 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX_test_1)     0.00       0.50 f
  U0_SYS_CTRL/U0_CTRL_RX/U92/Y (INVX2M)                   0.13       0.62 r
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.08       0.70 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX_test_1)          0.00       0.70 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.70 f
  U0_ALU/EN (ALU_test_1)                                  0.00       0.70 f
  U0_ALU/OUT_VALID_reg/D (SDFFRQX1M)                      0.00       0.70 f
  data arrival time                                                  0.70

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  library hold time                                      -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_REGFILE/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[1][0]/Q (SDFFRQX2M)               0.51       0.51 r
  U0_REGFILE/REG1[0] (RegFile_test_1)                     0.00       0.51 r
  U0_ALU/B[0] (ALU_test_1)                                0.00       0.51 r
  U0_ALU/sub_46/B[0] (ALU_DW01_sub_0)                     0.00       0.51 r
  U0_ALU/sub_46/U3/Y (INVX2M)                             0.07       0.58 f
  U0_ALU/sub_46/U2/Y (XNOR2X2M)                           0.08       0.67 r
  U0_ALU/sub_46/DIFF[0] (ALU_DW01_sub_0)                  0.00       0.67 r
  U0_ALU/U59/Y (AOI22X1M)                                 0.09       0.76 f
  U0_ALU/U58/Y (AOI31X2M)                                 0.12       0.88 r
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                     0.00       0.88 r
  data arrival time                                                  0.88

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_REGFILE/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[1][1]/Q (SDFFRQX2M)               0.52       0.52 f
  U0_REGFILE/REG1[1] (RegFile_test_1)                     0.00       0.52 f
  U0_ALU/B[1] (ALU_test_1)                                0.00       0.52 f
  U0_ALU/U142/Y (OAI21X2M)                                0.17       0.69 r
  U0_ALU/U64/Y (AOI211X2M)                                0.05       0.74 f
  U0_ALU/U62/Y (AOI31X2M)                                 0.15       0.88 r
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                     0.00       0.88 r
  data arrival time                                                  0.88

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_REGFILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][7]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][7]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[7] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U109/Y (BUFX2M)                                  0.24       0.62 r
  U0_ALU/U84/Y (AOI221XLM)                                0.17       0.79 f
  U0_ALU/U82/Y (AOI31X2M)                                 0.16       0.95 r
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                     0.00       0.95 r
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_RST_SYNC/sync_flop_reg/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_bit_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_bit_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_bit_sync/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_bit_sync/sync_flop_reg/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_sync/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ref_sync/sync_bus_reg[0]/SI (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_bus_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_RST_SYNC/sync_flop_reg/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_bit_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_bit_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_bit_sync/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_bit_sync/sync_flop_reg/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_sync/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ref_sync/sync_flop_reg/D (SDFFRQX1M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ref_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U0_ref_sync/enable_flop_reg/Q (SDFFRQX2M)               0.35       0.35 r
  U0_ref_sync/enable_pulse_d_reg/SI (SDFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_pulse_d_reg/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_REGFILE/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/RdData_reg[6]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_REGFILE/RdData_reg[6]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_REGFILE/RdData_reg[7]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REGFILE/RdData_reg[7]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_REGFILE/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/RdData_reg[5]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_REGFILE/RdData_reg[5]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_REGFILE/RdData_reg[6]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REGFILE/RdData_reg[6]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_REGFILE/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/RdData_reg[4]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_REGFILE/RdData_reg[4]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_REGFILE/RdData_reg[5]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REGFILE/RdData_reg[5]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_REGFILE/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/RdData_reg[3]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_REGFILE/RdData_reg[3]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_REGFILE/RdData_reg[4]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REGFILE/RdData_reg[4]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_REGFILE/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/RdData_reg[2]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_REGFILE/RdData_reg[2]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_REGFILE/RdData_reg[3]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REGFILE/RdData_reg[3]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_REGFILE/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/RdData_reg[1]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_REGFILE/RdData_reg[1]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_REGFILE/RdData_reg[2]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REGFILE/RdData_reg[2]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_REGFILE/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/RdData_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_REGFILE/RdData_reg[0]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_REGFILE/RdData_reg[1]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REGFILE/RdData_reg[1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_REGFILE/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/RdData_reg[7]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_REGFILE/RdData_reg[7]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_REGFILE/regArr_reg[0][0]/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REGFILE/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/QN (SDFFRX1M)                    0.28       0.28 r
  U0_ClkDiv/div_clk_reg/SI (SDFFRX1M)                     0.00       0.28 r
  data arrival time                                                  0.28

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRX1M)                     0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[0]/QN (SDFFRX1M)
                                                          0.28       0.28 r
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]/QN (SDFFRX1M)
                                                          0.28       0.28 r
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]/QN (SDFFRX1M)
                                                          0.29       0.29 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[7]/QN (SDFFRX1M)
                                                          0.29       0.29 r
  U0_UART/U0_UART_RX/deserializer/test_so (DeSerializer_test_1)
                                                          0.00       0.29 r
  U0_UART/U0_UART_RX/oversampling/test_si (data_sampling_test_1)
                                                          0.00       0.29 r
  U0_UART/U0_UART_RX/oversampling/sampled_bit_reg/SI (SDFFRQX1M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/oversampling/sampled_bit_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[1]/QN (SDFFRX1M)
                                                          0.29       0.29 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[5]/QN (SDFFRX1M)
                                                          0.29       0.29 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[6]/SI (SDFFRX1M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[4]/QN (SDFFRX1M)
                                                          0.29       0.29 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[5]/SI (SDFFRX1M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[3]/QN (SDFFRX1M)
                                                          0.29       0.29 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[4]/SI (SDFFRX1M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[2]/QN (SDFFRX1M)
                                                          0.29       0.29 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[3]/SI (SDFFRX1M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[6]/QN (SDFFRX1M)
                                                          0.29       0.29 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[7]/SI (SDFFRX1M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]/QN (SDFFRX1M)
                                                          0.30       0.30 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/SI (SDFFRX1M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/QN (SDFFRX1M)                    0.30       0.30 r
  U0_ClkDiv/count_reg[1]/SI (SDFFRX1M)                    0.00       0.30 r
  data arrival time                                                  0.30

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U1_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U1_RST_SYNC/sync_flop_reg/D (SDFFRQX1M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/SI (SDFFRX1M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U1_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U1_RST_SYNC/sync_flop_reg/SI (SDFFRQX1M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/QN (SDFFRX1M)
                                                          0.33       0.33 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/QN (SDFFRX1M)                    0.33       0.33 r
  U0_ClkDiv/count_reg[2]/SI (SDFFRX1M)                    0.00       0.33 r
  data arrival time                                                  0.33

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/QN (SDFFRX1M)                    0.25       0.25 f
  U0_ClkDiv/U18/Y (OAI32X1M)                              0.12       0.36 r
  U0_ClkDiv/count_reg[2]/D (SDFFRX1M)                     0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[1]/QN (SDFFRX1M)
                                                          0.27       0.27 f
  U0_UART/U0_UART_RX/deserializer/U3/Y (OAI22X1M)         0.12       0.38 r
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[1]/D (SDFFRX1M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/deserializer/P_DATA_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_uarttx/SER1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/counter_reg[1]/CK (SDFFRX1M)     0.00       0.00 r
  U0_UART/U0_uarttx/SER1/counter_reg[1]/QN (SDFFRX1M)     0.30       0.30 r
  U0_UART/U0_uarttx/SER1/counter_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/counter_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (SDFFRQX2M)               0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (SDFFRQX2M)                0.34       0.34 r
  U1_uart_sync/sync_bus_reg[0]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_bus_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (SDFFRQX2M)               0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (SDFFRQX2M)                0.34       0.34 r
  U1_uart_sync/sync_flop_reg/D (SDFFRQX1M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U1_uart_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_flop_reg/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/enable_flop_reg/Q (SDFFRQX2M)              0.35       0.35 r
  U1_uart_sync/enable_pulse_d_reg/SI (SDFFRQX2M)          0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[5]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[4]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[3]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[7]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[6]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/parity/Memory_reg[7]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/parity/Memory_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[5]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/parity/Memory_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/parity/Memory_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[7]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/SER1/test_so (Serializer_test_1)      0.00       0.36 r
  U0_UART/U0_uarttx/fsm_tx/test_si (FSM_test_1)           0.00       0.36 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (SDFFRQX2M)        0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[4]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/parity/Memory_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[0]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_uarttx/parity/Memory_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[0]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[7]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_uarttx/parity/par_bit_reg/SI (SDFFRQX2M)     0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/par_bit_reg/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[3]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_uarttx/parity/Memory_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


1
