<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_Memory_Device_Decoupling"><title>DDR5 Device Decoupling</title><body><section id="SECTION_788B6F3D-F34F-4258-AEC1-3D1F22E87911" /><section id="SECTION_486A5564-67A2-41CF-9A29-9C0D2A4EFA2F"><title>Memory Down Decoupling Config: X16 SDP</title><p>Description: This is PI guidance for the DDR5 x16 SDP memory down solution if the customers choose to merge VDD/ VDDQ rails on the platform.</p><p>The capacitor quantity if for 8 DRAM devices. 
Each DDR channel to have two X16 DRAM devices. The layout example shows the decoupling cap placement for 4 DRAM devices. The same strategy can be extended to all the 8 X16 DRAM devices.   
Customers should check the DRAM supplier datasheets for the VDD/ VDDQ voltage levels and only merge if they are the same voltage.
</p><table id="TABLE_486A5564-67A2-41CF-9A29-9C0D2A4EFA2F_1"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Information provided here is only for guidance. Customers are responsible for meeting all JEDEC SPECS  on the Memory power rails</p></entry></row></tbody></tgroup></table><table id="TABLE_486A5564-67A2-41CF-9A29-9C0D2A4EFA2F_2" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="5"><thead><row valign="top"><entry outputclass="rotate90">Voltage Rail</entry><entry outputclass="rotate90">Capacitor Form Factor and Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Notes</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>VDD/VDDQ (VDD &amp; VDDQ rails are merged on the platform)</p></entry><entry><p>0402/ 0201, 1uF</p></entry><entry><p>32</p></entry><entry><p>4 caps per DRAM, as close as possible to VDD/ VDDQ BGAs.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>DDR5 Memory Down X16</p></entry></row><row><entry><p>VDD/ VDDQ (VDD &amp; VDDQ rails are merged on the platform)</p></entry><entry><p>0402, 10 uF</p></entry><entry><p>8</p></entry><entry><p>1 cap per DRAM, as close as possible to VDD/ VDDQ BGAs.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>DDR5 Memory Down X16</p></entry></row><row><entry><p>VPP</p></entry><entry><p>0402/ 0201, 1 uF</p></entry><entry><p>16</p></entry><entry><p>2 caps per DRAM. One per short side connecting the VPP BGAs.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>DDR5 Memory Down X16</p></entry></row><row><entry><p>VPP</p></entry><entry><p>0402, 10 uF</p></entry><entry><p>8</p></entry><entry><p>1 cap per DRAM, close as possible to VPP BGAs.</p><p>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</p></entry><entry><p>DDR5 Memory Down X16</p></entry></row></tbody></tgroup></table><fig id="FIG_ddr5_memory_down_x16_1"><title>DDR5 Memory Down X16</title><image href="FIG_ddr5 memory down x16_1.png" scalefit="yes" id="IMG_ddr5_memory_down_x16_1_png" /></fig></section><section id="SECTION_683850C4-85EE-4C52-BDC6-0CFFD84C8577"><title>Small Outline Dual In-line Memory Module (SODIMM)</title><p>DDR5 SODIMM comes with PMIC/ VR and decoupling on the module card itself, hence no additional decoupling guidelines are required. Nevertheless the source supply to the DDR5 SODIMM needs to follow the JEDEC/ vendor specification sheet.</p></section></body></topic>