# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v" \
"../../../../240514_Upcounter_FSM.srcs/sources_1/imports/new/button.v" \
"../../../../240514_Upcounter_FSM.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
