// Seed: 3946092495
module module_0 ();
  wire id_1, id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = id_2;
  always
    if (id_10) begin
      id_7 = id_7;
      id_2 <= id_7;
      begin
        id_11(id_1);
      end : id_12
      id_4 <= $display(1'b0, 1 == 1, 1);
      if (1'b0) begin
        id_7 <= "";
        id_3 = id_5;
      end else;
    end
  reg  id_13;
  module_0();
  wire id_14;
  assign id_3 = "";
  wire id_15;
  id_16(
      .id_0(id_9), .id_1(id_9), .id_2(id_7), .id_3(1)
  );
  initial if (1) $display(1);
  assign id_4 = 1'b0;
  wire id_17;
  wire id_18;
  id_19 :
  assert property (@(posedge 1) 1) if (1) id_13 <= 1;
endmodule
