
*** Running vivado
    with args -log alchitry_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 453.504 ; gain = 183.832
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6548
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1286.336 ; gain = 439.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu_manual_tester' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'roma' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/roma.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'roma' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/roma.sv:7]
INFO: [Synth 8-6157] synthesizing module 'romb' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/romb.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'romb' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/romb.sv:7]
INFO: [Synth 8-6157] synthesizing module 'romalufn' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/romalufn.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'romalufn' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/romalufn.sv:7]
INFO: [Synth 8-6157] synthesizing module 'romoutputexpected' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/romoutputexpected.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'romoutputexpected' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/romoutputexpected.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-226] default block is never used [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/mux_4.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/adder.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'rca' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/rca.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'fa' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rca' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/rca.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6157] synthesizing module 'boolean' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/boolean.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'boolean' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/boolean.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftleft' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'mux_2' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-226] default block is never used [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/mux_2.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'shiftleft' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftleft__parameterized0' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
	Parameter SHIFT bound to: 5'b01000 
INFO: [Synth 8-6155] done synthesizing module 'shiftleft__parameterized0' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftleft__parameterized1' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
	Parameter SHIFT bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'shiftleft__parameterized1' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftleft__parameterized2' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
	Parameter SHIFT bound to: 5'b00010 
INFO: [Synth 8-6155] done synthesizing module 'shiftleft__parameterized2' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftleft__parameterized3' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
	Parameter SHIFT bound to: 5'b00001 
INFO: [Synth 8-6155] done synthesizing module 'shiftleft__parameterized3' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftleft.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftright' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'shiftright' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftright__parameterized0' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
	Parameter SHIFT bound to: 5'b01000 
INFO: [Synth 8-6155] done synthesizing module 'shiftright__parameterized0' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftright__parameterized1' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
	Parameter SHIFT bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'shiftright__parameterized1' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftright__parameterized2' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
	Parameter SHIFT bound to: 5'b00010 
INFO: [Synth 8-6155] done synthesizing module 'shiftright__parameterized2' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftright__parameterized3' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
	Parameter SHIFT bound to: 5'b00001 
INFO: [Synth 8-6155] done synthesizing module 'shiftright__parameterized3' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftright.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftrightsigned' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'shiftrightsigned' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftrightsigned__parameterized0' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
	Parameter SHIFT bound to: 5'b01000 
INFO: [Synth 8-6155] done synthesizing module 'shiftrightsigned__parameterized0' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftrightsigned__parameterized1' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
	Parameter SHIFT bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'shiftrightsigned__parameterized1' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftrightsigned__parameterized2' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
	Parameter SHIFT bound to: 5'b00010 
INFO: [Synth 8-6155] done synthesizing module 'shiftrightsigned__parameterized2' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shiftrightsigned__parameterized3' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
	Parameter SHIFT bound to: 5'b00001 
INFO: [Synth 8-6155] done synthesizing module 'shiftrightsigned__parameterized3' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shiftrightsigned.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/divider.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/divider.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector__parameterized0' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector__parameterized0' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b011 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/decoder.sv:7]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/bin_to_dec.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter LEADING_ZEROS bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/bin_to_dec.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:262]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:315]
INFO: [Synth 8-6155] done synthesizing module 'alu_manual_tester' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [D:/Alchitry Labs/Lab/mine/build/vivado/alu.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-7129] Port alufn[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][7] in module alu_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alu_manual_tester is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.117 ; gain = 575.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.117 ; gain = 575.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.117 ; gain = 575.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1422.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Alchitry Labs/Lab/mine/build/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/Alchitry Labs/Lab/mine/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Alchitry Labs/Lab/mine/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alchitry Labs/Lab/mine/build/constraint/au_props.xdc]
Finished Parsing XDC File [D:/Alchitry Labs/Lab/mine/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1460.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1460.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1460.113 ; gain = 613.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1460.113 ; gain = 613.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1460.113 ; gain = 613.715
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_manual_q_reg' in module 'alu_manual_tester'
INFO: [Synth 8-802] inferred FSM for state register 'D_auto_q_reg' in module 'alu_manual_tester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE5 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE0 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_manual_q_reg' using encoding 'sequential' in module 'alu_manual_tester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                 iSTATE5 |                              001 |                              010
                  iSTATE |                              010 |                              011
                 iSTATE0 |                              011 |                              100
                 iSTATE1 |                              100 |                              001
                 iSTATE2 |                              101 |                              110
                 iSTATE3 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_auto_q_reg' using encoding 'sequential' in module 'alu_manual_tester'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1460.113 ; gain = 613.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1056  
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   7 Input   16 Bit        Muxes := 4     
	  10 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	  10 Input   10 Bit        Muxes := 1     
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 3     
	  12 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 503   
	   4 Input    1 Bit        Muxes := 96    
	   5 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port io_dip[2][7] in module alu_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alu_manual_tester is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+---------------+---------------+----------------+
|Module Name       | RTL Object    | Depth x Width | Implemented As | 
+------------------+---------------+---------------+----------------+
|romalufn          | alu           | 64x6          | LUT            | 
|alu_manual_tester | rom_alufn/alu | 64x6          | LUT            | 
+------------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:25 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:27 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:34 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:35 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:35 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:35 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:35 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:35 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   333|
|3     |LUT1   |    50|
|4     |LUT2   |   537|
|5     |LUT3   |  1087|
|6     |LUT4   |   235|
|7     |LUT5   |   220|
|8     |LUT6   |  1469|
|9     |MUXF7  |     2|
|10    |FDRE   |   254|
|11    |FDSE   |     5|
|12    |IBUF   |    30|
|13    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:35 . Memory (MB): peak = 1617.211 ; gain = 770.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:02 ; elapsed = 00:02:29 . Memory (MB): peak = 1617.211 ; gain = 732.816
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:02:36 . Memory (MB): peak = 1617.211 ; gain = 770.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1619.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1625.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: aaee8764
INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:03:03 . Memory (MB): peak = 1625.266 ; gain = 1171.762
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1625.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Alchitry Labs/Lab/mine/build/vivado/alu.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 01:35:06 2025...
