Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat May  8 10:42:17 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file convolution_control_sets_placed.rpt
| Design       : convolution
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             293 |           93 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------+------------------+------------------+----------------+
|             Clock Signal             |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------+------------------+------------------+----------------+
|  quant/result3_reg[8]_i_1_n_1        |                        |                  |                1 |              1 |
|  quant/res3_n_1                      |                        |                  |                1 |              1 |
|  quant/res2_reg[0]_i_2_n_1           |                        |                  |                1 |              1 |
|  quant/ok_n_1                        |                        |                  |                1 |              1 |
|  quant/thld2_n_1                     |                        |                  |                1 |              1 |
|  rst_quant_reg_i_2_n_1               |                        |                  |                1 |              1 |
|  present_state[1]                    |                        |                  |                1 |              1 |
|  quant/threshold_reg[7]_i_1_n_1      |                        |                  |                1 |              2 |
| ~activation/present_state[2]         |                        |                  |                1 |              3 |
|  quant/next_state_inferred__0/i__n_1 |                        |                  |                2 |              4 |
|  clk_IBUF_BUFG                       |                        |                  |                3 |              7 |
|  activation/aux_num_reg[6]_i_2_n_1   |                        |                  |                2 |              7 |
|  activation/aux_num2__0              |                        |                  |                2 |              8 |
|  quant/res1_reg[7]_i_1_n_1           |                        |                  |                2 |              8 |
|  quant/remainder_reg[7]_i_1_n_1      |                        |                  |                2 |              8 |
|  activation/aux_num3__0              |                        |                  |                2 |              8 |
|  quant/result4_reg[7]_i_2_n_1        |                        |                  |                3 |              8 |
|  activation/aux_num4                 |                        |                  |                2 |              8 |
|  clk_5/out_OBUF                      | counter/counter_i/E[0] | rst_IBUF         |                3 |             11 |
|  counter/counter_j/CLK               | counter/counter_i/E[0] | rst_IBUF         |                4 |             11 |
|  rstl_sum_reg[15]_i_2_n_1            |                        |                  |                4 |             16 |
|  quant/result1_n_1                   |                        |                  |                5 |             17 |
|  quant/result2_reg[16]_i_1_n_1       |                        |                  |                6 |             17 |
|  num_reg[14]_i_1_n_1                 |                        |                  |                8 |             21 |
|  clk_IBUF_BUFG                       |                        | clk_5/clear      |                7 |             28 |
|  n_0_706_BUFG                        |                        |                  |               41 |            144 |
+--------------------------------------+------------------------+------------------+------------------+----------------+


