// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN:   -target-feature +zvfh -disable-O0-optnone \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

vfloat16mf4_t test_vfmerge_vfm_f16mf4_tu(vfloat16mf4_t vd, vfloat16mf4_t vs2,
                                         _Float16 rs1, vbool64_t v0,
                                         size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat16mf2_t test_vfmerge_vfm_f16mf2_tu(vfloat16mf2_t vd, vfloat16mf2_t vs2,
                                         _Float16 rs1, vbool32_t v0,
                                         size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat16m1_t test_vfmerge_vfm_f16m1_tu(vfloat16m1_t vd, vfloat16m1_t vs2,
                                       _Float16 rs1, vbool16_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat16m2_t test_vfmerge_vfm_f16m2_tu(vfloat16m2_t vd, vfloat16m2_t vs2,
                                       _Float16 rs1, vbool8_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat16m4_t test_vfmerge_vfm_f16m4_tu(vfloat16m4_t vd, vfloat16m4_t vs2,
                                       _Float16 rs1, vbool4_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat16m8_t test_vfmerge_vfm_f16m8_tu(vfloat16m8_t vd, vfloat16m8_t vs2,
                                       _Float16 rs1, vbool2_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat32mf2_t test_vfmerge_vfm_f32mf2_tu(vfloat32mf2_t vd, vfloat32mf2_t vs2,
                                         float rs1, vbool64_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat32m1_t test_vfmerge_vfm_f32m1_tu(vfloat32m1_t vd, vfloat32m1_t vs2,
                                       float rs1, vbool32_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat32m2_t test_vfmerge_vfm_f32m2_tu(vfloat32m2_t vd, vfloat32m2_t vs2,
                                       float rs1, vbool16_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat32m4_t test_vfmerge_vfm_f32m4_tu(vfloat32m4_t vd, vfloat32m4_t vs2,
                                       float rs1, vbool8_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat32m8_t test_vfmerge_vfm_f32m8_tu(vfloat32m8_t vd, vfloat32m8_t vs2,
                                       float rs1, vbool4_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat64m1_t test_vfmerge_vfm_f64m1_tu(vfloat64m1_t vd, vfloat64m1_t vs2,
                                       double rs1, vbool64_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat64m2_t test_vfmerge_vfm_f64m2_tu(vfloat64m2_t vd, vfloat64m2_t vs2,
                                       double rs1, vbool32_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat64m4_t test_vfmerge_vfm_f64m4_tu(vfloat64m4_t vd, vfloat64m4_t vs2,
                                       double rs1, vbool16_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}

vfloat64m8_t test_vfmerge_vfm_f64m8_tu(vfloat64m8_t vd, vfloat64m8_t vs2,
                                       double rs1, vbool8_t v0, size_t vl) {
  return __riscv_vfmerge_tu(vd, vs2, rs1, v0, vl);
}
