set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {axi_4_lite.vo axi_4_lite_v.sdo}}
	{{"Fast Model"} {axi_4_lite_fast.vo axi_4_lite_v_fast.sdo}}
}
