$date
	Mon Aug 30 09:52:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sr_flipFlop_TB $end
$var wire 1 ! OUTP $end
$var reg 1 " CLK $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module DUT $end
$var wire 1 ! Q $end
$var wire 1 % Qa $end
$var wire 1 & Qb $end
$var wire 1 ' R_g $end
$var wire 1 ( S_g $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ set $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
x&
x%
0$
0#
0"
x!
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1!
1%
0&
1(
1"
1$
#10
0(
0"
#11
1(
1"
#12
0(
0"
#13
1(
1"
#14
0(
0"
#15
1(
1"
#16
0(
0"
#17
1(
1"
#18
0(
0"
0$
#19
1"
#20
0"
#21
1&
0!
0%
1'
1"
1#
#22
0'
0"
#23
1'
1"
#24
0'
0"
#25
1'
1"
#26
0'
0"
#27
0&
1'
1(
1"
1$
#28
