{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671749098601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671749098601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 00:44:58 2022 " "Processing started: Fri Dec 23 00:44:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671749098601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749098601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialRec -c SerialRec " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialRec -c SerialRec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749098601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671749098898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671749098898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialRec-arch " "Found design unit 1: SerialRec-arch" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671749110581 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialRec " "Found entity 1: SerialRec" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671749110581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerialRec " "Elaborating entity \"SerialRec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671749110613 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "checkParity SerialRec.vhd(17) " "VHDL Process Statement warning at SerialRec.vhd(17): inferring latch(es) for signal or variable \"checkParity\", which holds its previous value in one or more paths through the process" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "err SerialRec.vhd(17) " "VHDL Process Statement warning at SerialRec.vhd(17): inferring latch(es) for signal or variable \"err\", which holds its previous value in one or more paths through the process" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_Valid SerialRec.vhd(17) " "VHDL Process Statement warning at SerialRec.vhd(17): inferring latch(es) for signal or variable \"data_Valid\", which holds its previous value in one or more paths through the process" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data SerialRec.vhd(17) " "VHDL Process Statement warning at SerialRec.vhd(17): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] SerialRec.vhd(17) " "Inferred latch for \"data\[6\]\" at SerialRec.vhd(17)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] SerialRec.vhd(17) " "Inferred latch for \"data\[5\]\" at SerialRec.vhd(17)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] SerialRec.vhd(17) " "Inferred latch for \"data\[4\]\" at SerialRec.vhd(17)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] SerialRec.vhd(17) " "Inferred latch for \"data\[3\]\" at SerialRec.vhd(17)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] SerialRec.vhd(17) " "Inferred latch for \"data\[2\]\" at SerialRec.vhd(17)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] SerialRec.vhd(17) " "Inferred latch for \"data\[1\]\" at SerialRec.vhd(17)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] SerialRec.vhd(17) " "Inferred latch for \"data\[0\]\" at SerialRec.vhd(17)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_Valid SerialRec.vhd(17) " "Inferred latch for \"data_Valid\" at SerialRec.vhd(17)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err SerialRec.vhd(17) " "Inferred latch for \"err\" at SerialRec.vhd(17)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "checkParity SerialRec.vhd(31) " "Inferred latch for \"checkParity\" at SerialRec.vhd(31)" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749110660 "|SerialRec"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\$latch " "Latch data\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671749111128 ""}  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\$latch " "Latch data\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671749111128 ""}  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\$latch " "Latch data\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671749111128 ""}  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\$latch " "Latch data\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671749111128 ""}  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\$latch " "Latch data\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671749111128 ""}  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\$latch " "Latch data\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671749111128 ""}  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\$latch " "Latch data\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671749111128 ""}  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "err\$latch " "Latch err\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671749111128 ""}  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_Valid\$latch " "Latch data_Valid\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\] " "Ports D and ENA on the latch are fed by the same signal counter\[2\]" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671749111128 ""}  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SerialRec.vhd" "" { Text "E:/WorkingVHDL/Serial_Data_Reciever/SerialRec.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671749111128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671749111316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671749112049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671749112049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671749112065 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671749112065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671749112065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671749112065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671749112081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 00:45:12 2022 " "Processing ended: Fri Dec 23 00:45:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671749112081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671749112081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671749112081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671749112081 ""}
