INFO-FLOW: Workspace F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol opened at Sun Jun 16 22:33:09 +0100 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xck26-sfvc784-2lv-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2lv-c 
Execute       create_platform xck26-sfvc784-2lv-c -board  
DBG:HLSDevice: Trying to load device library: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.707 sec.
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.843 sec.
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic_config.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic_config.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_video.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_histogram.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_hough.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgbase.h' to the project
Command     add_files done; 0.15 sec.
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 3.367 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 3.367 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 3.367 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.367ns.
Execute     config_rtl -module_prefix design_1_v_demosaic_0_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_demosaic_0_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 227.336 MB.
Execute         set_directive_top v_demosaic -name=v_demosaic 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../../project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp -foptimization-record-file=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -E -If:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -If:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.367 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/autopilot -I F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp {-hls-platform-db-name=F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp.clang.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp {-hls-platform-db-name=F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/clang.err.log
WARNING: [HLS 207-5540] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, use 'Stable Pragma' instead (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:102:23)
WARNING: [HLS 207-5540] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, use 'Stable Pragma' instead (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:104:23)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.095 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.832 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 9.838 sec.
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp -If:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -If:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.367 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/autopilot -I F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.bc {-hls-platform-db-name=F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp.clang.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 31.71 seconds; current allocated memory: 247.270 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.g.bc"  
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.g.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.645 sec.
Execute         run_link_or_opt -opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_demosaic -reflow-float-conversion 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_demosaic -reflow-float-conversion -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.72 sec.
Execute         run_link_or_opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_demosaic 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_demosaic -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_demosaic -mllvm -hls-db-dir -mllvm F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=design_1_v_demosaic_0_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.367 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.909 -x ir F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 24,178 Compile/Link F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,178 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,323 Unroll/Inline (step 1) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,323 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,497 Unroll/Inline (step 2) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,497 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,255 Unroll/Inline (step 3) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,255 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,202 Unroll/Inline (step 4) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,202 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,086 Array/Struct (step 1) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,086 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,818 Array/Struct (step 2) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,818 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,828 Array/Struct (step 3) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,828 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,990 Array/Struct (step 4) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,990 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,080 Array/Struct (step 5) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,080 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,096 Performance (step 1) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,096 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,014 Performance (step 2) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,014 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,927 Performance (step 3) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,927 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,918 Performance (step 4) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,918 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,834 HW Transforms (step 1) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,834 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,867 HW Transforms (step 2) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,867 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<10, ap_uint<10> >(ap_uint<10>, int, int, ap_uint<10>&)' into 'void hls::AXIGetBitFields<10, ap_uint<10> >(hls::axis<ap_uint<10>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_axi_io.h:85:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<10> >::Scalar()' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<10>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:142:23)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<10, ap_uint<10> >(hls::axis<ap_uint<10>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<10>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:182:17)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::insert_top_row(ap_uint<10>, int)' into 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::insert_bottom(ap_uint<10>, int)' (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:888:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::insert_pixel(ap_uint<10>, int, int)' into 'hls::Window<5, 5, ap_uint<10> >::insert(ap_uint<10>, int, int)' (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:587:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::getval(int, int)' into 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:515:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:278:21)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:507:59)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:506:55)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504:30)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<10> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:280:23)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:484:157)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:484:125)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<10> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:281:23)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:484:84)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:484:52)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::LineBuffer()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283:61)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:483:157)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:483:125)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::getval(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:333:67)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:483:84)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:483:52)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::insert_bottom(ap_uint<10>, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:354:33)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::insert(ap_uint<10>, int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:383:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::insert(ap_uint<10>, int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:393:41)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<10> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:402:39)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::insert(ap_uint<10>, int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:424:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::getval(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:443:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:450:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:461:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:461:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:461:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:460:108)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:460:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:460:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:459:105)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:459:74)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:459:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:458:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:458:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:458:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:457:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:457:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:457:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:456:105)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:456:74)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:456:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:455:108)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:455:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:455:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:454:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:454:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:454:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:453:106)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:453:74)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:453:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:452:108)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:452:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:452:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:451:108)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:451:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:451:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:450:106)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:450:74)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::Window()' (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:65:5)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::insert_top_row(ap_uint<30>, int)' into 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::insert_bottom(ap_uint<30>, int)' (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:888:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert_pixel(hls::Scalar<3, ap_uint<10> >, int, int)' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:587:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::getval(int, int)' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:515:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:610:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:610:26)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:612:21)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::LineBuffer()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:614:67)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:625:21)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:779:40)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:778:43)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:777:42)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:776:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:775:40)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:762:33)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:754:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:748:31)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:727:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:718:39)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:712:35)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:706:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:702:35)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::insert_bottom(ap_uint<30>, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:675:32)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::getval(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:648:60)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:858:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:858:26)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:860:21)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::LineBuffer()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862:67)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:873:21)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::getval(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:896:60)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1021:40)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1020:38)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1019:36)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1018:39)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1017:38)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1009:33)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1001:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:995:31)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:974:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:965:39)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:959:35)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:953:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:949:35)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::insert_bottom(ap_uint<30>, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:922:32)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'ZipperRemoval(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1087:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'ZipperRemoval(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1087:28)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:215:21)
INFO: [HLS 214-377] Adding 'pixWindow' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:857:66)
INFO: [HLS 214-377] Adding 'pixWindow' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:609:66)
INFO: [HLS 214-377] Adding 'bayerWindow' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:277:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'inpix' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'p' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'p163' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'PixBufVal' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'p252' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'lineBuffer' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:639:9)
INFO: [HLS 214-377] Adding 'pixBuf' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'linebuf_yuv' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:639:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:142:23)
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:402:39)
INFO: [HLS 214-210] Disaggregating variable 'linebuf_yuv' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283:61)
INFO: [HLS 214-210] Disaggregating variable 'pixBuf' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:281:23)
INFO: [HLS 214-210] Disaggregating variable 'pix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:280:23)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:278:21)
INFO: [HLS 214-210] Disaggregating variable 'bayerWindow' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:277:18)
INFO: [HLS 214-210] Disaggregating variable 'p252' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:748:31)
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:727:37)
INFO: [HLS 214-210] Disaggregating variable 'p163' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:712:35)
INFO: [HLS 214-210] Disaggregating variable 'p' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:702:35)
INFO: [HLS 214-210] Disaggregating variable 'lineBuffer' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:614:67)
INFO: [HLS 214-210] Disaggregating variable 'pixBuf' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:612:21)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:610:26)
INFO: [HLS 214-210] Disaggregating variable 'pix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:610:21)
INFO: [HLS 214-210] Disaggregating variable 'pixWindow' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:609:66)
INFO: [HLS 214-210] Disaggregating variable 'p252' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:995:31)
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:974:37)
INFO: [HLS 214-210] Disaggregating variable 'p163' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:959:35)
INFO: [HLS 214-210] Disaggregating variable 'p' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:949:35)
INFO: [HLS 214-210] Disaggregating variable 'lineBuffer' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862:67)
INFO: [HLS 214-210] Disaggregating variable 'pixBuf' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:860:21)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:858:26)
INFO: [HLS 214-210] Disaggregating variable 'pix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:858:21)
INFO: [HLS 214-210] Disaggregating variable 'pixWindow' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:857:66)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1087:28)
INFO: [HLS 214-210] Disaggregating variable 'inpix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1087:21)
INFO: [HLS 214-210] Disaggregating variable 'pix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:215:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_3' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:248:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_250_4' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:250:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1112_3' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1112:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1115_4' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1115:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1135_5' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1135:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_894_3' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:894:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_897_4' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:897:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_899_5' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:899:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_907_6' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:907:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_914_7' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:914:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_916_8' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:916:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_929_9' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:929:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_931_10' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:931:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_993_17' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:993:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_999_18' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:999:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_940_11' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:940:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_943_12' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:943:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_963_13' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:963:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_971_14' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:971:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_979_15' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:979:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_981_16' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:981:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1006_19' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1006:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_646_3' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:646:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_649_4' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:649:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_651_5' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:651:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_660_6' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:660:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_667_7' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:667:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_669_8' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:669:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_682_9' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:682:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_684_10' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:684:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_746_17' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:746:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_752_18' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:752:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_693_11' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:693:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_696_12' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:696:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_716_13' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:716:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_724_14' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:724:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_732_15' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:732:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_734_16' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:734:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_760_19' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:760:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_331_5' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:331:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_6' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:334:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_342_7' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:342:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_349_8' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:349:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_361_9' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:361:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_363_10' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:363:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_418_16' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:418:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_422_17' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:422:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_372_11' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:372:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_375_12' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:375:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_391_13' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:391:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_399_14' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:399:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_407_15' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:407:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_429_18' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:429:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_472_19' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_490_20' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:490:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_499_21' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:499:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_180_1' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:180:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_3' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:248:31) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:213:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_250_4' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:250:35) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:213:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1112_3' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1112:32) in function 'ZipperRemoval' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1082:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1115_4' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1115:36) in function 'ZipperRemoval' completely with a factor of 2 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1082:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1135_5' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1135:32) in function 'ZipperRemoval' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1082:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_894_3' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:894:35) in function 'DebayerRandBatG' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_897_4' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:897:39) in function 'DebayerRandBatG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_899_5' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:899:43) in function 'DebayerRandBatG' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_907_6' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:907:35) in function 'DebayerRandBatG' completely with a factor of 2 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_914_7' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:914:39) in function 'DebayerRandBatG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_916_8' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:916:43) in function 'DebayerRandBatG' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_929_9' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:929:31) in function 'DebayerRandBatG' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_931_10' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:931:36) in function 'DebayerRandBatG' completely with a factor of 2 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_993_17' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:993:36) in function 'DebayerRandBatG' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_999_18' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:999:40) in function 'DebayerRandBatG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_940_11' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:940:36) in function 'DebayerRandBatG' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_963_13' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:963:44) in function 'DebayerRandBatG' completely with a factor of 2 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_943_12' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:943:40) in function 'DebayerRandBatG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_971_14' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:971:36) in function 'DebayerRandBatG' completely with a factor of 2 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_979_15' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:979:40) in function 'DebayerRandBatG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_981_16' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:981:44) in function 'DebayerRandBatG' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1006_19' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1006:33) in function 'DebayerRandBatG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_646_3' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:646:35) in function 'DebayerRatBorBatR' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_649_4' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:649:39) in function 'DebayerRatBorBatR' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_651_5' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:651:43) in function 'DebayerRatBorBatR' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_660_6' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:660:35) in function 'DebayerRatBorBatR' completely with a factor of 2 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_667_7' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:667:39) in function 'DebayerRatBorBatR' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_669_8' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:669:43) in function 'DebayerRatBorBatR' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_682_9' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:682:31) in function 'DebayerRatBorBatR' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_684_10' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:684:36) in function 'DebayerRatBorBatR' completely with a factor of 2 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_746_17' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:746:36) in function 'DebayerRatBorBatR' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_752_18' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:752:40) in function 'DebayerRatBorBatR' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_693_11' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:693:36) in function 'DebayerRatBorBatR' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_716_13' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:716:44) in function 'DebayerRatBorBatR' completely with a factor of 2 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_696_12' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:696:40) in function 'DebayerRatBorBatR' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_724_14' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:724:36) in function 'DebayerRatBorBatR' completely with a factor of 2 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_732_15' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:732:40) in function 'DebayerRatBorBatR' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_734_16' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:734:44) in function 'DebayerRatBorBatR' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_760_19' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:760:32) in function 'DebayerRatBorBatR' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_5' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:331:35) in function 'DebayerG' completely with a factor of 5 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_6' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:334:39) in function 'DebayerG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_342_7' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:342:35) in function 'DebayerG' completely with a factor of 4 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_8' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:349:39) in function 'DebayerG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_361_9' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:361:31) in function 'DebayerG' completely with a factor of 5 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_363_10' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:363:36) in function 'DebayerG' completely with a factor of 4 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_418_16' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:418:36) in function 'DebayerG' completely with a factor of 5 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_422_17' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:422:40) in function 'DebayerG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_372_11' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:372:36) in function 'DebayerG' completely with a factor of 5 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_391_13' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:391:44) in function 'DebayerG' completely with a factor of 4 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_375_12' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:375:40) in function 'DebayerG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_399_14' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:399:36) in function 'DebayerG' completely with a factor of 4 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_407_15' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:407:40) in function 'DebayerG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_429_18' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:429:32) in function 'DebayerG' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_499_21' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:499:40) in function 'DebayerG' completely with a factor of 4 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_490_20' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:490:40) in function 'DebayerG' completely with a factor of 4 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_472_19' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472:40) in function 'DebayerG' completely with a factor of 4 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:180:31) in function 'AXIvideo2MultiBayer' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:599:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:847:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf_yuv': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283:61)
INFO: [HLS 214-248] Applying array_partition to 'PixBufVal': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'lineBuffer': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:614:67)
INFO: [HLS 214-248] Applying array_partition to 'upleft': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:775:31)
INFO: [HLS 214-248] Applying array_partition to 'upright': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:776:31)
INFO: [HLS 214-248] Applying array_partition to 'downleft': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:777:31)
INFO: [HLS 214-248] Applying array_partition to 'downright': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:778:31)
INFO: [HLS 214-248] Applying array_partition to 'center': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:779:31)
INFO: [HLS 214-248] Applying array_partition to 'lineBuffer': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862:67)
INFO: [HLS 214-248] Applying array_partition to 'luma': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1089:16)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1090:16)
INFO: [HLS 214-248] Applying array_partition to 'g': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1091:16)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1092:16)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgUnzip' with compact=bit mode in 30-bits (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:110:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgRgb' with compact=bit mode in 30-bits (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:109:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgRB' with compact=bit mode in 30-bits (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1067:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgG' with compact=bit mode in 30-bits (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1067:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgBayer' with compact=bit mode in 10-bits (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:108:20)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1089:33 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1090:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1091:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1092:30 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 30.559 seconds; current allocated memory: 250.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 250.426 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_demosaic -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.0.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 258.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 262.730 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc to F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1920 for loop 'VITIS_LOOP_230_2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:230:43) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1920) < AVE (= 32767)) for loop 'VITIS_LOOP_230_2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:230:43) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1080 for loop 'VITIS_LOOP_228_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:228:39) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1080) < AVE (= 32767)) for loop 'VITIS_LOOP_228_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:228:39) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 1921 for loop 'VITIS_LOOP_633_2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:632:13) in function 'DebayerRatBorBatR'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1921) < AVE (= 32768)) for loop 'VITIS_LOOP_633_2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:632:13) in function 'DebayerRatBorBatR'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 1081 for loop 'VITIS_LOOP_630_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603:9) in function 'DebayerRatBorBatR'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1081) < AVE (= 32768)) for loop 'VITIS_LOOP_630_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603:9) in function 'DebayerRatBorBatR'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 1921 for loop 'VITIS_LOOP_881_2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:880:13) in function 'DebayerRandBatG'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1921) < AVE (= 32768)) for loop 'VITIS_LOOP_881_2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:880:13) in function 'DebayerRandBatG'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 1081 for loop 'VITIS_LOOP_878_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851:9) in function 'DebayerRandBatG'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1081) < AVE (= 32768)) for loop 'VITIS_LOOP_878_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851:9) in function 'DebayerRandBatG'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1920 for loop 'loop_width' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:141:29) in function 'AXIvideo2MultiBayer'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1920) < AVE (= 32767)) for loop 'loop_width' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:141:29) in function 'AXIvideo2MultiBayer'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1080 for loop 'loop_height' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:141:29) in function 'AXIvideo2MultiBayer'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1080) < AVE (= 32767)) for loop 'loop_height' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:141:29) in function 'AXIvideo2MultiBayer'.
WARNING: [HLS 200-805] An internal stream 'imgG' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgRB' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgBayer' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgRgb' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgUnzip' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Debayer' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1070:1), detected/extracted 3 process function(s): 
	 'DebayerG'
	 'DebayerRatBorBatR'
	 'DebayerRandBatG'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_demosaic' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:89), detected/extracted 5 process function(s): 
	 'Block_entry.split_proc'
	 'AXIvideo2MultiBayer'
	 'Debayer'
	 'ZipperRemoval'
	 'MultiPixStream2AXIvideo'.
Command           transform done; 1.883 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1089:33) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1089:33) in function 'ZipperRemoval'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1090:30) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1090:30) in function 'ZipperRemoval'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1091:30) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1091:30) in function 'ZipperRemoval'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1092:30) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1092:30) in function 'ZipperRemoval'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129:51) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1159:17) in function 'ZipperRemoval'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1009:27) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1052:27) in function 'DebayerRandBatG'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439:65) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:585:27) in function 'DebayerG'... converting 4 basic blocks.
Command           transform done; 0.203 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.09 seconds; current allocated memory: 291.953 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.3' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.3' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.1.i' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:614).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.i' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:614).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.1.i' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:614).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.i' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:614).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer_1.i' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.i' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer_1.i' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.i' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862).
Execute             auto_get_db
Command           transform done; 1.688 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.143 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.833 seconds; current allocated memory: 439.012 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.128 sec.
Command       elaborate done; 66.417 sec.
Execute       ap_eval exec zip -j F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_demosaic' ...
Execute         ap_set_top_model v_demosaic 
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split_proc' to 'Block_entry_split_proc'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
Execute         get_model_list v_demosaic -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_demosaic 
Execute         preproc_iomode -model MultiPixStream2AXIvideo 
Execute         preproc_iomode -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
Execute         preproc_iomode -model ZipperRemoval 
Execute         preproc_iomode -model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
Execute         preproc_iomode -model Debayer 
Execute         preproc_iomode -model DebayerRandBatG 
Execute         preproc_iomode -model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
Execute         preproc_iomode -model DebayerRatBorBatR 
Execute         preproc_iomode -model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
Execute         preproc_iomode -model DebayerG 
Execute         preproc_iomode -model DebayerG_Pipeline_VITIS_LOOP_318_4 
Execute         preproc_iomode -model AXIvideo2MultiBayer 
Execute         preproc_iomode -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiBayer_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         preproc_iomode -model Block_entry.split_proc 
Execute         get_model_list v_demosaic -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiBayer_Pipeline_loop_wait_for_start AXIvideo2MultiBayer_Pipeline_loop_width AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol AXIvideo2MultiBayer DebayerG_Pipeline_VITIS_LOOP_318_4 DebayerG DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 DebayerRatBorBatR DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 DebayerRandBatG Debayer ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 ZipperRemoval MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 MultiPixStream2AXIvideo v_demosaic
INFO-FLOW: Configuring Module : Block_entry.split_proc ...
Execute         set_default_model Block_entry.split_proc 
Execute         apply_spec_resource_limit Block_entry.split_proc 
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : AXIvideo2MultiBayer_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiBayer_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiBayer_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiBayer ...
Execute         set_default_model AXIvideo2MultiBayer 
Execute         apply_spec_resource_limit AXIvideo2MultiBayer 
INFO-FLOW: Configuring Module : DebayerG_Pipeline_VITIS_LOOP_318_4 ...
Execute         set_default_model DebayerG_Pipeline_VITIS_LOOP_318_4 
Execute         apply_spec_resource_limit DebayerG_Pipeline_VITIS_LOOP_318_4 
INFO-FLOW: Configuring Module : DebayerG ...
Execute         set_default_model DebayerG 
Execute         apply_spec_resource_limit DebayerG 
INFO-FLOW: Configuring Module : DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 ...
Execute         set_default_model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
Execute         apply_spec_resource_limit DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
INFO-FLOW: Configuring Module : DebayerRatBorBatR ...
Execute         set_default_model DebayerRatBorBatR 
Execute         apply_spec_resource_limit DebayerRatBorBatR 
INFO-FLOW: Configuring Module : DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 ...
Execute         set_default_model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
Execute         apply_spec_resource_limit DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
INFO-FLOW: Configuring Module : DebayerRandBatG ...
Execute         set_default_model DebayerRandBatG 
Execute         apply_spec_resource_limit DebayerRandBatG 
INFO-FLOW: Configuring Module : Debayer ...
Execute         set_default_model Debayer 
Execute         apply_spec_resource_limit Debayer 
INFO-FLOW: Configuring Module : ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 ...
Execute         set_default_model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
Execute         apply_spec_resource_limit ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
INFO-FLOW: Configuring Module : ZipperRemoval ...
Execute         set_default_model ZipperRemoval 
Execute         apply_spec_resource_limit ZipperRemoval 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo 
INFO-FLOW: Configuring Module : v_demosaic ...
Execute         set_default_model v_demosaic 
Execute         apply_spec_resource_limit v_demosaic 
INFO-FLOW: Model list for preprocess: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiBayer_Pipeline_loop_wait_for_start AXIvideo2MultiBayer_Pipeline_loop_width AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol AXIvideo2MultiBayer DebayerG_Pipeline_VITIS_LOOP_318_4 DebayerG DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 DebayerRatBorBatR DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 DebayerRandBatG Debayer ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 ZipperRemoval MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 MultiPixStream2AXIvideo v_demosaic
INFO-FLOW: Preprocessing Module: Block_entry.split_proc ...
Execute         set_default_model Block_entry.split_proc 
Execute         cdfg_preprocess -model Block_entry.split_proc 
Execute         rtl_gen_preprocess Block_entry.split_proc 
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiBayer_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiBayer_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiBayer_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiBayer_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiBayer ...
Execute         set_default_model AXIvideo2MultiBayer 
Execute         cdfg_preprocess -model AXIvideo2MultiBayer 
Execute         rtl_gen_preprocess AXIvideo2MultiBayer 
INFO-FLOW: Preprocessing Module: DebayerG_Pipeline_VITIS_LOOP_318_4 ...
Execute         set_default_model DebayerG_Pipeline_VITIS_LOOP_318_4 
Execute         cdfg_preprocess -model DebayerG_Pipeline_VITIS_LOOP_318_4 
Execute         rtl_gen_preprocess DebayerG_Pipeline_VITIS_LOOP_318_4 
INFO-FLOW: Preprocessing Module: DebayerG ...
Execute         set_default_model DebayerG 
Execute         cdfg_preprocess -model DebayerG 
Execute         rtl_gen_preprocess DebayerG 
INFO-FLOW: Preprocessing Module: DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 ...
Execute         set_default_model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
Execute         cdfg_preprocess -model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
Execute         rtl_gen_preprocess DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
INFO-FLOW: Preprocessing Module: DebayerRatBorBatR ...
Execute         set_default_model DebayerRatBorBatR 
Execute         cdfg_preprocess -model DebayerRatBorBatR 
Execute         rtl_gen_preprocess DebayerRatBorBatR 
INFO-FLOW: Preprocessing Module: DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 ...
Execute         set_default_model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
Execute         cdfg_preprocess -model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
Execute         rtl_gen_preprocess DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
INFO-FLOW: Preprocessing Module: DebayerRandBatG ...
Execute         set_default_model DebayerRandBatG 
Execute         cdfg_preprocess -model DebayerRandBatG 
Execute         rtl_gen_preprocess DebayerRandBatG 
INFO-FLOW: Preprocessing Module: Debayer ...
Execute         set_default_model Debayer 
Execute         cdfg_preprocess -model Debayer 
Execute         rtl_gen_preprocess Debayer 
INFO-FLOW: Preprocessing Module: ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 ...
Execute         set_default_model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
Execute         cdfg_preprocess -model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
Execute         rtl_gen_preprocess ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
INFO-FLOW: Preprocessing Module: ZipperRemoval ...
Execute         set_default_model ZipperRemoval 
Execute         cdfg_preprocess -model ZipperRemoval 
Execute         rtl_gen_preprocess ZipperRemoval 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
INFO-FLOW: Preprocessing Module: v_demosaic ...
Execute         set_default_model v_demosaic 
Execute         cdfg_preprocess -model v_demosaic 
Execute         rtl_gen_preprocess v_demosaic 
INFO-FLOW: Model list for synthesis: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiBayer_Pipeline_loop_wait_for_start AXIvideo2MultiBayer_Pipeline_loop_width AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol AXIvideo2MultiBayer DebayerG_Pipeline_VITIS_LOOP_318_4 DebayerG DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 DebayerRatBorBatR DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 DebayerRandBatG Debayer ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 ZipperRemoval MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 MultiPixStream2AXIvideo v_demosaic
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry.split_proc 
Execute         schedule -model Block_entry.split_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 443.793 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry.split_proc.
Execute         set_default_model Block_entry.split_proc 
Execute         bind -model Block_entry.split_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 444.895 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry.split_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 445.789 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 445.844 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 446.258 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 446.465 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiBayer_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 446.926 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiBayer_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiBayer_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 447.004 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiBayer_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 447.328 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 447.453 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiBayer 
Execute         schedule -model AXIvideo2MultiBayer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 447.723 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiBayer.
Execute         set_default_model AXIvideo2MultiBayer 
Execute         bind -model AXIvideo2MultiBayer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 447.832 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiBayer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerG_Pipeline_VITIS_LOOP_318_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DebayerG_Pipeline_VITIS_LOOP_318_4 
Execute         schedule -model DebayerG_Pipeline_VITIS_LOOP_318_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln504_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln504) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_318_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_318_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.416 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 456.605 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.sched.adb -f 
INFO-FLOW: Finish scheduling DebayerG_Pipeline_VITIS_LOOP_318_4.
Execute         set_default_model DebayerG_Pipeline_VITIS_LOOP_318_4 
Execute         bind -model DebayerG_Pipeline_VITIS_LOOP_318_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 456.668 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.bind.adb -f 
INFO-FLOW: Finish binding DebayerG_Pipeline_VITIS_LOOP_318_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DebayerG 
Execute         schedule -model DebayerG 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 456.688 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.sched.adb -f 
INFO-FLOW: Finish scheduling DebayerG.
Execute         set_default_model DebayerG 
Execute         bind -model DebayerG 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 456.688 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.bind.adb -f 
INFO-FLOW: Finish binding DebayerG.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
Execute         schedule -model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_633_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_633_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.179 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 458.672 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.sched.adb -f 
INFO-FLOW: Finish scheduling DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.
Execute         set_default_model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
Execute         bind -model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 458.820 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.bind.adb -f 
INFO-FLOW: Finish binding DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DebayerRatBorBatR 
Execute         schedule -model DebayerRatBorBatR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 458.906 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.sched.adb -f 
INFO-FLOW: Finish scheduling DebayerRatBorBatR.
Execute         set_default_model DebayerRatBorBatR 
Execute         bind -model DebayerRatBorBatR 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 459.172 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.bind.adb -f 
INFO-FLOW: Finish binding DebayerRatBorBatR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRandBatG_Pipeline_VITIS_LOOP_881_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
Execute         schedule -model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_881_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_881_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.158 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.216 seconds; current allocated memory: 461.438 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.sched.adb -f 
INFO-FLOW: Finish scheduling DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.
Execute         set_default_model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
Execute         bind -model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 461.793 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.bind.adb -f 
INFO-FLOW: Finish binding DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DebayerRandBatG 
Execute         schedule -model DebayerRandBatG 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 461.816 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.sched.adb -f 
INFO-FLOW: Finish scheduling DebayerRandBatG.
Execute         set_default_model DebayerRandBatG 
Execute         bind -model DebayerRandBatG 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 462.102 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.bind.adb -f 
INFO-FLOW: Finish binding DebayerRandBatG.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Debayer 
Execute         schedule -model Debayer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 462.152 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.sched.adb -f 
INFO-FLOW: Finish scheduling Debayer.
Execute         set_default_model Debayer 
Execute         bind -model Debayer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 462.340 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.bind.adb -f 
INFO-FLOW: Finish binding Debayer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZipperRemoval_Pipeline_VITIS_LOOP_1101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
Execute         schedule -model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1101_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1101_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 462.734 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.sched.adb -f 
INFO-FLOW: Finish scheduling ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.
Execute         set_default_model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
Execute         bind -model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 462.906 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.bind.adb -f 
INFO-FLOW: Finish binding ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ZipperRemoval 
Execute         schedule -model ZipperRemoval 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 463.066 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.sched.adb -f 
INFO-FLOW: Finish scheduling ZipperRemoval.
Execute         set_default_model ZipperRemoval 
Execute         bind -model ZipperRemoval 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 463.129 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.bind.adb -f 
INFO-FLOW: Finish binding ZipperRemoval.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
Execute         schedule -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_230_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 463.227 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
Execute         bind -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 463.477 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         schedule -model MultiPixStream2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 463.523 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo.
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         bind -model MultiPixStream2AXIvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 463.676 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_demosaic 
Execute         schedule -model v_demosaic 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 463.789 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.sched.adb -f 
INFO-FLOW: Finish scheduling v_demosaic.
Execute         set_default_model v_demosaic 
Execute         bind -model v_demosaic 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 464.230 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.bind.adb -f 
INFO-FLOW: Finish binding v_demosaic.
Execute         get_model_list v_demosaic -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_entry.split_proc 
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiBayer_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiBayer 
Execute         rtl_gen_preprocess DebayerG_Pipeline_VITIS_LOOP_318_4 
Execute         rtl_gen_preprocess DebayerG 
Execute         rtl_gen_preprocess DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
Execute         rtl_gen_preprocess DebayerRatBorBatR 
Execute         rtl_gen_preprocess DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
Execute         rtl_gen_preprocess DebayerRandBatG 
Execute         rtl_gen_preprocess Debayer 
Execute         rtl_gen_preprocess ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
Execute         rtl_gen_preprocess ZipperRemoval 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess v_demosaic 
INFO-FLOW: Model list for RTL generation: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiBayer_Pipeline_loop_wait_for_start AXIvideo2MultiBayer_Pipeline_loop_width AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol AXIvideo2MultiBayer DebayerG_Pipeline_VITIS_LOOP_318_4 DebayerG DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 DebayerRatBorBatR DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 DebayerRandBatG Debayer ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 ZipperRemoval MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 MultiPixStream2AXIvideo v_demosaic
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry.split_proc -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 465.504 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry.split_proc -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_Block_entry_split_proc 
Execute         gen_rtl Block_entry.split_proc -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_Block_entry_split_proc 
Execute         syn_report -csynth -model Block_entry.split_proc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/Block_entry_split_proc_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Block_entry.split_proc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/Block_entry_split_proc_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Block_entry.split_proc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Block_entry.split_proc -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.adb 
Execute         db_write -model Block_entry.split_proc -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry.split_proc -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short> -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_unsigned_short_s' pipeline 'reg<unsigned short>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 466.418 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model reg<unsigned short> -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model reg<unsigned short> -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model reg<unsigned short> -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 467.004 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiBayer_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiBayer_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiBayer_Pipeline_loop_wait_for_start -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiBayer_Pipeline_loop_width -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiBayer_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 468.234 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiBayer_Pipeline_loop_width -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiBayer_Pipeline_loop_width -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiBayer_Pipeline_loop_width -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiBayer_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiBayer_Pipeline_loop_width -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiBayer_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiBayer_Pipeline_loop_width -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model AXIvideo2MultiBayer_Pipeline_loop_width -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiBayer_Pipeline_loop_width -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiBayer_Pipeline_loop_width -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 468.996 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.adb 
Execute         db_write -model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiBayer -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 470.098 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiBayer -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_AXIvideo2MultiBayer 
Execute         gen_rtl AXIvideo2MultiBayer -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer 
Execute         syn_report -csynth -model AXIvideo2MultiBayer -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiBayer_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiBayer -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiBayer_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiBayer -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model AXIvideo2MultiBayer -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.adb 
Execute         db_write -model AXIvideo2MultiBayer -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiBayer -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerG_Pipeline_VITIS_LOOP_318_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model DebayerG_Pipeline_VITIS_LOOP_318_4 -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DebayerG_Pipeline_VITIS_LOOP_318_4' pipeline 'VITIS_LOOP_318_4' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_318_4' in module 'DebayerG_Pipeline_VITIS_LOOP_318_4'. Estimated max control fanout for pipeline is 7572.
INFO: [RTGEN 206-104] Estimated max fanout for 'DebayerG_Pipeline_VITIS_LOOP_318_4' is 5271 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14s_10ns_24s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_10ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_8ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_9ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerG_Pipeline_VITIS_LOOP_318_4'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.537 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 479.137 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl DebayerG_Pipeline_VITIS_LOOP_318_4 -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 
Execute         gen_rtl DebayerG_Pipeline_VITIS_LOOP_318_4 -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 
Execute         syn_report -csynth -model DebayerG_Pipeline_VITIS_LOOP_318_4 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerG_Pipeline_VITIS_LOOP_318_4_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model DebayerG_Pipeline_VITIS_LOOP_318_4 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerG_Pipeline_VITIS_LOOP_318_4_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model DebayerG_Pipeline_VITIS_LOOP_318_4 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model DebayerG_Pipeline_VITIS_LOOP_318_4 -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.adb 
Execute         db_write -model DebayerG_Pipeline_VITIS_LOOP_318_4 -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DebayerG_Pipeline_VITIS_LOOP_318_4 -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model DebayerG -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerG'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 488.164 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl DebayerG -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_DebayerG 
Execute         gen_rtl DebayerG -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_DebayerG 
Execute         syn_report -csynth -model DebayerG -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerG_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model DebayerG -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerG_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model DebayerG -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model DebayerG -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.adb 
Execute         db_write -model DebayerG -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DebayerG -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2' pipeline 'VITIS_LOOP_633_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2'.
INFO: [RTMG 210-278] Implementing memory 'design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 490.211 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
Execute         gen_rtl DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
Execute         syn_report -csynth -model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.adb 
Execute         db_write -model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model DebayerRatBorBatR -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRatBorBatR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 496.105 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl DebayerRatBorBatR -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_DebayerRatBorBatR 
Execute         gen_rtl DebayerRatBorBatR -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR 
Execute         syn_report -csynth -model DebayerRatBorBatR -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerRatBorBatR_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model DebayerRatBorBatR -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerRatBorBatR_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model DebayerRatBorBatR -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model DebayerRatBorBatR -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.adb 
Execute         db_write -model DebayerRatBorBatR -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DebayerRatBorBatR -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRandBatG_Pipeline_VITIS_LOOP_881_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DebayerRandBatG_Pipeline_VITIS_LOOP_881_2' pipeline 'VITIS_LOOP_881_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRandBatG_Pipeline_VITIS_LOOP_881_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 499.590 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
Execute         gen_rtl DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
Execute         syn_report -csynth -model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.adb 
Execute         db_write -model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model DebayerRandBatG -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRandBatG'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 505.191 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl DebayerRandBatG -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_DebayerRandBatG 
Execute         gen_rtl DebayerRandBatG -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_DebayerRandBatG 
Execute         syn_report -csynth -model DebayerRandBatG -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerRandBatG_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model DebayerRandBatG -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/DebayerRandBatG_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model DebayerRandBatG -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model DebayerRandBatG -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.adb 
Execute         db_write -model DebayerRandBatG -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DebayerRandBatG -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Debayer -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Debayer'.
INFO: [RTMG 210-285] Implementing FIFO 'imgG_U(design_1_v_demosaic_0_0_fifo_w30_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bayerPhase_c1_U(design_1_v_demosaic_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRB_U(design_1_v_demosaic_0_0_fifo_w30_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bayerPhase_c_U(design_1_v_demosaic_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DebayerRatBorBatR_U0_U(design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DebayerRandBatG_U0_U(design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 506.543 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl Debayer -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_Debayer 
Execute         gen_rtl Debayer -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_Debayer 
Execute         syn_report -csynth -model Debayer -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/Debayer_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Debayer -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/Debayer_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Debayer -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Debayer -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.adb 
Execute         db_write -model Debayer -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Debayer -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZipperRemoval_Pipeline_VITIS_LOOP_1101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ZipperRemoval_Pipeline_VITIS_LOOP_1101_2' pipeline 'VITIS_LOOP_1101_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZipperRemoval_Pipeline_VITIS_LOOP_1101_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 507.719 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
Execute         gen_rtl ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
Execute         syn_report -csynth -model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.adb 
Execute         db_write -model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ZipperRemoval -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZipperRemoval'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 510.199 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl ZipperRemoval -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_ZipperRemoval 
Execute         gen_rtl ZipperRemoval -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_ZipperRemoval 
Execute         syn_report -csynth -model ZipperRemoval -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/ZipperRemoval_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model ZipperRemoval -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/ZipperRemoval_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model ZipperRemoval -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model ZipperRemoval -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.adb 
Execute         db_write -model ZipperRemoval -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ZipperRemoval -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2' pipeline 'VITIS_LOOP_230_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.145 seconds; current allocated memory: 511.219 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.adb 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 511.738 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model MultiPixStream2AXIvideo -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.adb 
Execute         db_write -model MultiPixStream2AXIvideo -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_demosaic -top_prefix design_1_v_demosaic_0_0_ -sub_prefix design_1_v_demosaic_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/bayer_phase' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_demosaic' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'bayer_phase' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_S' is changed to 'fifo_w30_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_demosaic'.
INFO: [RTMG 210-285] Implementing FIFO 'bayer_phase_assign_channel_U(design_1_v_demosaic_0_0_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgBayer_U(design_1_v_demosaic_0_0_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRgb_U(design_1_v_demosaic_0_0_fifo_w30_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgUnzip_U(design_1_v_demosaic_0_0_fifo_w30_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ZipperRemoval_U0_U(design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
Command         create_rtl_model done; 0.416 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 513.055 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_demosaic -istop -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_demosaic_0_0_v_demosaic 
Execute         gen_rtl v_demosaic -istop -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/verilog/design_1_v_demosaic_0_0_v_demosaic 
Execute         syn_report -csynth -model v_demosaic -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/v_demosaic_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model v_demosaic -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/v_demosaic_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model v_demosaic -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model v_demosaic -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.adb 
Execute         db_write -model v_demosaic -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_demosaic -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic 
Execute         export_constraint_db -f -tool general -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.constraint.tcl 
Execute         syn_report -designview -model v_demosaic -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.design.xml 
Execute         syn_report -csynthDesign -model v_demosaic -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth.rpt -MHOut F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -wcfg -model v_demosaic -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_demosaic -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.protoinst 
Execute         sc_get_clocks v_demosaic 
Execute         sc_get_portdomain v_demosaic 
INFO-FLOW: Model list for RTL component generation: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiBayer_Pipeline_loop_wait_for_start AXIvideo2MultiBayer_Pipeline_loop_width AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol AXIvideo2MultiBayer DebayerG_Pipeline_VITIS_LOOP_318_4 DebayerG DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 DebayerRatBorBatR DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 DebayerRandBatG Debayer ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 ZipperRemoval MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 MultiPixStream2AXIvideo v_demosaic
INFO-FLOW: Handling components in module [Block_entry_split_proc] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiBayer_Pipeline_loop_wait_for_start] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiBayer_Pipeline_loop_width] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiBayer] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Handling components in module [DebayerG_Pipeline_VITIS_LOOP_318_4] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1.
INFO-FLOW: Append model design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
INFO-FLOW: Found component design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1.
INFO-FLOW: Append model design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1
INFO-FLOW: Found component design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1.
INFO-FLOW: Append model design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
INFO-FLOW: Found component design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.
INFO-FLOW: Append model design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
INFO-FLOW: Found component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W.
INFO-FLOW: Append model design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
INFO-FLOW: Found component design_1_v_demosaic_0_0_frp_fifoout.
INFO-FLOW: Append model design_1_v_demosaic_0_0_frp_fifoout
INFO-FLOW: Found component design_1_v_demosaic_0_0_frp_pipeline_valid.
INFO-FLOW: Append model design_1_v_demosaic_0_0_frp_pipeline_valid
INFO-FLOW: Found component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DebayerG] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.compgen.tcl 
INFO-FLOW: Handling components in module [DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
INFO-FLOW: Found component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DebayerRatBorBatR] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.compgen.tcl 
INFO-FLOW: Handling components in module [DebayerRandBatG_Pipeline_VITIS_LOOP_881_2] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_sparsemux_7_2_10_1_1.
INFO-FLOW: Append model design_1_v_demosaic_0_0_sparsemux_7_2_10_1_1
INFO-FLOW: Found component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DebayerRandBatG] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.compgen.tcl 
INFO-FLOW: Handling components in module [Debayer] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_fifo_w30_d2_S.
INFO-FLOW: Append model design_1_v_demosaic_0_0_fifo_w30_d2_S
INFO-FLOW: Found component design_1_v_demosaic_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model design_1_v_demosaic_0_0_fifo_w16_d2_S
INFO-FLOW: Found component design_1_v_demosaic_0_0_fifo_w30_d2_S.
INFO-FLOW: Append model design_1_v_demosaic_0_0_fifo_w30_d2_S
INFO-FLOW: Found component design_1_v_demosaic_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model design_1_v_demosaic_0_0_fifo_w16_d2_S
INFO-FLOW: Found component design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0.
INFO-FLOW: Append model design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
INFO-FLOW: Found component design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0.
INFO-FLOW: Append model design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0
INFO-FLOW: Handling components in module [ZipperRemoval_Pipeline_VITIS_LOOP_1101_2] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ZipperRemoval] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Found component design_1_v_demosaic_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: Handling components in module [v_demosaic] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.compgen.tcl 
INFO-FLOW: Found component design_1_v_demosaic_0_0_fifo_w16_d2_S_x.
INFO-FLOW: Append model design_1_v_demosaic_0_0_fifo_w16_d2_S_x
INFO-FLOW: Found component design_1_v_demosaic_0_0_fifo_w10_d3_S.
INFO-FLOW: Append model design_1_v_demosaic_0_0_fifo_w10_d3_S
INFO-FLOW: Found component design_1_v_demosaic_0_0_fifo_w30_d2_S_x.
INFO-FLOW: Append model design_1_v_demosaic_0_0_fifo_w30_d2_S_x
INFO-FLOW: Found component design_1_v_demosaic_0_0_fifo_w30_d2_S_x.
INFO-FLOW: Append model design_1_v_demosaic_0_0_fifo_w30_d2_S_x
INFO-FLOW: Found component design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.
INFO-FLOW: Append model design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0
INFO-FLOW: Found component design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0.
INFO-FLOW: Append model design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: Found component design_1_v_demosaic_0_0_CTRL_s_axi.
INFO-FLOW: Append model design_1_v_demosaic_0_0_CTRL_s_axi
INFO-FLOW: Append model Block_entry_split_proc
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiBayer_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiBayer
INFO-FLOW: Append model DebayerG_Pipeline_VITIS_LOOP_318_4
INFO-FLOW: Append model DebayerG
INFO-FLOW: Append model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
INFO-FLOW: Append model DebayerRatBorBatR
INFO-FLOW: Append model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
INFO-FLOW: Append model DebayerRandBatG
INFO-FLOW: Append model Debayer
INFO-FLOW: Append model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
INFO-FLOW: Append model ZipperRemoval
INFO-FLOW: Append model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
INFO-FLOW: Append model MultiPixStream2AXIvideo
INFO-FLOW: Append model v_demosaic
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1 design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1 design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1 design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W design_1_v_demosaic_0_0_frp_fifoout design_1_v_demosaic_0_0_frp_pipeline_valid design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init design_1_v_demosaic_0_0_sparsemux_7_2_10_1_1 design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init design_1_v_demosaic_0_0_fifo_w30_d2_S design_1_v_demosaic_0_0_fifo_w16_d2_S design_1_v_demosaic_0_0_fifo_w30_d2_S design_1_v_demosaic_0_0_fifo_w16_d2_S design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0 design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_regslice_both design_1_v_demosaic_0_0_fifo_w16_d2_S_x design_1_v_demosaic_0_0_fifo_w10_d3_S design_1_v_demosaic_0_0_fifo_w30_d2_S_x design_1_v_demosaic_0_0_fifo_w30_d2_S_x design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0 design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 design_1_v_demosaic_0_0_CTRL_s_axi Block_entry_split_proc reg_unsigned_short_s AXIvideo2MultiBayer_Pipeline_loop_wait_for_start AXIvideo2MultiBayer_Pipeline_loop_width AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol AXIvideo2MultiBayer DebayerG_Pipeline_VITIS_LOOP_318_4 DebayerG DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 DebayerRatBorBatR DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 DebayerRandBatG Debayer ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 ZipperRemoval MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 MultiPixStream2AXIvideo v_demosaic
INFO-FLOW: Generating F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_frp_fifoout
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_frp_pipeline_valid
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_sparsemux_7_2_10_1_1
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_fifo_w30_d2_S
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_fifo_w30_d2_S
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_fifo_w16_d2_S_x
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_fifo_w10_d3_S
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_fifo_w30_d2_S_x
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_fifo_w30_d2_S_x
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: To file: write model design_1_v_demosaic_0_0_CTRL_s_axi
INFO-FLOW: To file: write model Block_entry_split_proc
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiBayer_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiBayer
INFO-FLOW: To file: write model DebayerG_Pipeline_VITIS_LOOP_318_4
INFO-FLOW: To file: write model DebayerG
INFO-FLOW: To file: write model DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
INFO-FLOW: To file: write model DebayerRatBorBatR
INFO-FLOW: To file: write model DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
INFO-FLOW: To file: write model DebayerRandBatG
INFO-FLOW: To file: write model Debayer
INFO-FLOW: To file: write model ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
INFO-FLOW: To file: write model ZipperRemoval
INFO-FLOW: To file: write model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
INFO-FLOW: To file: write model MultiPixStream2AXIvideo
INFO-FLOW: To file: write model v_demosaic
INFO-FLOW: Generating F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.367 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/vhdl' dstVlogDir='F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/vlog' tclDir='F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db' modelList='design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1
design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
design_1_v_demosaic_0_0_frp_fifoout
design_1_v_demosaic_0_0_frp_pipeline_valid
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_sparsemux_7_2_10_1_1
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_fifo_w30_d2_S
design_1_v_demosaic_0_0_fifo_w16_d2_S
design_1_v_demosaic_0_0_fifo_w30_d2_S
design_1_v_demosaic_0_0_fifo_w16_d2_S
design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_fifo_w16_d2_S_x
design_1_v_demosaic_0_0_fifo_w10_d3_S
design_1_v_demosaic_0_0_fifo_w30_d2_S_x
design_1_v_demosaic_0_0_fifo_w30_d2_S_x
design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0
design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_demosaic_0_0_CTRL_s_axi
Block_entry_split_proc
reg_unsigned_short_s
AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
AXIvideo2MultiBayer_Pipeline_loop_width
AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
AXIvideo2MultiBayer
DebayerG_Pipeline_VITIS_LOOP_318_4
DebayerG
DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
DebayerRatBorBatR
DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
DebayerRandBatG
Debayer
ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
ZipperRemoval
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
MultiPixStream2AXIvideo
v_demosaic
' expOnly='0'
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.compgen.tcl 
Execute           source ./design_1_v_demosaic_0_0_CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 516.473 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='design_1_v_demosaic_0_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Block_entry_split_proc
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1
design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
design_1_v_demosaic_0_0_frp_fifoout
design_1_v_demosaic_0_0_frp_pipeline_valid
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_sparsemux_7_2_10_1_1
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_fifo_w30_d2_S
design_1_v_demosaic_0_0_fifo_w16_d2_S
design_1_v_demosaic_0_0_fifo_w30_d2_S
design_1_v_demosaic_0_0_fifo_w16_d2_S
design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_fifo_w16_d2_S_x
design_1_v_demosaic_0_0_fifo_w10_d3_S
design_1_v_demosaic_0_0_fifo_w30_d2_S_x
design_1_v_demosaic_0_0_fifo_w30_d2_S_x
design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0
design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_demosaic_0_0_CTRL_s_axi
Block_entry_split_proc
reg_unsigned_short_s
AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
AXIvideo2MultiBayer_Pipeline_loop_width
AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
AXIvideo2MultiBayer
DebayerG_Pipeline_VITIS_LOOP_318_4
DebayerG
DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
DebayerRatBorBatR
DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
DebayerRandBatG
Debayer
ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
ZipperRemoval
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
MultiPixStream2AXIvideo
v_demosaic
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.compgen.dataonly.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.compgen.dataonly.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.compgen.dataonly.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.constraint.tcl 
Execute         sc_get_clocks v_demosaic 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST v_demosaic MODULE2INSTS {v_demosaic v_demosaic AXIvideo2MultiBayer AXIvideo2MultiBayer_U0 AXIvideo2MultiBayer_Pipeline_loop_wait_for_start grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136 reg_unsigned_short_s {grp_reg_unsigned_short_s_fu_220 grp_reg_unsigned_short_s_fu_225} AXIvideo2MultiBayer_Pipeline_loop_width grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156 AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184 Block_entry_split_proc Block_entry_split_proc_U0 Debayer Debayer_U0 DebayerG DebayerG_U0 DebayerG_Pipeline_VITIS_LOOP_318_4 grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184 DebayerRatBorBatR DebayerRatBorBatR_U0 DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158 DebayerRandBatG DebayerRandBatG_U0 DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134 ZipperRemoval ZipperRemoval_U0 ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104 MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100} INST2MODULE {v_demosaic v_demosaic AXIvideo2MultiBayer_U0 AXIvideo2MultiBayer grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136 AXIvideo2MultiBayer_Pipeline_loop_wait_for_start grp_reg_unsigned_short_s_fu_220 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_225 reg_unsigned_short_s grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156 AXIvideo2MultiBayer_Pipeline_loop_width grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184 AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol Block_entry_split_proc_U0 Block_entry_split_proc Debayer_U0 Debayer DebayerG_U0 DebayerG grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184 DebayerG_Pipeline_VITIS_LOOP_318_4 DebayerRatBorBatR_U0 DebayerRatBorBatR grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158 DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 DebayerRandBatG_U0 DebayerRandBatG grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134 DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 ZipperRemoval_U0 ZipperRemoval grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104 ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2} INSTDATA {v_demosaic {DEPTH 1 CHILDREN {AXIvideo2MultiBayer_U0 Block_entry_split_proc_U0 Debayer_U0 ZipperRemoval_U0 MultiPixStream2AXIvideo_U0}} AXIvideo2MultiBayer_U0 {DEPTH 2 CHILDREN {grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136 grp_reg_unsigned_short_s_fu_220 grp_reg_unsigned_short_s_fu_225 grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156 grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184}} grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_220 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_225 {DEPTH 3 CHILDREN {}} grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156 {DEPTH 3 CHILDREN {}} grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184 {DEPTH 3 CHILDREN {}} Block_entry_split_proc_U0 {DEPTH 2 CHILDREN {}} Debayer_U0 {DEPTH 2 CHILDREN {DebayerG_U0 DebayerRatBorBatR_U0 DebayerRandBatG_U0}} DebayerG_U0 {DEPTH 3 CHILDREN grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184} grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184 {DEPTH 4 CHILDREN {}} DebayerRatBorBatR_U0 {DEPTH 3 CHILDREN grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158} grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158 {DEPTH 4 CHILDREN {}} DebayerRandBatG_U0 {DEPTH 3 CHILDREN grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134} grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134 {DEPTH 4 CHILDREN {}} ZipperRemoval_U0 {DEPTH 2 CHILDREN grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104} grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104 {DEPTH 3 CHILDREN {}} MultiPixStream2AXIvideo_U0 {DEPTH 2 CHILDREN grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100} grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100 {DEPTH 3 CHILDREN {}}} MODULEDATA {AXIvideo2MultiBayer_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln166_fu_195_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:166 VARIABLE icmp_ln166 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_201_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:166 VARIABLE j_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln170_fu_207_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:170 VARIABLE or_ln170 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiBayer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp10251_fu_233_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:146 VARIABLE cmp10251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln188_fu_239_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:188 VARIABLE xor_ln188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln163_fu_248_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:163 VARIABLE icmp_ln163 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_253_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:163 VARIABLE i_4 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln188_fu_281_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:188 VARIABLE select_ln188 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln188_fu_263_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:188 VARIABLE and_ln188 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} DebayerG_Pipeline_VITIS_LOOP_318_4 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_yuv_3_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283 VARIABLE linebuf_yuv_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 1921 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_yuv_2_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283 VARIABLE linebuf_yuv_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 1921 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_yuv_1_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283 VARIABLE linebuf_yuv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 1921 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_yuv_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:283 VARIABLE linebuf_yuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 1921 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln318_fu_946_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:318 VARIABLE icmp_ln318 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_11_fu_952_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:323 VARIABLE x_11 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_x_fu_958_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:326 VARIABLE out_x LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln328_fu_968_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:328 VARIABLE icmp_ln328 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp147_fu_974_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:326 VARIABLE cmp147 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_fu_1112_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_1_fu_1119_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_2_fu_1126_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_3_fu_1132_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_4_fu_1139_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_4 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_5_fu_1145_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_5 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_6_fu_1152_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_6 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_7_fu_1159_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_7 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_8_fu_1166_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_8 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_9_fu_1173_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_9 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_10_fu_1180_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_10 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_11_fu_1186_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_11 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_12_fu_1193_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_12 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_13_fu_1199_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_13 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_14_fu_1206_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_14 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_15_fu_1213_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_15 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_16_fu_1220_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_16 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_17_fu_1227_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_17 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_18_fu_1235_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_18 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln387_19_fu_1243_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387 VARIABLE select_ln387_19 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME PixBufVal_fu_1251_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:403 VARIABLE PixBufVal LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln403_1_fu_1258_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:403 VARIABLE select_ln403_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln403_2_fu_1265_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:403 VARIABLE select_ln403_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln439_fu_980_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439 VARIABLE xor_ln439 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln439_fu_990_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439 VARIABLE icmp_ln439 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln451_fu_1345_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:451 VARIABLE add_ln451 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME K_1_fu_1355_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:451 VARIABLE K_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln453_fu_1377_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:453 VARIABLE add_ln453 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME K_3_fu_1387_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:453 VARIABLE K_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln455_fu_1417_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:455 VARIABLE add_ln455 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME K_5_fu_1427_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:455 VARIABLE K_5 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln457_fu_1473_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:457 VARIABLE add_ln457 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME K_7_fu_1483_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:457 VARIABLE K_7 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_1706_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:458 VARIABLE add_ln458 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME K_8_fu_1714_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:458 VARIABLE K_8 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln459_fu_1505_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:459 VARIABLE add_ln459 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME K_9_fu_1515_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:459 VARIABLE K_9 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln460_fu_1732_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:460 VARIABLE add_ln460 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME K_10_fu_1740_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:460 VARIABLE K_10 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln461_fu_1537_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:461 VARIABLE add_ln461 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME K_11_fu_1547_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:461 VARIABLE K_11 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_fu_2022_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:465 VARIABLE add_ln465 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_1_fu_2032_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:465 VARIABLE add_ln465_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ave_fu_2042_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:465 VARIABLE ave LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln466_fu_1758_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:466 VARIABLE add_ln466 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln466_1_fu_1768_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:466 VARIABLE add_ln466_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ave_1_fu_1778_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:466 VARIABLE ave_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln467_fu_1790_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:467 VARIABLE add_ln467 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ave_2_fu_1800_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:467 VARIABLE ave_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln468_fu_2054_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:468 VARIABLE add_ln468 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln468_1_fu_2064_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:468 VARIABLE add_ln468_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ave_3_fu_2074_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:468 VARIABLE ave_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln472_fu_2186_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE sub_ln472 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln472_1_fu_2208_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE sub_ln472_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mean_fu_2214_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE mean LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln472_2_fu_2098_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE sub_ln472_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln472_3_fu_2120_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE sub_ln472_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mean_1_fu_2126_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE mean_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln472_4_fu_2133_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE sub_ln472_4 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln472_5_fu_2155_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE sub_ln472_5 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mean_2_fu_2161_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE mean_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln472_6_fu_2221_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE sub_ln472_6 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln472_7_fu_2243_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE sub_ln472_7 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mean_3_fu_2249_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:472 VARIABLE mean_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln476_fu_2552_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:476 VARIABLE sub_ln476 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_2560_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_fu_2574_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln476_1_fu_2586_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:476 VARIABLE sub_ln476_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_9_fu_2594_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_9 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_1_fu_2608_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln476_2_fu_2620_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:476 VARIABLE sub_ln476_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_10_fu_2628_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_10 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_2_fu_2642_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln476_3_fu_2654_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:476 VARIABLE sub_ln476_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_11_fu_2662_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_11 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_3_fu_2676_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_2688_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:476 VARIABLE add_ln476 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_1_fu_2694_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:476 VARIABLE add_ln476_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_2_fu_2943_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:476 VARIABLE add_ln476_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln477_fu_2256_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:477 VARIABLE sub_ln477 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_12_fu_2264_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_12 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_4_fu_2278_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_4 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln477_1_fu_2290_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:477 VARIABLE sub_ln477_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_13_fu_2298_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_13 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_5_fu_2312_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_5 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln477_2_fu_2324_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:477 VARIABLE sub_ln477_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_14_fu_2332_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_14 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_6_fu_2346_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_6 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln477_3_fu_2358_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:477 VARIABLE sub_ln477_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_15_fu_2366_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_15 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_7_fu_2380_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_7 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln477_fu_2392_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:477 VARIABLE add_ln477 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln477_1_fu_2398_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:477 VARIABLE add_ln477_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln477_2_fu_2706_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:477 VARIABLE add_ln477_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln478_fu_2404_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:478 VARIABLE sub_ln478 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_16_fu_2412_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_16 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_8_fu_2426_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_8 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln478_1_fu_2438_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:478 VARIABLE sub_ln478_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_17_fu_2446_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_17 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_9_fu_2460_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_9 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln478_2_fu_2472_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:478 VARIABLE sub_ln478_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_18_fu_2480_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_18 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_10_fu_2494_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_10 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln478_3_fu_2506_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:478 VARIABLE sub_ln478_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_19_fu_2514_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_19 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_11_fu_2528_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_11 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_fu_2540_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:478 VARIABLE add_ln478 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_1_fu_2546_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:478 VARIABLE add_ln478_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_2_fu_2728_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:478 VARIABLE add_ln478_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln479_fu_2744_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:479 VARIABLE sub_ln479 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_20_fu_2752_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_20 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_12_fu_2766_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_12 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln479_1_fu_2778_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:479 VARIABLE sub_ln479_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_21_fu_2786_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_21 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_13_fu_2800_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_13 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln479_2_fu_2812_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:479 VARIABLE sub_ln479_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_22_fu_2820_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_22 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_14_fu_2834_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_14 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln479_3_fu_2846_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:479 VARIABLE sub_ln479_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_23_fu_2854_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_23 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_15_fu_2868_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_15 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_fu_2880_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:479 VARIABLE add_ln479 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_1_fu_2886_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:479 VARIABLE add_ln479_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_2_fu_2965_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:479 VARIABLE add_ln479_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln483_fu_1842_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:483 VARIABLE sub_ln483 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_24_fu_1850_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_24 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_16_fu_1864_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_16 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln483_1_fu_1876_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:483 VARIABLE sub_ln483_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_25_fu_1884_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_25 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_17_fu_1898_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_17 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln483_fu_1910_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:483 VARIABLE add_ln483 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln484_fu_1926_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:484 VARIABLE sub_ln484 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_26_fu_1934_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_26 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_18_fu_1948_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_18 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln484_1_fu_1960_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:484 VARIABLE sub_ln484_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_27_fu_1968_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_27 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_19_fu_1982_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE select_ln61_19 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln484_fu_1994_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:484 VARIABLE add_ln484 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_fu_2984_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:492 VARIABLE add_ln492 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_1_fu_2994_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:492 VARIABLE add_ln492_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_2_fu_2895_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:492 VARIABLE add_ln492_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_3_fu_2905_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:492 VARIABLE add_ln492_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_4_fu_2921_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:492 VARIABLE add_ln492_4 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_5_fu_3018_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:492 VARIABLE add_ln492_5 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln495_fu_3092_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:495 VARIABLE add_ln495 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln495_1_fu_3102_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:495 VARIABLE add_ln495_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sw_1_fu_3114_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:495 VARIABLE sw_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_9ns_18_1_1_U55 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:501 VARIABLE mul_ln501 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_8ns_18_1_1_U56 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:501 VARIABLE mul_ln501_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_8ns_18_1_1_U57 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:501 VARIABLE mul_ln501_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_9ns_18_1_1_U58 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:501 VARIABLE mul_ln501_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_10ns_24s_25_4_1_U61 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE mul_ln504 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_14s_10ns_24s_25_4_1_U61 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE sext_ln504 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_14s_10ns_24_1_1_U59 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE mul_ln504_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_14s_10ns_24_1_1_U60 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE mul_ln504_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_10ns_24s_25_4_1_U62 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE mul_ln504_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_14s_10ns_24s_25_4_1_U62 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE sext_ln504_3 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_10ns_24s_25_4_1_U62 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE add_ln504 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_10ns_24s_25_4_1_U61 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE add_ln504_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln504_2_fu_3245_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE add_ln504_2 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln504_fu_3251_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE sub_ln504 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln504_1_fu_3274_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE sub_ln504_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln504_fu_3308_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE select_ln504 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME g_fu_3319_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:504 VARIABLE g LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln507_fu_3388_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:507 VARIABLE select_ln507 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln507_1_fu_3395_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:507 VARIABLE select_ln507_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME phi_ln509_fu_3402_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439 VARIABLE phi_ln509 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME g_1_fu_3325_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439 VARIABLE g_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME phi_ln511_fu_3409_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439 VARIABLE phi_ln511 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln510_fu_3350_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:510 VARIABLE icmp_ln510 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln510_fu_3360_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:510 VARIABLE xor_ln510 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln510_1_fu_3366_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:510 VARIABLE select_ln510_1 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln510_fu_3374_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:510 VARIABLE or_ln510 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln510_fu_3380_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:510 VARIABLE select_ln510 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln585_fu_996_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:585 VARIABLE or_ln585 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME DIV1_TABLE_U SOURCE {} VARIABLE DIV1_TABLE LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 1024 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DIV2_TABLE_U SOURCE {} VARIABLE DIV2_TABLE LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 4096 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 8 BRAM 14 URAM 0}} DebayerG {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopHeight_fu_248_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:274 VARIABLE loopHeight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopWidth_fu_258_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:275 VARIABLE loopWidth LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln315_fu_286_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315 VARIABLE icmp_ln315 LOOP VITIS_LOOP_315_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_8_fu_291_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315 VARIABLE y_8 LOOP VITIS_LOOP_315_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_y_fu_357_p2 SOURCE {} VARIABLE out_y LOOP VITIS_LOOP_315_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_fu_386_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:293 VARIABLE xor LOOP VITIS_LOOP_315_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp689_fu_392_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:293 VARIABLE cmp689 LOOP VITIS_LOOP_315_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp84_fu_367_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:274 VARIABLE cmp84 LOOP VITIS_LOOP_315_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp170_fu_372_p2 SOURCE {} VARIABLE cmp170 LOOP VITIS_LOOP_315_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false}} AREA {DSP 8 BRAM 14 URAM 0}} DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lineBuffer_1_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:614 VARIABLE lineBuffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {30 1921 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lineBuffer_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:614 VARIABLE lineBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {30 1921 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln633_fu_848_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:633 VARIABLE icmp_ln633 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_5_fu_854_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:638 VARIABLE x_5 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln643_fu_864_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:643 VARIABLE icmp_ln643 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp161_i_fu_870_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:633 VARIABLE cmp161_i LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_fu_1055_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_1_fu_1061_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_2_fu_1068_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_2 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_3_fu_1074_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_3 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_4_fu_1080_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_4 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_5_fu_1087_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_5 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_6_fu_1093_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_6 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_7_fu_1100_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_7 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_8_fu_1106_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_8 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_9_fu_1113_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_9 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_10_fu_1120_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_10 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_11_fu_1128_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_11 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_12_fu_1135_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_12 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_13_fu_1143_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_13 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_14_fu_1150_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:710 VARIABLE select_ln710_14 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME PixBufVal_2_fu_1158_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:728 VARIABLE PixBufVal_2 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME PixBufVal_1_fu_1164_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:728 VARIABLE PixBufVal_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME PixBufVal_fu_1170_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:728 VARIABLE PixBufVal LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln772_fu_876_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:772 VARIABLE xor_ln772 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln772_1_fu_882_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:772 VARIABLE xor_ln772_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln772_fu_892_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:772 VARIABLE icmp_ln772 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME CH_fu_1714_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:788 VARIABLE CH LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln790_fu_1231_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:790 VARIABLE sub_ln790 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_1345_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME agdiff_fu_1350_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE agdiff LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln791_fu_1253_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:791 VARIABLE sub_ln791 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_1_fu_1356_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME agdiff_1_fu_1361_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE agdiff_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln792_fu_1275_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:792 VARIABLE sub_ln792 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_2_fu_1367_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_2 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME agdiff_2_fu_1372_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE agdiff_2 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln793_fu_1297_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:793 VARIABLE sub_ln793 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_3_fu_1378_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_3 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME agdiff_3_fu_1383_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE agdiff_3 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME enable_fu_1389_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:795 VARIABLE enable LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln796_fu_1399_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:796 VARIABLE icmp_ln796 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME enable_1_fu_1413_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:796 VARIABLE enable_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln797_fu_1425_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:797 VARIABLE icmp_ln797 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME enable_3_fu_1439_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:797 VARIABLE enable_3 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln798_fu_1447_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:798 VARIABLE icmp_ln798 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME enable_4_fu_1551_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:798 VARIABLE enable_4 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln799_fu_1453_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:799 VARIABLE icmp_ln799 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME enable_6_fu_1570_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:799 VARIABLE enable_6 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln800_fu_1459_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:800 VARIABLE icmp_ln800 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME enable_7_fu_1589_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:800 VARIABLE enable_7 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln817_fu_1477_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817 VARIABLE select_ln817 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln817_fu_1488_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817 VARIABLE sub_ln817 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln817_1_fu_1596_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817 VARIABLE select_ln817_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln817_fu_1604_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817 VARIABLE and_ln817 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln818_fu_1493_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:818 VARIABLE select_ln818 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_fu_1504_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:818 VARIABLE sub_ln818 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln818_1_fu_1613_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:818 VARIABLE select_ln818_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln818_fu_1621_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:818 VARIABLE and_ln818 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln817_fu_1630_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817 VARIABLE add_ln817 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln819_fu_1509_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:819 VARIABLE select_ln819 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln819_fu_1520_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:819 VARIABLE sub_ln819 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln819_1_fu_1636_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:819 VARIABLE select_ln819_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln819_fu_1644_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:819 VARIABLE and_ln819 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_fu_1525_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:820 VARIABLE select_ln820 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln820_fu_1536_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:820 VARIABLE sub_ln820 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_1_fu_1657_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:820 VARIABLE select_ln820_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln820_fu_1665_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:820 VARIABLE and_ln820 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln820_fu_1674_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:820 VARIABLE add_ln820 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln820_1_fu_1684_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:820 VARIABLE add_ln820_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln820_1_fu_1690_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:820 VARIABLE sub_ln820_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln820_2_fu_1732_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:820 VARIABLE sub_ln820_2 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_2_fu_1746_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:820 VARIABLE select_ln820_2 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME CV_fu_1758_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817 VARIABLE CV LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_fu_1764_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:823 VARIABLE r LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME b_fu_1771_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:824 VARIABLE b LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln827_fu_1796_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:827 VARIABLE icmp_ln827 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln827_fu_1806_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:827 VARIABLE xor_ln827 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln827_fu_1812_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:827 VARIABLE select_ln827 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln827_fu_1820_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:827 VARIABLE or_ln827 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln827_1_fu_1826_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:827 VARIABLE select_ln827_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln829_fu_1852_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:829 VARIABLE icmp_ln829 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln829_fu_1862_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:829 VARIABLE xor_ln829 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln829_fu_1868_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:829 VARIABLE select_ln829 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln829_fu_1876_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:829 VARIABLE or_ln829 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln829_1_fu_1882_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:829 VARIABLE select_ln829_1 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln833_fu_898_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:833 VARIABLE icmp_ln833 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln833_fu_904_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:833 VARIABLE and_ln833 LOOP VITIS_LOOP_633_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 8 URAM 0}} DebayerRatBorBatR {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopHeight_fu_203_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:606 VARIABLE loopHeight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopWidth_fu_209_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:607 VARIABLE loopWidth LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln630_fu_237_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630 VARIABLE icmp_ln630 LOOP VITIS_LOOP_630_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_4_fu_242_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630 VARIABLE y_4 LOOP VITIS_LOOP_630_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME and310_i_fu_313_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630 VARIABLE and310_i LOOP VITIS_LOOP_630_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_i_fu_322_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:622 VARIABLE xor_i LOOP VITIS_LOOP_630_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME red_i_fu_328_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630 VARIABLE red_i LOOP VITIS_LOOP_630_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp59_i_fu_297_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630 VARIABLE cmp59_i LOOP VITIS_LOOP_630_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp203_i_fu_302_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630 VARIABLE cmp203_i LOOP VITIS_LOOP_630_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false}} AREA {DSP 0 BRAM 8 URAM 0}} DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lineBuffer_2_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862 VARIABLE lineBuffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {30 1921 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lineBuffer_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862 VARIABLE lineBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {30 1921 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln881_fu_574_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:881 VARIABLE icmp_ln881 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_8_fu_580_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:886 VARIABLE x_8 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln891_fu_590_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:891 VARIABLE icmp_ln891 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp161_i_fu_596_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:881 VARIABLE cmp161_i LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_fu_757_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_1_fu_764_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_1 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_2_fu_771_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_2 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_3_fu_778_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_3 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_4_fu_784_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_4 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_5_fu_790_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_5 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_6_fu_796_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_6 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_7_fu_803_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_7 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_8_fu_810_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_8 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_9_fu_817_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_9 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_10_fu_824_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_10 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln957_11_fu_831_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE select_ln957_11 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME PixBufVal_4_fu_838_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:975 VARIABLE PixBufVal_4 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME PixBufVal_3_fu_844_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:975 VARIABLE PixBufVal_3 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME PixBufVal_fu_850_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:975 VARIABLE PixBufVal LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1014_fu_602_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1014 VARIABLE xor_ln1014 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1014_1_fu_608_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1014 VARIABLE xor_ln1014_1 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1014_fu_618_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1014 VARIABLE icmp_ln1014 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1023_fu_941_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1023 VARIABLE sub_ln1023 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_951_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME DRh_fu_965_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE DRh LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1024_fu_981_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1024 VARIABLE sub_ln1024 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_4_fu_991_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_4 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME DRv_fu_1005_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE DRv LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1025_fu_1021_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025 VARIABLE sub_ln1025 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_5_fu_1031_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_5 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME DGh_fu_1045_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE DGh LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1026_fu_1061_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1026 VARIABLE sub_ln1026 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_6_fu_1071_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_6 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME DGv_fu_1085_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE DGv LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1027_fu_1101_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1027 VARIABLE sub_ln1027 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_7_fu_1111_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_7 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME DBh_fu_1312_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE DBh LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1028_fu_1125_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028 VARIABLE sub_ln1028 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_8_fu_1135_p2 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_8 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME DBv_fu_1325_p3 SOURCE {F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE DBv LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1030_fu_1149_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1030 VARIABLE add_ln1030 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1030_1_fu_1338_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1030 VARIABLE add_ln1030_1 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1030_2_fu_1163_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1030 VARIABLE add_ln1030_2 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1030_3_fu_1351_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1030 VARIABLE add_ln1030_3 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1030_fu_1357_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1030 VARIABLE icmp_ln1030 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1033_fu_1169_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1033 VARIABLE sub_ln1033 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1033_1_fu_1175_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1033 VARIABLE sub_ln1033_1 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1033_fu_1189_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1033 VARIABLE add_ln1033 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1033_2_fu_1370_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1033 VARIABLE sub_ln1033_2 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1033_3_fu_1393_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1033 VARIABLE sub_ln1033_3 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1033_fu_1416_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1033 VARIABLE select_ln1033 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1034_fu_1195_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1034 VARIABLE sub_ln1034 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1034_1_fu_1201_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1034 VARIABLE sub_ln1034_1 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1034_fu_1215_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1034 VARIABLE add_ln1034 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1034_2_fu_1435_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1034 VARIABLE sub_ln1034_2 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1034_3_fu_1458_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1034 VARIABLE sub_ln1034_3 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1034_fu_1481_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1034 VARIABLE select_ln1034 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1039_fu_1221_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1039 VARIABLE sub_ln1039 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1039_1_fu_1227_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1039 VARIABLE sub_ln1039_1 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1039_fu_1241_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1039 VARIABLE add_ln1039 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1039_2_fu_1247_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1039 VARIABLE sub_ln1039_2 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1039_3_fu_1503_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1039 VARIABLE sub_ln1039_3 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1039_fu_1526_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1039 VARIABLE select_ln1039 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1040_fu_1263_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040 VARIABLE sub_ln1040 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1040_1_fu_1269_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040 VARIABLE sub_ln1040_1 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1040_fu_1283_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040 VARIABLE add_ln1040 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1040_2_fu_1289_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040 VARIABLE sub_ln1040_2 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1040_3_fu_1548_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040 VARIABLE sub_ln1040_3 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1040_fu_1571_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1040 VARIABLE select_ln1040 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_2_v_v_i_fu_1579_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1030 VARIABLE r_2_v_v_i LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_2_fu_1591_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1033 VARIABLE r_2 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME b_2_v_v_i_fu_1597_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1030 VARIABLE b_2_v_v_i LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME b_2_fu_1609_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1033 VARIABLE b_2 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln1042_fu_1649_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1042 VARIABLE icmp_ln1042 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1042_fu_1654_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1042 VARIABLE xor_ln1042 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1042_fu_1659_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1042 VARIABLE select_ln1042 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln1042_fu_1667_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1042 VARIABLE or_ln1042 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_3_fu_1672_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1042 VARIABLE r_3 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln1043_fu_1687_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1043 VARIABLE icmp_ln1043 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME b_3_fu_1725_p6 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1043 VARIABLE select_ln1043 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_4_fu_1700_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1014 VARIABLE r_4 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1014_2_fu_1707_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1014 VARIABLE xor_ln1014_2 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1043_fu_1712_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1043 VARIABLE and_ln1043 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_10_1_1_U173 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:957 VARIABLE b_3 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln1052_fu_624_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1052 VARIABLE icmp_ln1052 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1052_fu_630_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1052 VARIABLE and_ln1052 LOOP VITIS_LOOP_881_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 8 URAM 0}} DebayerRandBatG {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopHeight_fu_172_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:854 VARIABLE loopHeight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopWidth_fu_178_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:855 VARIABLE loopWidth LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln878_fu_206_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878 VARIABLE icmp_ln878 LOOP VITIS_LOOP_878_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_6_fu_211_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878 VARIABLE y_6 LOOP VITIS_LOOP_878_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME tmp4_i_fu_257_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878 VARIABLE tmp4_i LOOP VITIS_LOOP_878_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_i_fu_267_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878 VARIABLE xor_i LOOP VITIS_LOOP_878_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp59_i_fu_272_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878 VARIABLE cmp59_i LOOP VITIS_LOOP_878_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp203_i_fu_277_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:878 VARIABLE cmp203_i LOOP VITIS_LOOP_878_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false}} AREA {DSP 0 BRAM 8 URAM 0}} Debayer {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgG_U SOURCE :0 VARIABLE imgG LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {30 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bayerPhase_c1_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1070 VARIABLE bayerPhase_c1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgRB_U SOURCE :0 VARIABLE imgRB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {30 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bayerPhase_c_U SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1070 VARIABLE bayerPhase_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 8 BRAM 30 URAM 0}} ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1101_fu_217_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101 VARIABLE icmp_ln1101 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_2_fu_223_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1101 VARIABLE x_2 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1107_fu_229_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1107 VARIABLE icmp_ln1107 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1129_fu_331_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1129 VARIABLE add_ln1129 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1144_fu_465_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE icmp_ln1144 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1144_1_fu_471_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE icmp_ln1144_1 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1144_fu_477_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE xor_ln1144 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1144_fu_483_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE and_ln1144 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1144_2_fu_489_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE icmp_ln1144_2 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1144_1_fu_495_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE xor_ln1144_1 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1144_3_fu_501_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE icmp_ln1144_3 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1144_1_fu_507_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE and_ln1144_1 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1147_fu_356_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147 VARIABLE add_ln1147 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1147_1_fu_366_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1147 VARIABLE add_ln1147_1 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1148_fu_532_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148 VARIABLE add_ln1148 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1148_1_fu_542_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1148 VARIABLE add_ln1148_1 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1149_fu_576_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149 VARIABLE add_ln1149 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1149_1_fu_586_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1149 VARIABLE add_ln1149_1 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln1144_fu_602_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE or_ln1144 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv3_i_i671_fu_608_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE conv3_i_i671 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv3_i_i79670_fu_615_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE conv3_i_i79670 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv3_i_i188669_fu_622_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1144 VARIABLE conv3_i_i188669 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1159_fu_235_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1159 VARIABLE icmp_ln1159 LOOP VITIS_LOOP_1101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ZipperRemoval {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopWidth_fu_130_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1085 VARIABLE loopWidth LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1099_fu_184_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099 VARIABLE icmp_ln1099 LOOP VITIS_LOOP_1099_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_189_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099 VARIABLE y_2 LOOP VITIS_LOOP_1099_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln230_fu_153_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:230 VARIABLE icmp_ln230 LOOP VITIS_LOOP_230_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_159_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:230 VARIABLE j_2 LOOP VITIS_LOOP_230_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME axi_last_fu_169_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:240 VARIABLE axi_last LOOP VITIS_LOOP_230_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i_fu_136_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:221 VARIABLE sub_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_fu_142_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:228 VARIABLE icmp_ln228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_1_fu_156_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:228 VARIABLE icmp_ln228_1 LOOP VITIS_LOOP_228_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_161_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:228 VARIABLE i_2 LOOP VITIS_LOOP_228_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_fu_167_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:228 VARIABLE and_ln228 LOOP VITIS_LOOP_228_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} v_demosaic {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bayer_phase_assign_channel_U SOURCE :0 VARIABLE bayer_phase_assign_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgBayer_U SOURCE :0 VARIABLE imgBayer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {10 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgRgb_U SOURCE :0 VARIABLE imgRgb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {30 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgUnzip_U SOURCE :0 VARIABLE imgUnzip LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {30 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 8 BRAM 30 URAM 0}} Block_entry_split_proc {AREA {DSP 0 BRAM 0 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiBayer_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.4 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.327 seconds; current allocated memory: 530.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_demosaic with prefix design_1_v_demosaic_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_demosaic with prefix design_1_v_demosaic_0_0_.
Execute         syn_report -model v_demosaic -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 406.85 MHz
Command       autosyn done; 12.302 sec.
Command     csynth_design done; 78.866 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:18; Allocated memory: 305.695 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 1.1
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_demosaic xml_exists=0
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to design_1_v_demosaic_0_0_v_demosaic
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=17
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=64 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1
design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
design_1_v_demosaic_0_0_frp_fifoout
design_1_v_demosaic_0_0_frp_pipeline_valid
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_sparsemux_7_2_10_1_1
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_fifo_w30_d2_S
design_1_v_demosaic_0_0_fifo_w16_d2_S
design_1_v_demosaic_0_0_fifo_w30_d2_S
design_1_v_demosaic_0_0_fifo_w16_d2_S
design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_regslice_both
design_1_v_demosaic_0_0_fifo_w16_d2_S_x
design_1_v_demosaic_0_0_fifo_w10_d3_S
design_1_v_demosaic_0_0_fifo_w30_d2_S_x
design_1_v_demosaic_0_0_fifo_w30_d2_S_x
design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0
design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_demosaic_0_0_CTRL_s_axi
Block_entry_split_proc
reg_unsigned_short_s
AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
AXIvideo2MultiBayer_Pipeline_loop_width
AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
AXIvideo2MultiBayer
DebayerG_Pipeline_VITIS_LOOP_318_4
DebayerG
DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
DebayerRatBorBatR
DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
DebayerRandBatG
Debayer
ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
ZipperRemoval
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
MultiPixStream2AXIvideo
v_demosaic
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.compgen.dataonly.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.compgen.dataonly.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.rtl_wrap.cfg.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.compgen.dataonly.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_width.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiBayer.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG_Pipeline_VITIS_LOOP_318_4.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerG.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRatBorBatR.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG_Pipeline_VITIS_LOOP_881_2.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/DebayerRandBatG.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/Debayer.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval_Pipeline_VITIS_LOOP_1101_2.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/ZipperRemoval.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.constraint.tcl 
Execute       sc_get_clocks v_demosaic 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.constraint.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 15.541 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:15; Allocated memory: 4.844 MB.
Execute     cleanup_all 
