# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../SeqDet.srcs/sources_1/new/seq_tb.vhd" \

# Do not sort compile order
nosort
