package tensil.tools.compiler

object SIMDDestination {
  val Output: Int    = 0x0
  val Register1: Int = 0x1
}
