#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Sep 29 10:37:39 2016
# Process ID: 31573
# Log file: /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_68010 /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_pkg.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_top.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_exception_handler.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_data_registers.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_address_registers.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_opcode_decoder.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_alu.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_bus_interface.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_control.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::package_project -root_dir /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP/component.xml
update_compile_order -fileset sim_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP [current_project]
update_ip_catalog
save_project_as project_1 /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_1 -force
close_project
create_project project_68k10_verilog_test /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "design_1"
close_project
open_project /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.xpr
create_ip -name WF68K10_TOP -vendor user.org -library user -version 1.0 -module_name WF68K10_TOP_0
generate_target {instantiation_template} [get_files /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci]
generate_target all [get_files  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci]
close_project
open_project /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.xpr
open_bd_design {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0} [current_project]
update_ip_catalog
add_files -norecurse /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs design_1]
close_project
create_project project_11 /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_11 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files -norecurse {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_pkg.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_top.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_exception_handler.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_data_registers.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_address_registers.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_opcode_decoder.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_alu.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_bus_interface.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_control.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
ipx::package_project -root_dir /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl -vendor user.org -library user -taxonomy /UserIP -generated_files
set_property name m68010 [ipx::current_core]
set_property display_name m68010 [ipx::current_core]
set_property description m68010 [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl [current_project]
update_ip_catalog
close_project
open_project /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.xpr
remove_files /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.srcs/sources_1/bd/design_1/design_1.bd
update_ip_catalog -add_ip /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/component.xml -repo_path /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0
set_property  ip_repo_paths  {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0 /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl} [current_project]
update_ip_catalog
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv user.org:user:m68010:1.0 m68010_0
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
