# Gates
This repository contains Verilog Implementations of basic logic gates, including AND, OR, NOT and XOR gate. Each module is written for educational and reference purposes, and can be used as building blocks for larger digital design projects.
