// Seed: 1501778074
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  logic id_3;
  logic id_4;
  logic id_5, id_6, id_7, id_8, id_9, id_10;
  logic id_11, id_12, id_13;
  logic id_14 = id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  assign id_6 = id_1;
  assign id_6[1*""] = 1;
  logic id_7;
endmodule
