
check_dht11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006154  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08006268  08006268  00007268  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006618  08006618  000081d4  2**0
                  CONTENTS
  4 .ARM          00000008  08006618  08006618  00007618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006620  08006620  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006620  08006620  00007620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006624  08006624  00007624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006628  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  200001d4  080067fc  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  080067fc  000083f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b198  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c65  00000000  00000000  00013395  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  00015000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a48  00000000  00000000  00015d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018696  00000000  00000000  00016778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000efed  00000000  00000000  0002ee0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c0ea  00000000  00000000  0003ddfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9ee5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004974  00000000  00000000  000c9f28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000ce89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800624c 	.word	0x0800624c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800624c 	.word	0x0800624c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_f2uiz>:
 8000d44:	0042      	lsls	r2, r0, #1
 8000d46:	d20e      	bcs.n	8000d66 <__aeabi_f2uiz+0x22>
 8000d48:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d4c:	d30b      	bcc.n	8000d66 <__aeabi_f2uiz+0x22>
 8000d4e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d56:	d409      	bmi.n	8000d6c <__aeabi_f2uiz+0x28>
 8000d58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d60:	fa23 f002 	lsr.w	r0, r3, r2
 8000d64:	4770      	bx	lr
 8000d66:	f04f 0000 	mov.w	r0, #0
 8000d6a:	4770      	bx	lr
 8000d6c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d70:	d101      	bne.n	8000d76 <__aeabi_f2uiz+0x32>
 8000d72:	0242      	lsls	r2, r0, #9
 8000d74:	d102      	bne.n	8000d7c <__aeabi_f2uiz+0x38>
 8000d76:	f04f 30ff 	mov.w	r0, #4294967295
 8000d7a:	4770      	bx	lr
 8000d7c:	f04f 0000 	mov.w	r0, #0
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af02      	add	r7, sp, #8
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	f023 030f 	bic.w	r3, r3, #15
 8000d94:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	011b      	lsls	r3, r3, #4
 8000d9a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
 8000d9e:	f043 030c 	orr.w	r3, r3, #12
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000da6:	7bfb      	ldrb	r3, [r7, #15]
 8000da8:	f043 0308 	orr.w	r3, r3, #8
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000db0:	7bbb      	ldrb	r3, [r7, #14]
 8000db2:	f043 030c 	orr.w	r3, r3, #12
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000dba:	7bbb      	ldrb	r3, [r7, #14]
 8000dbc:	f043 0308 	orr.w	r3, r3, #8
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000dc4:	f107 0208 	add.w	r2, r7, #8
 8000dc8:	2364      	movs	r3, #100	@ 0x64
 8000dca:	9300      	str	r3, [sp, #0]
 8000dcc:	2304      	movs	r3, #4
 8000dce:	214e      	movs	r1, #78	@ 0x4e
 8000dd0:	4803      	ldr	r0, [pc, #12]	@ (8000de0 <lcd_send_cmd+0x5c>)
 8000dd2:	f001 f9dd 	bl	8002190 <HAL_I2C_Master_Transmit>
}
 8000dd6:	bf00      	nop
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	200001f0 	.word	0x200001f0

08000de4 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af02      	add	r7, sp, #8
 8000dea:	4603      	mov	r3, r0
 8000dec:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	f023 030f 	bic.w	r3, r3, #15
 8000df4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	011b      	lsls	r3, r3, #4
 8000dfa:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	f043 030d 	orr.w	r3, r3, #13
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000e06:	7bfb      	ldrb	r3, [r7, #15]
 8000e08:	f043 0309 	orr.w	r3, r3, #9
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000e10:	7bbb      	ldrb	r3, [r7, #14]
 8000e12:	f043 030d 	orr.w	r3, r3, #13
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000e1a:	7bbb      	ldrb	r3, [r7, #14]
 8000e1c:	f043 0309 	orr.w	r3, r3, #9
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000e24:	f107 0208 	add.w	r2, r7, #8
 8000e28:	2364      	movs	r3, #100	@ 0x64
 8000e2a:	9300      	str	r3, [sp, #0]
 8000e2c:	2304      	movs	r3, #4
 8000e2e:	214e      	movs	r1, #78	@ 0x4e
 8000e30:	4803      	ldr	r0, [pc, #12]	@ (8000e40 <lcd_send_data+0x5c>)
 8000e32:	f001 f9ad 	bl	8002190 <HAL_I2C_Master_Transmit>
}
 8000e36:	bf00      	nop
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	200001f0 	.word	0x200001f0

08000e44 <lcd_put_cur>:
		lcd_send_data (' ');
	}
}

void lcd_put_cur(int row, int col)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
    switch (row)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d003      	beq.n	8000e5c <lcd_put_cur+0x18>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d005      	beq.n	8000e66 <lcd_put_cur+0x22>
 8000e5a:	e009      	b.n	8000e70 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e62:	603b      	str	r3, [r7, #0]
            break;
 8000e64:	e004      	b.n	8000e70 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000e6c:	603b      	str	r3, [r7, #0]
            break;
 8000e6e:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff ff85 	bl	8000d84 <lcd_send_cmd>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <lcd_init>:


void lcd_init (void)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000e86:	2032      	movs	r0, #50	@ 0x32
 8000e88:	f000 fd82 	bl	8001990 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e8c:	2030      	movs	r0, #48	@ 0x30
 8000e8e:	f7ff ff79 	bl	8000d84 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000e92:	2005      	movs	r0, #5
 8000e94:	f000 fd7c 	bl	8001990 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e98:	2030      	movs	r0, #48	@ 0x30
 8000e9a:	f7ff ff73 	bl	8000d84 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	f000 fd76 	bl	8001990 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000ea4:	2030      	movs	r0, #48	@ 0x30
 8000ea6:	f7ff ff6d 	bl	8000d84 <lcd_send_cmd>
	HAL_Delay(10);
 8000eaa:	200a      	movs	r0, #10
 8000eac:	f000 fd70 	bl	8001990 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000eb0:	2020      	movs	r0, #32
 8000eb2:	f7ff ff67 	bl	8000d84 <lcd_send_cmd>
	HAL_Delay(10);
 8000eb6:	200a      	movs	r0, #10
 8000eb8:	f000 fd6a 	bl	8001990 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000ebc:	2028      	movs	r0, #40	@ 0x28
 8000ebe:	f7ff ff61 	bl	8000d84 <lcd_send_cmd>
	HAL_Delay(1);
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f000 fd64 	bl	8001990 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000ec8:	2008      	movs	r0, #8
 8000eca:	f7ff ff5b 	bl	8000d84 <lcd_send_cmd>
	HAL_Delay(1);
 8000ece:	2001      	movs	r0, #1
 8000ed0:	f000 fd5e 	bl	8001990 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	f7ff ff55 	bl	8000d84 <lcd_send_cmd>
	HAL_Delay(1);
 8000eda:	2001      	movs	r0, #1
 8000edc:	f000 fd58 	bl	8001990 <HAL_Delay>
	HAL_Delay(1);
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	f000 fd55 	bl	8001990 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000ee6:	2006      	movs	r0, #6
 8000ee8:	f7ff ff4c 	bl	8000d84 <lcd_send_cmd>
	HAL_Delay(1);
 8000eec:	2001      	movs	r0, #1
 8000eee:	f000 fd4f 	bl	8001990 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000ef2:	200c      	movs	r0, #12
 8000ef4:	f7ff ff46 	bl	8000d84 <lcd_send_cmd>
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}

08000efc <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000f04:	e006      	b.n	8000f14 <lcd_send_string+0x18>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	1c5a      	adds	r2, r3, #1
 8000f0a:	607a      	str	r2, [r7, #4]
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ff68 	bl	8000de4 <lcd_send_data>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d1f4      	bne.n	8000f06 <lcd_send_string+0xa>
}
 8000f1c:	bf00      	nop
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <delay>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay(uint16_t time)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);
 8000f32:	4b08      	ldr	r3, [pc, #32]	@ (8000f54 <delay+0x2c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	@ 0x24
	while((__HAL_TIM_GET_COUNTER(&htim1))<time);
 8000f3a:	bf00      	nop
 8000f3c:	4b05      	ldr	r3, [pc, #20]	@ (8000f54 <delay+0x2c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d3f9      	bcc.n	8000f3c <delay+0x14>
}
 8000f48:	bf00      	nop
 8000f4a:	bf00      	nop
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr
 8000f54:	20000244 	.word	0x20000244

08000f58 <Display_Temp>:

void Display_Temp(float Temp)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b088      	sub	sp, #32
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
	char str[20] = {0};
 8000f60:	2300      	movs	r3, #0
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	f107 0310 	add.w	r3, r7, #16
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]
	lcd_put_cur(0, 0);
 8000f72:	2100      	movs	r1, #0
 8000f74:	2000      	movs	r0, #0
 8000f76:	f7ff ff65 	bl	8000e44 <lcd_put_cur>
	sprintf(str,"TEMP: %.2f", Temp); //chuyn s thnh chui  in
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f7ff fa54 	bl	8000428 <__aeabi_f2d>
 8000f80:	4602      	mov	r2, r0
 8000f82:	460b      	mov	r3, r1
 8000f84:	f107 000c 	add.w	r0, r7, #12
 8000f88:	4907      	ldr	r1, [pc, #28]	@ (8000fa8 <Display_Temp+0x50>)
 8000f8a:	f003 f82b 	bl	8003fe4 <siprintf>
	lcd_send_string(str);
 8000f8e:	f107 030c 	add.w	r3, r7, #12
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff ffb2 	bl	8000efc <lcd_send_string>
	lcd_send_data('C');
 8000f98:	2043      	movs	r0, #67	@ 0x43
 8000f9a:	f7ff ff23 	bl	8000de4 <lcd_send_data>
}
 8000f9e:	bf00      	nop
 8000fa0:	3720      	adds	r7, #32
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	08006268 	.word	0x08006268

08000fac <Display_Rh>:
void Display_Rh(float Rh)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	char str[20]={0};
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	f107 0310 	add.w	r3, r7, #16
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
	lcd_put_cur(1, 0);
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	2001      	movs	r0, #1
 8000fca:	f7ff ff3b 	bl	8000e44 <lcd_put_cur>
	sprintf(str,"RH: %.2f", Rh);	//chuyn s thnh chui  in
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff fa2a 	bl	8000428 <__aeabi_f2d>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	f107 000c 	add.w	r0, r7, #12
 8000fdc:	4907      	ldr	r1, [pc, #28]	@ (8000ffc <Display_Rh+0x50>)
 8000fde:	f003 f801 	bl	8003fe4 <siprintf>
	lcd_send_string(str);
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff88 	bl	8000efc <lcd_send_string>
	lcd_send_data('%');
 8000fec:	2025      	movs	r0, #37	@ 0x25
 8000fee:	f7ff fef9 	bl	8000de4 <lcd_send_data>
}
 8000ff2:	bf00      	nop
 8000ff4:	3720      	adds	r7, #32
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	08006274 	.word	0x08006274

08001000 <Pin_Input>:
float nhietdo=0;
float doam=0;
uint8_t Presence=0;

void Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 0308 	add.w	r3, r7, #8
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin=GPIO_Pin;
 800101a:	887b      	ldrh	r3, [r7, #2]
 800101c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 800101e:	2300      	movs	r3, #0
 8001020:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull=GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001026:	f107 0308 	add.w	r3, r7, #8
 800102a:	4619      	mov	r1, r3
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 fdb7 	bl	8001ba0 <HAL_GPIO_Init>
}
 8001032:	bf00      	nop
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <Pin_Output>:

void Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b086      	sub	sp, #24
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
 8001042:	460b      	mov	r3, r1
 8001044:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001046:	f107 0308 	add.w	r3, r7, #8
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin=GPIO_Pin;
 8001054:	887b      	ldrh	r3, [r7, #2]
 8001056:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode=GPIO_MODE_OUTPUT_PP;
 8001058:	2301      	movs	r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed=GPIO_SPEED_FREQ_LOW;
 800105c:	2302      	movs	r3, #2
 800105e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001060:	f107 0308 	add.w	r3, r7, #8
 8001064:	4619      	mov	r1, r3
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f000 fd9a 	bl	8001ba0 <HAL_GPIO_Init>
}
 800106c:	bf00      	nop
 800106e:	3718      	adds	r7, #24
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <DHT11_Start>:

#define DHT11_PORT GPIOB
#define DHT11_PIN GPIO_PIN_9

void DHT11_Start(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
	Pin_Output(DHT11_PORT, DHT11_PIN);
 8001078:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800107c:	480e      	ldr	r0, [pc, #56]	@ (80010b8 <DHT11_Start+0x44>)
 800107e:	f7ff ffdc 	bl	800103a <Pin_Output>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 0);
 8001082:	2200      	movs	r2, #0
 8001084:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001088:	480b      	ldr	r0, [pc, #44]	@ (80010b8 <DHT11_Start+0x44>)
 800108a:	f000 ff24 	bl	8001ed6 <HAL_GPIO_WritePin>
	delay(18000);
 800108e:	f244 6050 	movw	r0, #18000	@ 0x4650
 8001092:	f7ff ff49 	bl	8000f28 <delay>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 1);
 8001096:	2201      	movs	r2, #1
 8001098:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800109c:	4806      	ldr	r0, [pc, #24]	@ (80010b8 <DHT11_Start+0x44>)
 800109e:	f000 ff1a 	bl	8001ed6 <HAL_GPIO_WritePin>
	delay(20);
 80010a2:	2014      	movs	r0, #20
 80010a4:	f7ff ff40 	bl	8000f28 <delay>
	Pin_Input(DHT11_PORT,DHT11_PIN);
 80010a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010ac:	4802      	ldr	r0, [pc, #8]	@ (80010b8 <DHT11_Start+0x44>)
 80010ae:	f7ff ffa7 	bl	8001000 <Pin_Input>
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40010c00 	.word	0x40010c00

080010bc <DHT11_Respone>:

uint8_t DHT11_Respone(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
	uint8_t respone=0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	71fb      	strb	r3, [r7, #7]
	delay(40);
 80010c6:	2028      	movs	r0, #40	@ 0x28
 80010c8:	f7ff ff2e 	bl	8000f28 <delay>
	if(!(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN)))
 80010cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010d0:	4811      	ldr	r0, [pc, #68]	@ (8001118 <DHT11_Respone+0x5c>)
 80010d2:	f000 fee9 	bl	8001ea8 <HAL_GPIO_ReadPin>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d10f      	bne.n	80010fc <DHT11_Respone+0x40>
	{
		delay(80);
 80010dc:	2050      	movs	r0, #80	@ 0x50
 80010de:	f7ff ff23 	bl	8000f28 <delay>
		if(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN)) respone = 1;
 80010e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010e6:	480c      	ldr	r0, [pc, #48]	@ (8001118 <DHT11_Respone+0x5c>)
 80010e8:	f000 fede 	bl	8001ea8 <HAL_GPIO_ReadPin>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d002      	beq.n	80010f8 <DHT11_Respone+0x3c>
 80010f2:	2301      	movs	r3, #1
 80010f4:	71fb      	strb	r3, [r7, #7]
 80010f6:	e001      	b.n	80010fc <DHT11_Respone+0x40>
		else respone = -1;
 80010f8:	23ff      	movs	r3, #255	@ 0xff
 80010fa:	71fb      	strb	r3, [r7, #7]
	}
	while(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN));
 80010fc:	bf00      	nop
 80010fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001102:	4805      	ldr	r0, [pc, #20]	@ (8001118 <DHT11_Respone+0x5c>)
 8001104:	f000 fed0 	bl	8001ea8 <HAL_GPIO_ReadPin>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1f7      	bne.n	80010fe <DHT11_Respone+0x42>

	return respone;
 800110e:	79fb      	ldrb	r3, [r7, #7]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40010c00 	.word	0x40010c00

0800111c <DHT11_Read>:

uint8_t DHT11_Read(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for(j=0;j<8;j++)
 8001122:	2300      	movs	r3, #0
 8001124:	71bb      	strb	r3, [r7, #6]
 8001126:	e03a      	b.n	800119e <DHT11_Read+0x82>
	{
		while(!(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN)));
 8001128:	bf00      	nop
 800112a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800112e:	4820      	ldr	r0, [pc, #128]	@ (80011b0 <DHT11_Read+0x94>)
 8001130:	f000 feba 	bl	8001ea8 <HAL_GPIO_ReadPin>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d0f7      	beq.n	800112a <DHT11_Read+0xe>
		delay(40);
 800113a:	2028      	movs	r0, #40	@ 0x28
 800113c:	f7ff fef4 	bl	8000f28 <delay>
		if(!(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN)))
 8001140:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001144:	481a      	ldr	r0, [pc, #104]	@ (80011b0 <DHT11_Read+0x94>)
 8001146:	f000 feaf 	bl	8001ea8 <HAL_GPIO_ReadPin>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d10e      	bne.n	800116e <DHT11_Read+0x52>
		{
			i &= ~(1<<(7-j)); //write 0
 8001150:	79bb      	ldrb	r3, [r7, #6]
 8001152:	f1c3 0307 	rsb	r3, r3, #7
 8001156:	2201      	movs	r2, #1
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	b25b      	sxtb	r3, r3
 800115e:	43db      	mvns	r3, r3
 8001160:	b25a      	sxtb	r2, r3
 8001162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001166:	4013      	ands	r3, r2
 8001168:	b25b      	sxtb	r3, r3
 800116a:	71fb      	strb	r3, [r7, #7]
 800116c:	e00b      	b.n	8001186 <DHT11_Read+0x6a>
		}
		else i |=  (1<<(7-j)); //write 1
 800116e:	79bb      	ldrb	r3, [r7, #6]
 8001170:	f1c3 0307 	rsb	r3, r3, #7
 8001174:	2201      	movs	r2, #1
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	b25a      	sxtb	r2, r3
 800117c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001180:	4313      	orrs	r3, r2
 8001182:	b25b      	sxtb	r3, r3
 8001184:	71fb      	strb	r3, [r7, #7]
		while(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN));
 8001186:	bf00      	nop
 8001188:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800118c:	4808      	ldr	r0, [pc, #32]	@ (80011b0 <DHT11_Read+0x94>)
 800118e:	f000 fe8b 	bl	8001ea8 <HAL_GPIO_ReadPin>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d1f7      	bne.n	8001188 <DHT11_Read+0x6c>
	for(j=0;j<8;j++)
 8001198:	79bb      	ldrb	r3, [r7, #6]
 800119a:	3301      	adds	r3, #1
 800119c:	71bb      	strb	r3, [r7, #6]
 800119e:	79bb      	ldrb	r3, [r7, #6]
 80011a0:	2b07      	cmp	r3, #7
 80011a2:	d9c1      	bls.n	8001128 <DHT11_Read+0xc>
	}
	return i;
 80011a4:	79fb      	ldrb	r3, [r7, #7]
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40010c00 	.word	0x40010c00

080011b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b4:	b598      	push	{r3, r4, r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b8:	f000 fb88 	bl	80018cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011bc:	f000 f8c8 	bl	8001350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c0:	f000 f98a 	bl	80014d8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80011c4:	f000 f90a 	bl	80013dc <MX_I2C1_Init>
  MX_TIM1_Init();
 80011c8:	f000 f936 	bl	8001438 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 80011cc:	4854      	ldr	r0, [pc, #336]	@ (8001320 <main+0x16c>)
 80011ce:	f001 ff83 	bl	80030d8 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */
  lcd_init();
 80011d2:	f7ff fe56 	bl	8000e82 <lcd_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */\
	Display_Temp(nhietdo);
 80011d6:	4b53      	ldr	r3, [pc, #332]	@ (8001324 <main+0x170>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff febc 	bl	8000f58 <Display_Temp>
    Display_Rh(doam);
 80011e0:	4b51      	ldr	r3, [pc, #324]	@ (8001328 <main+0x174>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fee1 	bl	8000fac <Display_Rh>

	DHT11_Start();
 80011ea:	f7ff ff43 	bl	8001074 <DHT11_Start>
    Presence=DHT11_Respone();
 80011ee:	f7ff ff65 	bl	80010bc <DHT11_Respone>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b4d      	ldr	r3, [pc, #308]	@ (800132c <main+0x178>)
 80011f8:	701a      	strb	r2, [r3, #0]
    doam1=DHT11_Read();
 80011fa:	f7ff ff8f 	bl	800111c <DHT11_Read>
 80011fe:	4603      	mov	r3, r0
 8001200:	461a      	mov	r2, r3
 8001202:	4b4b      	ldr	r3, [pc, #300]	@ (8001330 <main+0x17c>)
 8001204:	701a      	strb	r2, [r3, #0]
    doam2=DHT11_Read();
 8001206:	f7ff ff89 	bl	800111c <DHT11_Read>
 800120a:	4603      	mov	r3, r0
 800120c:	461a      	mov	r2, r3
 800120e:	4b49      	ldr	r3, [pc, #292]	@ (8001334 <main+0x180>)
 8001210:	701a      	strb	r2, [r3, #0]
    nhietdo1=DHT11_Read();
 8001212:	f7ff ff83 	bl	800111c <DHT11_Read>
 8001216:	4603      	mov	r3, r0
 8001218:	461a      	mov	r2, r3
 800121a:	4b47      	ldr	r3, [pc, #284]	@ (8001338 <main+0x184>)
 800121c:	701a      	strb	r2, [r3, #0]
    nhietdo2=DHT11_Read();
 800121e:	f7ff ff7d 	bl	800111c <DHT11_Read>
 8001222:	4603      	mov	r3, r0
 8001224:	461a      	mov	r2, r3
 8001226:	4b45      	ldr	r3, [pc, #276]	@ (800133c <main+0x188>)
 8001228:	701a      	strb	r2, [r3, #0]
    SUM=DHT11_Read();
 800122a:	f7ff ff77 	bl	800111c <DHT11_Read>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	4b43      	ldr	r3, [pc, #268]	@ (8001340 <main+0x18c>)
 8001234:	801a      	strh	r2, [r3, #0]

    TEMP = nhietdo1;
 8001236:	4b40      	ldr	r3, [pc, #256]	@ (8001338 <main+0x184>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	461a      	mov	r2, r3
 800123c:	4b41      	ldr	r3, [pc, #260]	@ (8001344 <main+0x190>)
 800123e:	801a      	strh	r2, [r3, #0]
    RH = doam1;
 8001240:	4b3b      	ldr	r3, [pc, #236]	@ (8001330 <main+0x17c>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	461a      	mov	r2, r3
 8001246:	4b40      	ldr	r3, [pc, #256]	@ (8001348 <main+0x194>)
 8001248:	801a      	strh	r2, [r3, #0]

    if (doam1 + doam2 + nhietdo1 + nhietdo2 == SUM)
 800124a:	4b39      	ldr	r3, [pc, #228]	@ (8001330 <main+0x17c>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	4b38      	ldr	r3, [pc, #224]	@ (8001334 <main+0x180>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	4413      	add	r3, r2
 8001256:	4a38      	ldr	r2, [pc, #224]	@ (8001338 <main+0x184>)
 8001258:	7812      	ldrb	r2, [r2, #0]
 800125a:	4413      	add	r3, r2
 800125c:	4a37      	ldr	r2, [pc, #220]	@ (800133c <main+0x188>)
 800125e:	7812      	ldrb	r2, [r2, #0]
 8001260:	4413      	add	r3, r2
 8001262:	4a37      	ldr	r2, [pc, #220]	@ (8001340 <main+0x18c>)
 8001264:	8812      	ldrh	r2, [r2, #0]
 8001266:	4293      	cmp	r3, r2
 8001268:	d145      	bne.n	80012f6 <main+0x142>
          {
            // Can use RHI and TCI for any purposes if whole number only needed
            TEMP = (float)nhietdo1 + (float)(nhietdo2/10.0);
 800126a:	4b33      	ldr	r3, [pc, #204]	@ (8001338 <main+0x184>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fd10 	bl	8000c94 <__aeabi_ui2f>
 8001274:	4604      	mov	r4, r0
 8001276:	4b31      	ldr	r3, [pc, #196]	@ (800133c <main+0x188>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff f8c2 	bl	8000404 <__aeabi_i2d>
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b31      	ldr	r3, [pc, #196]	@ (800134c <main+0x198>)
 8001286:	f7ff fa51 	bl	800072c <__aeabi_ddiv>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f7ff fbf9 	bl	8000a88 <__aeabi_d2f>
 8001296:	4603      	mov	r3, r0
 8001298:	4619      	mov	r1, r3
 800129a:	4620      	mov	r0, r4
 800129c:	f7ff fc4a 	bl	8000b34 <__addsf3>
 80012a0:	4603      	mov	r3, r0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fd4e 	bl	8000d44 <__aeabi_f2uiz>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	4b25      	ldr	r3, [pc, #148]	@ (8001344 <main+0x190>)
 80012ae:	801a      	strh	r2, [r3, #0]
            RH = (float)doam1 + (float)(doam2/10.0);
 80012b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001330 <main+0x17c>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fced 	bl	8000c94 <__aeabi_ui2f>
 80012ba:	4604      	mov	r4, r0
 80012bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001334 <main+0x180>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f89f 	bl	8000404 <__aeabi_i2d>
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	4b20      	ldr	r3, [pc, #128]	@ (800134c <main+0x198>)
 80012cc:	f7ff fa2e 	bl	800072c <__aeabi_ddiv>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f7ff fbd6 	bl	8000a88 <__aeabi_d2f>
 80012dc:	4603      	mov	r3, r0
 80012de:	4619      	mov	r1, r3
 80012e0:	4620      	mov	r0, r4
 80012e2:	f7ff fc27 	bl	8000b34 <__addsf3>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fd2b 	bl	8000d44 <__aeabi_f2uiz>
 80012ee:	4603      	mov	r3, r0
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <main+0x194>)
 80012f4:	801a      	strh	r2, [r3, #0]
            // Can use tCelsius, tFahrenheit and RH for any purposes
          }

    nhietdo = (float) TEMP;
 80012f6:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <main+0x190>)
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff fcca 	bl	8000c94 <__aeabi_ui2f>
 8001300:	4603      	mov	r3, r0
 8001302:	4a08      	ldr	r2, [pc, #32]	@ (8001324 <main+0x170>)
 8001304:	6013      	str	r3, [r2, #0]
    doam = (float) RH;
 8001306:	4b10      	ldr	r3, [pc, #64]	@ (8001348 <main+0x194>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff fcc2 	bl	8000c94 <__aeabi_ui2f>
 8001310:	4603      	mov	r3, r0
 8001312:	4a05      	ldr	r2, [pc, #20]	@ (8001328 <main+0x174>)
 8001314:	6013      	str	r3, [r2, #0]

    HAL_Delay(1000);
 8001316:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800131a:	f000 fb39 	bl	8001990 <HAL_Delay>
	Display_Temp(nhietdo);
 800131e:	e75a      	b.n	80011d6 <main+0x22>
 8001320:	20000244 	.word	0x20000244
 8001324:	20000298 	.word	0x20000298
 8001328:	2000029c 	.word	0x2000029c
 800132c:	200002a0 	.word	0x200002a0
 8001330:	2000028c 	.word	0x2000028c
 8001334:	2000028d 	.word	0x2000028d
 8001338:	2000028e 	.word	0x2000028e
 800133c:	2000028f 	.word	0x2000028f
 8001340:	20000290 	.word	0x20000290
 8001344:	20000294 	.word	0x20000294
 8001348:	20000292 	.word	0x20000292
 800134c:	40240000 	.word	0x40240000

08001350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b090      	sub	sp, #64	@ 0x40
 8001354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001356:	f107 0318 	add.w	r3, r7, #24
 800135a:	2228      	movs	r2, #40	@ 0x28
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f002 fea3 	bl	80040aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001372:	2301      	movs	r3, #1
 8001374:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001376:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800137a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001380:	2301      	movs	r3, #1
 8001382:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001384:	2302      	movs	r3, #2
 8001386:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001388:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800138c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800138e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001392:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001394:	f107 0318 	add.w	r3, r7, #24
 8001398:	4618      	mov	r0, r3
 800139a:	f001 fa51 	bl	8002840 <HAL_RCC_OscConfig>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80013a4:	f000 f8e4 	bl	8001570 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a8:	230f      	movs	r3, #15
 80013aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ac:	2302      	movs	r3, #2
 80013ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	2102      	movs	r1, #2
 80013c2:	4618      	mov	r0, r3
 80013c4:	f001 fcbe 	bl	8002d44 <HAL_RCC_ClockConfig>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013ce:	f000 f8cf 	bl	8001570 <Error_Handler>
  }
}
 80013d2:	bf00      	nop
 80013d4:	3740      	adds	r7, #64	@ 0x40
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013e0:	4b12      	ldr	r3, [pc, #72]	@ (800142c <MX_I2C1_Init+0x50>)
 80013e2:	4a13      	ldr	r2, [pc, #76]	@ (8001430 <MX_I2C1_Init+0x54>)
 80013e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013e6:	4b11      	ldr	r3, [pc, #68]	@ (800142c <MX_I2C1_Init+0x50>)
 80013e8:	4a12      	ldr	r2, [pc, #72]	@ (8001434 <MX_I2C1_Init+0x58>)
 80013ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013ec:	4b0f      	ldr	r3, [pc, #60]	@ (800142c <MX_I2C1_Init+0x50>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013f2:	4b0e      	ldr	r3, [pc, #56]	@ (800142c <MX_I2C1_Init+0x50>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f8:	4b0c      	ldr	r3, [pc, #48]	@ (800142c <MX_I2C1_Init+0x50>)
 80013fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001400:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <MX_I2C1_Init+0x50>)
 8001402:	2200      	movs	r2, #0
 8001404:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001406:	4b09      	ldr	r3, [pc, #36]	@ (800142c <MX_I2C1_Init+0x50>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800140c:	4b07      	ldr	r3, [pc, #28]	@ (800142c <MX_I2C1_Init+0x50>)
 800140e:	2200      	movs	r2, #0
 8001410:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001412:	4b06      	ldr	r3, [pc, #24]	@ (800142c <MX_I2C1_Init+0x50>)
 8001414:	2200      	movs	r2, #0
 8001416:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001418:	4804      	ldr	r0, [pc, #16]	@ (800142c <MX_I2C1_Init+0x50>)
 800141a:	f000 fd75 	bl	8001f08 <HAL_I2C_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001424:	f000 f8a4 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}
 800142c:	200001f0 	.word	0x200001f0
 8001430:	40005400 	.word	0x40005400
 8001434:	000186a0 	.word	0x000186a0

08001438 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800143e:	f107 0308 	add.w	r3, r7, #8
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800144c:	463b      	mov	r3, r7
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001454:	4b1e      	ldr	r3, [pc, #120]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001456:	4a1f      	ldr	r2, [pc, #124]	@ (80014d4 <MX_TIM1_Init+0x9c>)
 8001458:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800145a:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <MX_TIM1_Init+0x98>)
 800145c:	2247      	movs	r2, #71	@ 0x47
 800145e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001460:	4b1b      	ldr	r3, [pc, #108]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001466:	4b1a      	ldr	r3, [pc, #104]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001468:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800146c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146e:	4b18      	ldr	r3, [pc, #96]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001474:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001476:	2200      	movs	r2, #0
 8001478:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147a:	4b15      	ldr	r3, [pc, #84]	@ (80014d0 <MX_TIM1_Init+0x98>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001480:	4813      	ldr	r0, [pc, #76]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001482:	f001 fdd9 	bl	8003038 <HAL_TIM_Base_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800148c:	f000 f870 	bl	8001570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001490:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001494:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001496:	f107 0308 	add.w	r3, r7, #8
 800149a:	4619      	mov	r1, r3
 800149c:	480c      	ldr	r0, [pc, #48]	@ (80014d0 <MX_TIM1_Init+0x98>)
 800149e:	f001 fe65 	bl	800316c <HAL_TIM_ConfigClockSource>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80014a8:	f000 f862 	bl	8001570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ac:	2300      	movs	r3, #0
 80014ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014b4:	463b      	mov	r3, r7
 80014b6:	4619      	mov	r1, r3
 80014b8:	4805      	ldr	r0, [pc, #20]	@ (80014d0 <MX_TIM1_Init+0x98>)
 80014ba:	f002 f817 	bl	80034ec <HAL_TIMEx_MasterConfigSynchronization>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80014c4:	f000 f854 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014c8:	bf00      	nop
 80014ca:	3718      	adds	r7, #24
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000244 	.word	0x20000244
 80014d4:	40012c00 	.word	0x40012c00

080014d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b088      	sub	sp, #32
 80014dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014de:	f107 0310 	add.w	r3, r7, #16
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001568 <MX_GPIO_Init+0x90>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001568 <MX_GPIO_Init+0x90>)
 80014f2:	f043 0320 	orr.w	r3, r3, #32
 80014f6:	6193      	str	r3, [r2, #24]
 80014f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001568 <MX_GPIO_Init+0x90>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	f003 0320 	and.w	r3, r3, #32
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001504:	4b18      	ldr	r3, [pc, #96]	@ (8001568 <MX_GPIO_Init+0x90>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	4a17      	ldr	r2, [pc, #92]	@ (8001568 <MX_GPIO_Init+0x90>)
 800150a:	f043 0304 	orr.w	r3, r3, #4
 800150e:	6193      	str	r3, [r2, #24]
 8001510:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <MX_GPIO_Init+0x90>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151c:	4b12      	ldr	r3, [pc, #72]	@ (8001568 <MX_GPIO_Init+0x90>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	4a11      	ldr	r2, [pc, #68]	@ (8001568 <MX_GPIO_Init+0x90>)
 8001522:	f043 0308 	orr.w	r3, r3, #8
 8001526:	6193      	str	r3, [r2, #24]
 8001528:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <MX_GPIO_Init+0x90>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	f003 0308 	and.w	r3, r3, #8
 8001530:	607b      	str	r3, [r7, #4]
 8001532:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8001534:	2200      	movs	r2, #0
 8001536:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800153a:	480c      	ldr	r0, [pc, #48]	@ (800156c <MX_GPIO_Init+0x94>)
 800153c:	f000 fccb 	bl	8001ed6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001540:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001544:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001546:	2301      	movs	r3, #1
 8001548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154e:	2302      	movs	r3, #2
 8001550:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001552:	f107 0310 	add.w	r3, r7, #16
 8001556:	4619      	mov	r1, r3
 8001558:	4804      	ldr	r0, [pc, #16]	@ (800156c <MX_GPIO_Init+0x94>)
 800155a:	f000 fb21 	bl	8001ba0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800155e:	bf00      	nop
 8001560:	3720      	adds	r7, #32
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40021000 	.word	0x40021000
 800156c:	40010c00 	.word	0x40010c00

08001570 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001574:	b672      	cpsid	i
}
 8001576:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <Error_Handler+0x8>

0800157c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001582:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <HAL_MspInit+0x5c>)
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	4a14      	ldr	r2, [pc, #80]	@ (80015d8 <HAL_MspInit+0x5c>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6193      	str	r3, [r2, #24]
 800158e:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_MspInit+0x5c>)
 8001590:	699b      	ldr	r3, [r3, #24]
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800159a:	4b0f      	ldr	r3, [pc, #60]	@ (80015d8 <HAL_MspInit+0x5c>)
 800159c:	69db      	ldr	r3, [r3, #28]
 800159e:	4a0e      	ldr	r2, [pc, #56]	@ (80015d8 <HAL_MspInit+0x5c>)
 80015a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a4:	61d3      	str	r3, [r2, #28]
 80015a6:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <HAL_MspInit+0x5c>)
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015b2:	4b0a      	ldr	r3, [pc, #40]	@ (80015dc <HAL_MspInit+0x60>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	4a04      	ldr	r2, [pc, #16]	@ (80015dc <HAL_MspInit+0x60>)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ce:	bf00      	nop
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40010000 	.word	0x40010000

080015e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b088      	sub	sp, #32
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a15      	ldr	r2, [pc, #84]	@ (8001650 <HAL_I2C_MspInit+0x70>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d123      	bne.n	8001648 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001600:	4b14      	ldr	r3, [pc, #80]	@ (8001654 <HAL_I2C_MspInit+0x74>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4a13      	ldr	r2, [pc, #76]	@ (8001654 <HAL_I2C_MspInit+0x74>)
 8001606:	f043 0308 	orr.w	r3, r3, #8
 800160a:	6193      	str	r3, [r2, #24]
 800160c:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <HAL_I2C_MspInit+0x74>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	f003 0308 	and.w	r3, r3, #8
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001618:	23c0      	movs	r3, #192	@ 0xc0
 800161a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800161c:	2312      	movs	r3, #18
 800161e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001620:	2303      	movs	r3, #3
 8001622:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001624:	f107 0310 	add.w	r3, r7, #16
 8001628:	4619      	mov	r1, r3
 800162a:	480b      	ldr	r0, [pc, #44]	@ (8001658 <HAL_I2C_MspInit+0x78>)
 800162c:	f000 fab8 	bl	8001ba0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <HAL_I2C_MspInit+0x74>)
 8001632:	69db      	ldr	r3, [r3, #28]
 8001634:	4a07      	ldr	r2, [pc, #28]	@ (8001654 <HAL_I2C_MspInit+0x74>)
 8001636:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800163a:	61d3      	str	r3, [r2, #28]
 800163c:	4b05      	ldr	r3, [pc, #20]	@ (8001654 <HAL_I2C_MspInit+0x74>)
 800163e:	69db      	ldr	r3, [r3, #28]
 8001640:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001644:	60bb      	str	r3, [r7, #8]
 8001646:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001648:	bf00      	nop
 800164a:	3720      	adds	r7, #32
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40005400 	.word	0x40005400
 8001654:	40021000 	.word	0x40021000
 8001658:	40010c00 	.word	0x40010c00

0800165c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a09      	ldr	r2, [pc, #36]	@ (8001690 <HAL_TIM_Base_MspInit+0x34>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d10b      	bne.n	8001686 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800166e:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <HAL_TIM_Base_MspInit+0x38>)
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	4a08      	ldr	r2, [pc, #32]	@ (8001694 <HAL_TIM_Base_MspInit+0x38>)
 8001674:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001678:	6193      	str	r3, [r2, #24]
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <HAL_TIM_Base_MspInit+0x38>)
 800167c:	699b      	ldr	r3, [r3, #24]
 800167e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001686:	bf00      	nop
 8001688:	3714      	adds	r7, #20
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr
 8001690:	40012c00 	.word	0x40012c00
 8001694:	40021000 	.word	0x40021000

08001698 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <NMI_Handler+0x4>

080016a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a4:	bf00      	nop
 80016a6:	e7fd      	b.n	80016a4 <HardFault_Handler+0x4>

080016a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016ac:	bf00      	nop
 80016ae:	e7fd      	b.n	80016ac <MemManage_Handler+0x4>

080016b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b4:	bf00      	nop
 80016b6:	e7fd      	b.n	80016b4 <BusFault_Handler+0x4>

080016b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016bc:	bf00      	nop
 80016be:	e7fd      	b.n	80016bc <UsageFault_Handler+0x4>

080016c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr

080016cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bc80      	pop	{r7}
 80016d6:	4770      	bx	lr

080016d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016dc:	bf00      	nop
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr

080016e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016e8:	f000 f936 	bl	8001958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  return 1;
 80016f4:	2301      	movs	r3, #1
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr

080016fe <_kill>:

int _kill(int pid, int sig)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
 8001706:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001708:	f002 fd22 	bl	8004150 <__errno>
 800170c:	4603      	mov	r3, r0
 800170e:	2216      	movs	r2, #22
 8001710:	601a      	str	r2, [r3, #0]
  return -1;
 8001712:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001716:	4618      	mov	r0, r3
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <_exit>:

void _exit (int status)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b082      	sub	sp, #8
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001726:	f04f 31ff 	mov.w	r1, #4294967295
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff ffe7 	bl	80016fe <_kill>
  while (1) {}    /* Make sure we hang here */
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <_exit+0x12>

08001734 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
 8001744:	e00a      	b.n	800175c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001746:	f3af 8000 	nop.w
 800174a:	4601      	mov	r1, r0
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	1c5a      	adds	r2, r3, #1
 8001750:	60ba      	str	r2, [r7, #8]
 8001752:	b2ca      	uxtb	r2, r1
 8001754:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	3301      	adds	r3, #1
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	697a      	ldr	r2, [r7, #20]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	429a      	cmp	r2, r3
 8001762:	dbf0      	blt.n	8001746 <_read+0x12>
  }

  return len;
 8001764:	687b      	ldr	r3, [r7, #4]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b086      	sub	sp, #24
 8001772:	af00      	add	r7, sp, #0
 8001774:	60f8      	str	r0, [r7, #12]
 8001776:	60b9      	str	r1, [r7, #8]
 8001778:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	e009      	b.n	8001794 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	1c5a      	adds	r2, r3, #1
 8001784:	60ba      	str	r2, [r7, #8]
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	3301      	adds	r3, #1
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	697a      	ldr	r2, [r7, #20]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	429a      	cmp	r2, r3
 800179a:	dbf1      	blt.n	8001780 <_write+0x12>
  }
  return len;
 800179c:	687b      	ldr	r3, [r7, #4]
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3718      	adds	r7, #24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <_close>:

int _close(int file)
{
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr

080017bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017cc:	605a      	str	r2, [r3, #4]
  return 0;
 80017ce:	2300      	movs	r3, #0
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr

080017da <_isatty>:

int _isatty(int file)
{
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017e2:	2301      	movs	r3, #1
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr

080017ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b085      	sub	sp, #20
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	60f8      	str	r0, [r7, #12]
 80017f6:	60b9      	str	r1, [r7, #8]
 80017f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017fa:	2300      	movs	r3, #0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
	...

08001808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001810:	4a14      	ldr	r2, [pc, #80]	@ (8001864 <_sbrk+0x5c>)
 8001812:	4b15      	ldr	r3, [pc, #84]	@ (8001868 <_sbrk+0x60>)
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800181c:	4b13      	ldr	r3, [pc, #76]	@ (800186c <_sbrk+0x64>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d102      	bne.n	800182a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001824:	4b11      	ldr	r3, [pc, #68]	@ (800186c <_sbrk+0x64>)
 8001826:	4a12      	ldr	r2, [pc, #72]	@ (8001870 <_sbrk+0x68>)
 8001828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800182a:	4b10      	ldr	r3, [pc, #64]	@ (800186c <_sbrk+0x64>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4413      	add	r3, r2
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	429a      	cmp	r2, r3
 8001836:	d207      	bcs.n	8001848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001838:	f002 fc8a 	bl	8004150 <__errno>
 800183c:	4603      	mov	r3, r0
 800183e:	220c      	movs	r2, #12
 8001840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001842:	f04f 33ff 	mov.w	r3, #4294967295
 8001846:	e009      	b.n	800185c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001848:	4b08      	ldr	r3, [pc, #32]	@ (800186c <_sbrk+0x64>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800184e:	4b07      	ldr	r3, [pc, #28]	@ (800186c <_sbrk+0x64>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	4a05      	ldr	r2, [pc, #20]	@ (800186c <_sbrk+0x64>)
 8001858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800185a:	68fb      	ldr	r3, [r7, #12]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3718      	adds	r7, #24
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20005000 	.word	0x20005000
 8001868:	00000400 	.word	0x00000400
 800186c:	200002a4 	.word	0x200002a4
 8001870:	200003f8 	.word	0x200003f8

08001874 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001880:	f7ff fff8 	bl	8001874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001884:	480b      	ldr	r0, [pc, #44]	@ (80018b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001886:	490c      	ldr	r1, [pc, #48]	@ (80018b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001888:	4a0c      	ldr	r2, [pc, #48]	@ (80018bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800188c:	e002      	b.n	8001894 <LoopCopyDataInit>

0800188e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800188e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001892:	3304      	adds	r3, #4

08001894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001898:	d3f9      	bcc.n	800188e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800189a:	4a09      	ldr	r2, [pc, #36]	@ (80018c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800189c:	4c09      	ldr	r4, [pc, #36]	@ (80018c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a0:	e001      	b.n	80018a6 <LoopFillZerobss>

080018a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a4:	3204      	adds	r2, #4

080018a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a8:	d3fb      	bcc.n	80018a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018aa:	f002 fc57 	bl	800415c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018ae:	f7ff fc81 	bl	80011b4 <main>
  bx lr
 80018b2:	4770      	bx	lr
  ldr r0, =_sdata
 80018b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018b8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80018bc:	08006628 	.word	0x08006628
  ldr r2, =_sbss
 80018c0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80018c4:	200003f8 	.word	0x200003f8

080018c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018c8:	e7fe      	b.n	80018c8 <ADC1_2_IRQHandler>
	...

080018cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018d0:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <HAL_Init+0x28>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a07      	ldr	r2, [pc, #28]	@ (80018f4 <HAL_Init+0x28>)
 80018d6:	f043 0310 	orr.w	r3, r3, #16
 80018da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018dc:	2003      	movs	r0, #3
 80018de:	f000 f92b 	bl	8001b38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018e2:	200f      	movs	r0, #15
 80018e4:	f000 f808 	bl	80018f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018e8:	f7ff fe48 	bl	800157c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40022000 	.word	0x40022000

080018f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001900:	4b12      	ldr	r3, [pc, #72]	@ (800194c <HAL_InitTick+0x54>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <HAL_InitTick+0x58>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	4619      	mov	r1, r3
 800190a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800190e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001912:	fbb2 f3f3 	udiv	r3, r2, r3
 8001916:	4618      	mov	r0, r3
 8001918:	f000 f935 	bl	8001b86 <HAL_SYSTICK_Config>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e00e      	b.n	8001944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d80a      	bhi.n	8001942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800192c:	2200      	movs	r2, #0
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	f04f 30ff 	mov.w	r0, #4294967295
 8001934:	f000 f90b 	bl	8001b4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001938:	4a06      	ldr	r2, [pc, #24]	@ (8001954 <HAL_InitTick+0x5c>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800193e:	2300      	movs	r3, #0
 8001940:	e000      	b.n	8001944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20000000 	.word	0x20000000
 8001950:	20000008 	.word	0x20000008
 8001954:	20000004 	.word	0x20000004

08001958 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800195c:	4b05      	ldr	r3, [pc, #20]	@ (8001974 <HAL_IncTick+0x1c>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	461a      	mov	r2, r3
 8001962:	4b05      	ldr	r3, [pc, #20]	@ (8001978 <HAL_IncTick+0x20>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4413      	add	r3, r2
 8001968:	4a03      	ldr	r2, [pc, #12]	@ (8001978 <HAL_IncTick+0x20>)
 800196a:	6013      	str	r3, [r2, #0]
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr
 8001974:	20000008 	.word	0x20000008
 8001978:	200002a8 	.word	0x200002a8

0800197c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  return uwTick;
 8001980:	4b02      	ldr	r3, [pc, #8]	@ (800198c <HAL_GetTick+0x10>)
 8001982:	681b      	ldr	r3, [r3, #0]
}
 8001984:	4618      	mov	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr
 800198c:	200002a8 	.word	0x200002a8

08001990 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001998:	f7ff fff0 	bl	800197c <HAL_GetTick>
 800199c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a8:	d005      	beq.n	80019b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019aa:	4b0a      	ldr	r3, [pc, #40]	@ (80019d4 <HAL_Delay+0x44>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	461a      	mov	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4413      	add	r3, r2
 80019b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019b6:	bf00      	nop
 80019b8:	f7ff ffe0 	bl	800197c <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d8f7      	bhi.n	80019b8 <HAL_Delay+0x28>
  {
  }
}
 80019c8:	bf00      	nop
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000008 	.word	0x20000008

080019d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019e8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a1c <__NVIC_SetPriorityGrouping+0x44>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ee:	68ba      	ldr	r2, [r7, #8]
 80019f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019f4:	4013      	ands	r3, r2
 80019f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a0a:	4a04      	ldr	r2, [pc, #16]	@ (8001a1c <__NVIC_SetPriorityGrouping+0x44>)
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	60d3      	str	r3, [r2, #12]
}
 8001a10:	bf00      	nop
 8001a12:	3714      	adds	r7, #20
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a24:	4b04      	ldr	r3, [pc, #16]	@ (8001a38 <__NVIC_GetPriorityGrouping+0x18>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	0a1b      	lsrs	r3, r3, #8
 8001a2a:	f003 0307 	and.w	r3, r3, #7
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	e000ed00 	.word	0xe000ed00

08001a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	6039      	str	r1, [r7, #0]
 8001a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	db0a      	blt.n	8001a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	490c      	ldr	r1, [pc, #48]	@ (8001a88 <__NVIC_SetPriority+0x4c>)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	0112      	lsls	r2, r2, #4
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	440b      	add	r3, r1
 8001a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a64:	e00a      	b.n	8001a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4908      	ldr	r1, [pc, #32]	@ (8001a8c <__NVIC_SetPriority+0x50>)
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	f003 030f 	and.w	r3, r3, #15
 8001a72:	3b04      	subs	r3, #4
 8001a74:	0112      	lsls	r2, r2, #4
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	440b      	add	r3, r1
 8001a7a:	761a      	strb	r2, [r3, #24]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	e000e100 	.word	0xe000e100
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b089      	sub	sp, #36	@ 0x24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	f1c3 0307 	rsb	r3, r3, #7
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	bf28      	it	cs
 8001aae:	2304      	movcs	r3, #4
 8001ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	2b06      	cmp	r3, #6
 8001ab8:	d902      	bls.n	8001ac0 <NVIC_EncodePriority+0x30>
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3b03      	subs	r3, #3
 8001abe:	e000      	b.n	8001ac2 <NVIC_EncodePriority+0x32>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43da      	mvns	r2, r3
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae2:	43d9      	mvns	r1, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae8:	4313      	orrs	r3, r2
         );
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3724      	adds	r7, #36	@ 0x24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr

08001af4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b04:	d301      	bcc.n	8001b0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b06:	2301      	movs	r3, #1
 8001b08:	e00f      	b.n	8001b2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b34 <SysTick_Config+0x40>)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b12:	210f      	movs	r1, #15
 8001b14:	f04f 30ff 	mov.w	r0, #4294967295
 8001b18:	f7ff ff90 	bl	8001a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b1c:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <SysTick_Config+0x40>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b22:	4b04      	ldr	r3, [pc, #16]	@ (8001b34 <SysTick_Config+0x40>)
 8001b24:	2207      	movs	r2, #7
 8001b26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	e000e010 	.word	0xe000e010

08001b38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff ff49 	bl	80019d8 <__NVIC_SetPriorityGrouping>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b086      	sub	sp, #24
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	4603      	mov	r3, r0
 8001b56:	60b9      	str	r1, [r7, #8]
 8001b58:	607a      	str	r2, [r7, #4]
 8001b5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b60:	f7ff ff5e 	bl	8001a20 <__NVIC_GetPriorityGrouping>
 8001b64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	68b9      	ldr	r1, [r7, #8]
 8001b6a:	6978      	ldr	r0, [r7, #20]
 8001b6c:	f7ff ff90 	bl	8001a90 <NVIC_EncodePriority>
 8001b70:	4602      	mov	r2, r0
 8001b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff5f 	bl	8001a3c <__NVIC_SetPriority>
}
 8001b7e:	bf00      	nop
 8001b80:	3718      	adds	r7, #24
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff ffb0 	bl	8001af4 <SysTick_Config>
 8001b94:	4603      	mov	r3, r0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b08b      	sub	sp, #44	@ 0x2c
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001baa:	2300      	movs	r3, #0
 8001bac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bb2:	e169      	b.n	8001e88 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	69fa      	ldr	r2, [r7, #28]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	f040 8158 	bne.w	8001e82 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	4a9a      	ldr	r2, [pc, #616]	@ (8001e40 <HAL_GPIO_Init+0x2a0>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d05e      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001bdc:	4a98      	ldr	r2, [pc, #608]	@ (8001e40 <HAL_GPIO_Init+0x2a0>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d875      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001be2:	4a98      	ldr	r2, [pc, #608]	@ (8001e44 <HAL_GPIO_Init+0x2a4>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d058      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001be8:	4a96      	ldr	r2, [pc, #600]	@ (8001e44 <HAL_GPIO_Init+0x2a4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d86f      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001bee:	4a96      	ldr	r2, [pc, #600]	@ (8001e48 <HAL_GPIO_Init+0x2a8>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d052      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001bf4:	4a94      	ldr	r2, [pc, #592]	@ (8001e48 <HAL_GPIO_Init+0x2a8>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d869      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001bfa:	4a94      	ldr	r2, [pc, #592]	@ (8001e4c <HAL_GPIO_Init+0x2ac>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d04c      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001c00:	4a92      	ldr	r2, [pc, #584]	@ (8001e4c <HAL_GPIO_Init+0x2ac>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d863      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001c06:	4a92      	ldr	r2, [pc, #584]	@ (8001e50 <HAL_GPIO_Init+0x2b0>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d046      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001c0c:	4a90      	ldr	r2, [pc, #576]	@ (8001e50 <HAL_GPIO_Init+0x2b0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d85d      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001c12:	2b12      	cmp	r3, #18
 8001c14:	d82a      	bhi.n	8001c6c <HAL_GPIO_Init+0xcc>
 8001c16:	2b12      	cmp	r3, #18
 8001c18:	d859      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c20 <HAL_GPIO_Init+0x80>)
 8001c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c20:	08001c9b 	.word	0x08001c9b
 8001c24:	08001c75 	.word	0x08001c75
 8001c28:	08001c87 	.word	0x08001c87
 8001c2c:	08001cc9 	.word	0x08001cc9
 8001c30:	08001ccf 	.word	0x08001ccf
 8001c34:	08001ccf 	.word	0x08001ccf
 8001c38:	08001ccf 	.word	0x08001ccf
 8001c3c:	08001ccf 	.word	0x08001ccf
 8001c40:	08001ccf 	.word	0x08001ccf
 8001c44:	08001ccf 	.word	0x08001ccf
 8001c48:	08001ccf 	.word	0x08001ccf
 8001c4c:	08001ccf 	.word	0x08001ccf
 8001c50:	08001ccf 	.word	0x08001ccf
 8001c54:	08001ccf 	.word	0x08001ccf
 8001c58:	08001ccf 	.word	0x08001ccf
 8001c5c:	08001ccf 	.word	0x08001ccf
 8001c60:	08001ccf 	.word	0x08001ccf
 8001c64:	08001c7d 	.word	0x08001c7d
 8001c68:	08001c91 	.word	0x08001c91
 8001c6c:	4a79      	ldr	r2, [pc, #484]	@ (8001e54 <HAL_GPIO_Init+0x2b4>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d013      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c72:	e02c      	b.n	8001cce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	623b      	str	r3, [r7, #32]
          break;
 8001c7a:	e029      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	3304      	adds	r3, #4
 8001c82:	623b      	str	r3, [r7, #32]
          break;
 8001c84:	e024      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	3308      	adds	r3, #8
 8001c8c:	623b      	str	r3, [r7, #32]
          break;
 8001c8e:	e01f      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	330c      	adds	r3, #12
 8001c96:	623b      	str	r3, [r7, #32]
          break;
 8001c98:	e01a      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d102      	bne.n	8001ca8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ca2:	2304      	movs	r3, #4
 8001ca4:	623b      	str	r3, [r7, #32]
          break;
 8001ca6:	e013      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d105      	bne.n	8001cbc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cb0:	2308      	movs	r3, #8
 8001cb2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	611a      	str	r2, [r3, #16]
          break;
 8001cba:	e009      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cbc:	2308      	movs	r3, #8
 8001cbe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69fa      	ldr	r2, [r7, #28]
 8001cc4:	615a      	str	r2, [r3, #20]
          break;
 8001cc6:	e003      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	623b      	str	r3, [r7, #32]
          break;
 8001ccc:	e000      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          break;
 8001cce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	2bff      	cmp	r3, #255	@ 0xff
 8001cd4:	d801      	bhi.n	8001cda <HAL_GPIO_Init+0x13a>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	e001      	b.n	8001cde <HAL_GPIO_Init+0x13e>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	3304      	adds	r3, #4
 8001cde:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	2bff      	cmp	r3, #255	@ 0xff
 8001ce4:	d802      	bhi.n	8001cec <HAL_GPIO_Init+0x14c>
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	e002      	b.n	8001cf2 <HAL_GPIO_Init+0x152>
 8001cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cee:	3b08      	subs	r3, #8
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	210f      	movs	r1, #15
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001d00:	43db      	mvns	r3, r3
 8001d02:	401a      	ands	r2, r3
 8001d04:	6a39      	ldr	r1, [r7, #32]
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f000 80b1 	beq.w	8001e82 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d20:	4b4d      	ldr	r3, [pc, #308]	@ (8001e58 <HAL_GPIO_Init+0x2b8>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	4a4c      	ldr	r2, [pc, #304]	@ (8001e58 <HAL_GPIO_Init+0x2b8>)
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	6193      	str	r3, [r2, #24]
 8001d2c:	4b4a      	ldr	r3, [pc, #296]	@ (8001e58 <HAL_GPIO_Init+0x2b8>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d38:	4a48      	ldr	r2, [pc, #288]	@ (8001e5c <HAL_GPIO_Init+0x2bc>)
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3c:	089b      	lsrs	r3, r3, #2
 8001d3e:	3302      	adds	r3, #2
 8001d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	220f      	movs	r2, #15
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a40      	ldr	r2, [pc, #256]	@ (8001e60 <HAL_GPIO_Init+0x2c0>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d013      	beq.n	8001d8c <HAL_GPIO_Init+0x1ec>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a3f      	ldr	r2, [pc, #252]	@ (8001e64 <HAL_GPIO_Init+0x2c4>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d00d      	beq.n	8001d88 <HAL_GPIO_Init+0x1e8>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a3e      	ldr	r2, [pc, #248]	@ (8001e68 <HAL_GPIO_Init+0x2c8>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d007      	beq.n	8001d84 <HAL_GPIO_Init+0x1e4>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a3d      	ldr	r2, [pc, #244]	@ (8001e6c <HAL_GPIO_Init+0x2cc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d101      	bne.n	8001d80 <HAL_GPIO_Init+0x1e0>
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e006      	b.n	8001d8e <HAL_GPIO_Init+0x1ee>
 8001d80:	2304      	movs	r3, #4
 8001d82:	e004      	b.n	8001d8e <HAL_GPIO_Init+0x1ee>
 8001d84:	2302      	movs	r3, #2
 8001d86:	e002      	b.n	8001d8e <HAL_GPIO_Init+0x1ee>
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e000      	b.n	8001d8e <HAL_GPIO_Init+0x1ee>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d90:	f002 0203 	and.w	r2, r2, #3
 8001d94:	0092      	lsls	r2, r2, #2
 8001d96:	4093      	lsls	r3, r2
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d9e:	492f      	ldr	r1, [pc, #188]	@ (8001e5c <HAL_GPIO_Init+0x2bc>)
 8001da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da2:	089b      	lsrs	r3, r3, #2
 8001da4:	3302      	adds	r3, #2
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d006      	beq.n	8001dc6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001db8:	4b2d      	ldr	r3, [pc, #180]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	492c      	ldr	r1, [pc, #176]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	608b      	str	r3, [r1, #8]
 8001dc4:	e006      	b.n	8001dd4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	4928      	ldr	r1, [pc, #160]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d006      	beq.n	8001dee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001de0:	4b23      	ldr	r3, [pc, #140]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001de2:	68da      	ldr	r2, [r3, #12]
 8001de4:	4922      	ldr	r1, [pc, #136]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	60cb      	str	r3, [r1, #12]
 8001dec:	e006      	b.n	8001dfc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dee:	4b20      	ldr	r3, [pc, #128]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001df0:	68da      	ldr	r2, [r3, #12]
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	43db      	mvns	r3, r3
 8001df6:	491e      	ldr	r1, [pc, #120]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d006      	beq.n	8001e16 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e08:	4b19      	ldr	r3, [pc, #100]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	4918      	ldr	r1, [pc, #96]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	604b      	str	r3, [r1, #4]
 8001e14:	e006      	b.n	8001e24 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e16:	4b16      	ldr	r3, [pc, #88]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	4914      	ldr	r1, [pc, #80]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d021      	beq.n	8001e74 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e30:	4b0f      	ldr	r3, [pc, #60]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	490e      	ldr	r1, [pc, #56]	@ (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	600b      	str	r3, [r1, #0]
 8001e3c:	e021      	b.n	8001e82 <HAL_GPIO_Init+0x2e2>
 8001e3e:	bf00      	nop
 8001e40:	10320000 	.word	0x10320000
 8001e44:	10310000 	.word	0x10310000
 8001e48:	10220000 	.word	0x10220000
 8001e4c:	10210000 	.word	0x10210000
 8001e50:	10120000 	.word	0x10120000
 8001e54:	10110000 	.word	0x10110000
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	40010000 	.word	0x40010000
 8001e60:	40010800 	.word	0x40010800
 8001e64:	40010c00 	.word	0x40010c00
 8001e68:	40011000 	.word	0x40011000
 8001e6c:	40011400 	.word	0x40011400
 8001e70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <HAL_GPIO_Init+0x304>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	4909      	ldr	r1, [pc, #36]	@ (8001ea4 <HAL_GPIO_Init+0x304>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e84:	3301      	adds	r3, #1
 8001e86:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f47f ae8e 	bne.w	8001bb4 <HAL_GPIO_Init+0x14>
  }
}
 8001e98:	bf00      	nop
 8001e9a:	bf00      	nop
 8001e9c:	372c      	adds	r7, #44	@ 0x2c
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr
 8001ea4:	40010400 	.word	0x40010400

08001ea8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	887b      	ldrh	r3, [r7, #2]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d002      	beq.n	8001ec6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	73fb      	strb	r3, [r7, #15]
 8001ec4:	e001      	b.n	8001eca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	460b      	mov	r3, r1
 8001ee0:	807b      	strh	r3, [r7, #2]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ee6:	787b      	ldrb	r3, [r7, #1]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eec:	887a      	ldrh	r2, [r7, #2]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ef2:	e003      	b.n	8001efc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ef4:	887b      	ldrh	r3, [r7, #2]
 8001ef6:	041a      	lsls	r2, r3, #16
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	611a      	str	r2, [r3, #16]
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bc80      	pop	{r7}
 8001f04:	4770      	bx	lr
	...

08001f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e12b      	b.n	8002172 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d106      	bne.n	8001f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f7ff fb56 	bl	80015e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2224      	movs	r2, #36	@ 0x24
 8001f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f022 0201 	bic.w	r2, r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f6c:	f001 f832 	bl	8002fd4 <HAL_RCC_GetPCLK1Freq>
 8001f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	4a81      	ldr	r2, [pc, #516]	@ (800217c <HAL_I2C_Init+0x274>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d807      	bhi.n	8001f8c <HAL_I2C_Init+0x84>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4a80      	ldr	r2, [pc, #512]	@ (8002180 <HAL_I2C_Init+0x278>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	bf94      	ite	ls
 8001f84:	2301      	movls	r3, #1
 8001f86:	2300      	movhi	r3, #0
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	e006      	b.n	8001f9a <HAL_I2C_Init+0x92>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4a7d      	ldr	r2, [pc, #500]	@ (8002184 <HAL_I2C_Init+0x27c>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	bf94      	ite	ls
 8001f94:	2301      	movls	r3, #1
 8001f96:	2300      	movhi	r3, #0
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e0e7      	b.n	8002172 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	4a78      	ldr	r2, [pc, #480]	@ (8002188 <HAL_I2C_Init+0x280>)
 8001fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8001faa:	0c9b      	lsrs	r3, r3, #18
 8001fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68ba      	ldr	r2, [r7, #8]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	4a6a      	ldr	r2, [pc, #424]	@ (800217c <HAL_I2C_Init+0x274>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d802      	bhi.n	8001fdc <HAL_I2C_Init+0xd4>
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	e009      	b.n	8001ff0 <HAL_I2C_Init+0xe8>
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001fe2:	fb02 f303 	mul.w	r3, r2, r3
 8001fe6:	4a69      	ldr	r2, [pc, #420]	@ (800218c <HAL_I2C_Init+0x284>)
 8001fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fec:	099b      	lsrs	r3, r3, #6
 8001fee:	3301      	adds	r3, #1
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	6812      	ldr	r2, [r2, #0]
 8001ff4:	430b      	orrs	r3, r1
 8001ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002002:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	495c      	ldr	r1, [pc, #368]	@ (800217c <HAL_I2C_Init+0x274>)
 800200c:	428b      	cmp	r3, r1
 800200e:	d819      	bhi.n	8002044 <HAL_I2C_Init+0x13c>
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1e59      	subs	r1, r3, #1
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	fbb1 f3f3 	udiv	r3, r1, r3
 800201e:	1c59      	adds	r1, r3, #1
 8002020:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002024:	400b      	ands	r3, r1
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00a      	beq.n	8002040 <HAL_I2C_Init+0x138>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	1e59      	subs	r1, r3, #1
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	fbb1 f3f3 	udiv	r3, r1, r3
 8002038:	3301      	adds	r3, #1
 800203a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800203e:	e051      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 8002040:	2304      	movs	r3, #4
 8002042:	e04f      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d111      	bne.n	8002070 <HAL_I2C_Init+0x168>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	1e58      	subs	r0, r3, #1
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6859      	ldr	r1, [r3, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	440b      	add	r3, r1
 800205a:	fbb0 f3f3 	udiv	r3, r0, r3
 800205e:	3301      	adds	r3, #1
 8002060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002064:	2b00      	cmp	r3, #0
 8002066:	bf0c      	ite	eq
 8002068:	2301      	moveq	r3, #1
 800206a:	2300      	movne	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	e012      	b.n	8002096 <HAL_I2C_Init+0x18e>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	1e58      	subs	r0, r3, #1
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6859      	ldr	r1, [r3, #4]
 8002078:	460b      	mov	r3, r1
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	0099      	lsls	r1, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	fbb0 f3f3 	udiv	r3, r0, r3
 8002086:	3301      	adds	r3, #1
 8002088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800208c:	2b00      	cmp	r3, #0
 800208e:	bf0c      	ite	eq
 8002090:	2301      	moveq	r3, #1
 8002092:	2300      	movne	r3, #0
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <HAL_I2C_Init+0x196>
 800209a:	2301      	movs	r3, #1
 800209c:	e022      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10e      	bne.n	80020c4 <HAL_I2C_Init+0x1bc>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	1e58      	subs	r0, r3, #1
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6859      	ldr	r1, [r3, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	440b      	add	r3, r1
 80020b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80020b8:	3301      	adds	r3, #1
 80020ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020c2:	e00f      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	1e58      	subs	r0, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6859      	ldr	r1, [r3, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	440b      	add	r3, r1
 80020d2:	0099      	lsls	r1, r3, #2
 80020d4:	440b      	add	r3, r1
 80020d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020da:	3301      	adds	r3, #1
 80020dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020e4:	6879      	ldr	r1, [r7, #4]
 80020e6:	6809      	ldr	r1, [r1, #0]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69da      	ldr	r2, [r3, #28]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	430a      	orrs	r2, r1
 8002106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002112:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	6911      	ldr	r1, [r2, #16]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	68d2      	ldr	r2, [r2, #12]
 800211e:	4311      	orrs	r1, r2
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	6812      	ldr	r2, [r2, #0]
 8002124:	430b      	orrs	r3, r1
 8002126:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	695a      	ldr	r2, [r3, #20]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	430a      	orrs	r2, r1
 8002142:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0201 	orr.w	r2, r2, #1
 8002152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2220      	movs	r2, #32
 800215e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	000186a0 	.word	0x000186a0
 8002180:	001e847f 	.word	0x001e847f
 8002184:	003d08ff 	.word	0x003d08ff
 8002188:	431bde83 	.word	0x431bde83
 800218c:	10624dd3 	.word	0x10624dd3

08002190 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b088      	sub	sp, #32
 8002194:	af02      	add	r7, sp, #8
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	607a      	str	r2, [r7, #4]
 800219a:	461a      	mov	r2, r3
 800219c:	460b      	mov	r3, r1
 800219e:	817b      	strh	r3, [r7, #10]
 80021a0:	4613      	mov	r3, r2
 80021a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80021a4:	f7ff fbea 	bl	800197c <HAL_GetTick>
 80021a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b20      	cmp	r3, #32
 80021b4:	f040 80e0 	bne.w	8002378 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	9300      	str	r3, [sp, #0]
 80021bc:	2319      	movs	r3, #25
 80021be:	2201      	movs	r2, #1
 80021c0:	4970      	ldr	r1, [pc, #448]	@ (8002384 <HAL_I2C_Master_Transmit+0x1f4>)
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 f964 	bl	8002490 <I2C_WaitOnFlagUntilTimeout>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80021ce:	2302      	movs	r3, #2
 80021d0:	e0d3      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d101      	bne.n	80021e0 <HAL_I2C_Master_Transmit+0x50>
 80021dc:	2302      	movs	r3, #2
 80021de:	e0cc      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d007      	beq.n	8002206 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f042 0201 	orr.w	r2, r2, #1
 8002204:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002214:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2221      	movs	r2, #33	@ 0x21
 800221a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2210      	movs	r2, #16
 8002222:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	893a      	ldrh	r2, [r7, #8]
 8002236:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800223c:	b29a      	uxth	r2, r3
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4a50      	ldr	r2, [pc, #320]	@ (8002388 <HAL_I2C_Master_Transmit+0x1f8>)
 8002246:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002248:	8979      	ldrh	r1, [r7, #10]
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	6a3a      	ldr	r2, [r7, #32]
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 f89c 	bl	800238c <I2C_MasterRequestWrite>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e08d      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	695b      	ldr	r3, [r3, #20]
 8002268:	613b      	str	r3, [r7, #16]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002274:	e066      	b.n	8002344 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	6a39      	ldr	r1, [r7, #32]
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f000 fa22 	bl	80026c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00d      	beq.n	80022a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	2b04      	cmp	r3, #4
 800228c:	d107      	bne.n	800229e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800229c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e06b      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a6:	781a      	ldrb	r2, [r3, #0]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	1c5a      	adds	r2, r3, #1
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022bc:	b29b      	uxth	r3, r3
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022ca:	3b01      	subs	r3, #1
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d11b      	bne.n	8002318 <HAL_I2C_Master_Transmit+0x188>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d017      	beq.n	8002318 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ec:	781a      	ldrb	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002302:	b29b      	uxth	r3, r3
 8002304:	3b01      	subs	r3, #1
 8002306:	b29a      	uxth	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002310:	3b01      	subs	r3, #1
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	6a39      	ldr	r1, [r7, #32]
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 fa19 	bl	8002754 <I2C_WaitOnBTFFlagUntilTimeout>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00d      	beq.n	8002344 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232c:	2b04      	cmp	r3, #4
 800232e:	d107      	bne.n	8002340 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800233e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e01a      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002348:	2b00      	cmp	r3, #0
 800234a:	d194      	bne.n	8002276 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800235a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2220      	movs	r2, #32
 8002360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	e000      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002378:	2302      	movs	r3, #2
  }
}
 800237a:	4618      	mov	r0, r3
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	00100002 	.word	0x00100002
 8002388:	ffff0000 	.word	0xffff0000

0800238c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b088      	sub	sp, #32
 8002390:	af02      	add	r7, sp, #8
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	607a      	str	r2, [r7, #4]
 8002396:	603b      	str	r3, [r7, #0]
 8002398:	460b      	mov	r3, r1
 800239a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	2b08      	cmp	r3, #8
 80023a6:	d006      	beq.n	80023b6 <I2C_MasterRequestWrite+0x2a>
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d003      	beq.n	80023b6 <I2C_MasterRequestWrite+0x2a>
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80023b4:	d108      	bne.n	80023c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	e00b      	b.n	80023e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023cc:	2b12      	cmp	r3, #18
 80023ce:	d107      	bne.n	80023e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f000 f84f 	bl	8002490 <I2C_WaitOnFlagUntilTimeout>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00d      	beq.n	8002414 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002402:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002406:	d103      	bne.n	8002410 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800240e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e035      	b.n	8002480 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	691b      	ldr	r3, [r3, #16]
 8002418:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800241c:	d108      	bne.n	8002430 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800241e:	897b      	ldrh	r3, [r7, #10]
 8002420:	b2db      	uxtb	r3, r3
 8002422:	461a      	mov	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800242c:	611a      	str	r2, [r3, #16]
 800242e:	e01b      	b.n	8002468 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002430:	897b      	ldrh	r3, [r7, #10]
 8002432:	11db      	asrs	r3, r3, #7
 8002434:	b2db      	uxtb	r3, r3
 8002436:	f003 0306 	and.w	r3, r3, #6
 800243a:	b2db      	uxtb	r3, r3
 800243c:	f063 030f 	orn	r3, r3, #15
 8002440:	b2da      	uxtb	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	490e      	ldr	r1, [pc, #56]	@ (8002488 <I2C_MasterRequestWrite+0xfc>)
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 f898 	bl	8002584 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e010      	b.n	8002480 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800245e:	897b      	ldrh	r3, [r7, #10]
 8002460:	b2da      	uxtb	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	4907      	ldr	r1, [pc, #28]	@ (800248c <I2C_MasterRequestWrite+0x100>)
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f000 f888 	bl	8002584 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e000      	b.n	8002480 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	3718      	adds	r7, #24
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	00010008 	.word	0x00010008
 800248c:	00010002 	.word	0x00010002

08002490 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	603b      	str	r3, [r7, #0]
 800249c:	4613      	mov	r3, r2
 800249e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024a0:	e048      	b.n	8002534 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a8:	d044      	beq.n	8002534 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024aa:	f7ff fa67 	bl	800197c <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d302      	bcc.n	80024c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d139      	bne.n	8002534 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	0c1b      	lsrs	r3, r3, #16
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d10d      	bne.n	80024e6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	43da      	mvns	r2, r3
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	4013      	ands	r3, r2
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	2b00      	cmp	r3, #0
 80024da:	bf0c      	ite	eq
 80024dc:	2301      	moveq	r3, #1
 80024de:	2300      	movne	r3, #0
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	461a      	mov	r2, r3
 80024e4:	e00c      	b.n	8002500 <I2C_WaitOnFlagUntilTimeout+0x70>
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	43da      	mvns	r2, r3
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	4013      	ands	r3, r2
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	bf0c      	ite	eq
 80024f8:	2301      	moveq	r3, #1
 80024fa:	2300      	movne	r3, #0
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	461a      	mov	r2, r3
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	429a      	cmp	r2, r3
 8002504:	d116      	bne.n	8002534 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002520:	f043 0220 	orr.w	r2, r3, #32
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e023      	b.n	800257c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	0c1b      	lsrs	r3, r3, #16
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b01      	cmp	r3, #1
 800253c:	d10d      	bne.n	800255a <I2C_WaitOnFlagUntilTimeout+0xca>
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	695b      	ldr	r3, [r3, #20]
 8002544:	43da      	mvns	r2, r3
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	4013      	ands	r3, r2
 800254a:	b29b      	uxth	r3, r3
 800254c:	2b00      	cmp	r3, #0
 800254e:	bf0c      	ite	eq
 8002550:	2301      	moveq	r3, #1
 8002552:	2300      	movne	r3, #0
 8002554:	b2db      	uxtb	r3, r3
 8002556:	461a      	mov	r2, r3
 8002558:	e00c      	b.n	8002574 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	43da      	mvns	r2, r3
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	4013      	ands	r3, r2
 8002566:	b29b      	uxth	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	bf0c      	ite	eq
 800256c:	2301      	moveq	r3, #1
 800256e:	2300      	movne	r3, #0
 8002570:	b2db      	uxtb	r3, r3
 8002572:	461a      	mov	r2, r3
 8002574:	79fb      	ldrb	r3, [r7, #7]
 8002576:	429a      	cmp	r2, r3
 8002578:	d093      	beq.n	80024a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002592:	e071      	b.n	8002678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800259e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025a2:	d123      	bne.n	80025ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80025bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2200      	movs	r2, #0
 80025c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2220      	movs	r2, #32
 80025c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d8:	f043 0204 	orr.w	r2, r3, #4
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e067      	b.n	80026bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f2:	d041      	beq.n	8002678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025f4:	f7ff f9c2 	bl	800197c <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	429a      	cmp	r2, r3
 8002602:	d302      	bcc.n	800260a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d136      	bne.n	8002678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	0c1b      	lsrs	r3, r3, #16
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b01      	cmp	r3, #1
 8002612:	d10c      	bne.n	800262e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	43da      	mvns	r2, r3
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	4013      	ands	r3, r2
 8002620:	b29b      	uxth	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	bf14      	ite	ne
 8002626:	2301      	movne	r3, #1
 8002628:	2300      	moveq	r3, #0
 800262a:	b2db      	uxtb	r3, r3
 800262c:	e00b      	b.n	8002646 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	43da      	mvns	r2, r3
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	4013      	ands	r3, r2
 800263a:	b29b      	uxth	r3, r3
 800263c:	2b00      	cmp	r3, #0
 800263e:	bf14      	ite	ne
 8002640:	2301      	movne	r3, #1
 8002642:	2300      	moveq	r3, #0
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	d016      	beq.n	8002678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2200      	movs	r2, #0
 800264e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002664:	f043 0220 	orr.w	r2, r3, #32
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2200      	movs	r2, #0
 8002670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e021      	b.n	80026bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	0c1b      	lsrs	r3, r3, #16
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b01      	cmp	r3, #1
 8002680:	d10c      	bne.n	800269c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	43da      	mvns	r2, r3
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	4013      	ands	r3, r2
 800268e:	b29b      	uxth	r3, r3
 8002690:	2b00      	cmp	r3, #0
 8002692:	bf14      	ite	ne
 8002694:	2301      	movne	r3, #1
 8002696:	2300      	moveq	r3, #0
 8002698:	b2db      	uxtb	r3, r3
 800269a:	e00b      	b.n	80026b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	43da      	mvns	r2, r3
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4013      	ands	r3, r2
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	bf14      	ite	ne
 80026ae:	2301      	movne	r3, #1
 80026b0:	2300      	moveq	r3, #0
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	f47f af6d 	bne.w	8002594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026d0:	e034      	b.n	800273c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026d2:	68f8      	ldr	r0, [r7, #12]
 80026d4:	f000 f886 	bl	80027e4 <I2C_IsAcknowledgeFailed>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e034      	b.n	800274c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e8:	d028      	beq.n	800273c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026ea:	f7ff f947 	bl	800197c <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	68ba      	ldr	r2, [r7, #8]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d302      	bcc.n	8002700 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d11d      	bne.n	800273c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800270a:	2b80      	cmp	r3, #128	@ 0x80
 800270c:	d016      	beq.n	800273c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002728:	f043 0220 	orr.w	r2, r3, #32
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e007      	b.n	800274c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002746:	2b80      	cmp	r3, #128	@ 0x80
 8002748:	d1c3      	bne.n	80026d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3710      	adds	r7, #16
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002760:	e034      	b.n	80027cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 f83e 	bl	80027e4 <I2C_IsAcknowledgeFailed>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e034      	b.n	80027dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002778:	d028      	beq.n	80027cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800277a:	f7ff f8ff 	bl	800197c <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	68ba      	ldr	r2, [r7, #8]
 8002786:	429a      	cmp	r2, r3
 8002788:	d302      	bcc.n	8002790 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d11d      	bne.n	80027cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	f003 0304 	and.w	r3, r3, #4
 800279a:	2b04      	cmp	r3, #4
 800279c:	d016      	beq.n	80027cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2200      	movs	r2, #0
 80027a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2220      	movs	r2, #32
 80027a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b8:	f043 0220 	orr.w	r2, r3, #32
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e007      	b.n	80027dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	f003 0304 	and.w	r3, r3, #4
 80027d6:	2b04      	cmp	r3, #4
 80027d8:	d1c3      	bne.n	8002762 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027fa:	d11b      	bne.n	8002834 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002804:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2220      	movs	r2, #32
 8002810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002820:	f043 0204 	orr.w	r2, r3, #4
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e000      	b.n	8002836 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr

08002840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e272      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	f000 8087 	beq.w	800296e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002860:	4b92      	ldr	r3, [pc, #584]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f003 030c 	and.w	r3, r3, #12
 8002868:	2b04      	cmp	r3, #4
 800286a:	d00c      	beq.n	8002886 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800286c:	4b8f      	ldr	r3, [pc, #572]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f003 030c 	and.w	r3, r3, #12
 8002874:	2b08      	cmp	r3, #8
 8002876:	d112      	bne.n	800289e <HAL_RCC_OscConfig+0x5e>
 8002878:	4b8c      	ldr	r3, [pc, #560]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002884:	d10b      	bne.n	800289e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002886:	4b89      	ldr	r3, [pc, #548]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d06c      	beq.n	800296c <HAL_RCC_OscConfig+0x12c>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d168      	bne.n	800296c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e24c      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028a6:	d106      	bne.n	80028b6 <HAL_RCC_OscConfig+0x76>
 80028a8:	4b80      	ldr	r3, [pc, #512]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a7f      	ldr	r2, [pc, #508]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028b2:	6013      	str	r3, [r2, #0]
 80028b4:	e02e      	b.n	8002914 <HAL_RCC_OscConfig+0xd4>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10c      	bne.n	80028d8 <HAL_RCC_OscConfig+0x98>
 80028be:	4b7b      	ldr	r3, [pc, #492]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a7a      	ldr	r2, [pc, #488]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028c8:	6013      	str	r3, [r2, #0]
 80028ca:	4b78      	ldr	r3, [pc, #480]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a77      	ldr	r2, [pc, #476]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028d4:	6013      	str	r3, [r2, #0]
 80028d6:	e01d      	b.n	8002914 <HAL_RCC_OscConfig+0xd4>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028e0:	d10c      	bne.n	80028fc <HAL_RCC_OscConfig+0xbc>
 80028e2:	4b72      	ldr	r3, [pc, #456]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a71      	ldr	r2, [pc, #452]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028ec:	6013      	str	r3, [r2, #0]
 80028ee:	4b6f      	ldr	r3, [pc, #444]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a6e      	ldr	r2, [pc, #440]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028f8:	6013      	str	r3, [r2, #0]
 80028fa:	e00b      	b.n	8002914 <HAL_RCC_OscConfig+0xd4>
 80028fc:	4b6b      	ldr	r3, [pc, #428]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a6a      	ldr	r2, [pc, #424]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002906:	6013      	str	r3, [r2, #0]
 8002908:	4b68      	ldr	r3, [pc, #416]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a67      	ldr	r2, [pc, #412]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 800290e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002912:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d013      	beq.n	8002944 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291c:	f7ff f82e 	bl	800197c <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002924:	f7ff f82a 	bl	800197c <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b64      	cmp	r3, #100	@ 0x64
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e200      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002936:	4b5d      	ldr	r3, [pc, #372]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0f0      	beq.n	8002924 <HAL_RCC_OscConfig+0xe4>
 8002942:	e014      	b.n	800296e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7ff f81a 	bl	800197c <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800294c:	f7ff f816 	bl	800197c <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b64      	cmp	r3, #100	@ 0x64
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e1ec      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800295e:	4b53      	ldr	r3, [pc, #332]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x10c>
 800296a:	e000      	b.n	800296e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800296c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d063      	beq.n	8002a42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800297a:	4b4c      	ldr	r3, [pc, #304]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f003 030c 	and.w	r3, r3, #12
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00b      	beq.n	800299e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002986:	4b49      	ldr	r3, [pc, #292]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f003 030c 	and.w	r3, r3, #12
 800298e:	2b08      	cmp	r3, #8
 8002990:	d11c      	bne.n	80029cc <HAL_RCC_OscConfig+0x18c>
 8002992:	4b46      	ldr	r3, [pc, #280]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d116      	bne.n	80029cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800299e:	4b43      	ldr	r3, [pc, #268]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d005      	beq.n	80029b6 <HAL_RCC_OscConfig+0x176>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d001      	beq.n	80029b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e1c0      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b6:	4b3d      	ldr	r3, [pc, #244]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	4939      	ldr	r1, [pc, #228]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ca:	e03a      	b.n	8002a42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	691b      	ldr	r3, [r3, #16]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d020      	beq.n	8002a16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029d4:	4b36      	ldr	r3, [pc, #216]	@ (8002ab0 <HAL_RCC_OscConfig+0x270>)
 80029d6:	2201      	movs	r2, #1
 80029d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029da:	f7fe ffcf 	bl	800197c <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e2:	f7fe ffcb 	bl	800197c <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e1a1      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f4:	4b2d      	ldr	r3, [pc, #180]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0f0      	beq.n	80029e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a00:	4b2a      	ldr	r3, [pc, #168]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	695b      	ldr	r3, [r3, #20]
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	4927      	ldr	r1, [pc, #156]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	600b      	str	r3, [r1, #0]
 8002a14:	e015      	b.n	8002a42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a16:	4b26      	ldr	r3, [pc, #152]	@ (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1c:	f7fe ffae 	bl	800197c <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a24:	f7fe ffaa 	bl	800197c <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e180      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a36:	4b1d      	ldr	r3, [pc, #116]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0308 	and.w	r3, r3, #8
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d03a      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d019      	beq.n	8002a8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a56:	4b17      	ldr	r3, [pc, #92]	@ (8002ab4 <HAL_RCC_OscConfig+0x274>)
 8002a58:	2201      	movs	r2, #1
 8002a5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a5c:	f7fe ff8e 	bl	800197c <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a62:	e008      	b.n	8002a76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a64:	f7fe ff8a 	bl	800197c <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e160      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a76:	4b0d      	ldr	r3, [pc, #52]	@ (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0f0      	beq.n	8002a64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a82:	2001      	movs	r0, #1
 8002a84:	f000 faba 	bl	8002ffc <RCC_Delay>
 8002a88:	e01c      	b.n	8002ac4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab4 <HAL_RCC_OscConfig+0x274>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a90:	f7fe ff74 	bl	800197c <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a96:	e00f      	b.n	8002ab8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a98:	f7fe ff70 	bl	800197c <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d908      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e146      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
 8002aaa:	bf00      	nop
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	42420000 	.word	0x42420000
 8002ab4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ab8:	4b92      	ldr	r3, [pc, #584]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d1e9      	bne.n	8002a98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0304 	and.w	r3, r3, #4
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f000 80a6 	beq.w	8002c1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ad6:	4b8b      	ldr	r3, [pc, #556]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10d      	bne.n	8002afe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ae2:	4b88      	ldr	r3, [pc, #544]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	4a87      	ldr	r2, [pc, #540]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aec:	61d3      	str	r3, [r2, #28]
 8002aee:	4b85      	ldr	r3, [pc, #532]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002af0:	69db      	ldr	r3, [r3, #28]
 8002af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002afa:	2301      	movs	r3, #1
 8002afc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afe:	4b82      	ldr	r3, [pc, #520]	@ (8002d08 <HAL_RCC_OscConfig+0x4c8>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d118      	bne.n	8002b3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b0a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d08 <HAL_RCC_OscConfig+0x4c8>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a7e      	ldr	r2, [pc, #504]	@ (8002d08 <HAL_RCC_OscConfig+0x4c8>)
 8002b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b16:	f7fe ff31 	bl	800197c <HAL_GetTick>
 8002b1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b1e:	f7fe ff2d 	bl	800197c <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b64      	cmp	r3, #100	@ 0x64
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e103      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b30:	4b75      	ldr	r3, [pc, #468]	@ (8002d08 <HAL_RCC_OscConfig+0x4c8>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0f0      	beq.n	8002b1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d106      	bne.n	8002b52 <HAL_RCC_OscConfig+0x312>
 8002b44:	4b6f      	ldr	r3, [pc, #444]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	4a6e      	ldr	r2, [pc, #440]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	6213      	str	r3, [r2, #32]
 8002b50:	e02d      	b.n	8002bae <HAL_RCC_OscConfig+0x36e>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10c      	bne.n	8002b74 <HAL_RCC_OscConfig+0x334>
 8002b5a:	4b6a      	ldr	r3, [pc, #424]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	4a69      	ldr	r2, [pc, #420]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b60:	f023 0301 	bic.w	r3, r3, #1
 8002b64:	6213      	str	r3, [r2, #32]
 8002b66:	4b67      	ldr	r3, [pc, #412]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	4a66      	ldr	r2, [pc, #408]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b6c:	f023 0304 	bic.w	r3, r3, #4
 8002b70:	6213      	str	r3, [r2, #32]
 8002b72:	e01c      	b.n	8002bae <HAL_RCC_OscConfig+0x36e>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	2b05      	cmp	r3, #5
 8002b7a:	d10c      	bne.n	8002b96 <HAL_RCC_OscConfig+0x356>
 8002b7c:	4b61      	ldr	r3, [pc, #388]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	4a60      	ldr	r2, [pc, #384]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b82:	f043 0304 	orr.w	r3, r3, #4
 8002b86:	6213      	str	r3, [r2, #32]
 8002b88:	4b5e      	ldr	r3, [pc, #376]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
 8002b8c:	4a5d      	ldr	r2, [pc, #372]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b8e:	f043 0301 	orr.w	r3, r3, #1
 8002b92:	6213      	str	r3, [r2, #32]
 8002b94:	e00b      	b.n	8002bae <HAL_RCC_OscConfig+0x36e>
 8002b96:	4b5b      	ldr	r3, [pc, #364]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	4a5a      	ldr	r2, [pc, #360]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002b9c:	f023 0301 	bic.w	r3, r3, #1
 8002ba0:	6213      	str	r3, [r2, #32]
 8002ba2:	4b58      	ldr	r3, [pc, #352]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002ba4:	6a1b      	ldr	r3, [r3, #32]
 8002ba6:	4a57      	ldr	r2, [pc, #348]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002ba8:	f023 0304 	bic.w	r3, r3, #4
 8002bac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d015      	beq.n	8002be2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb6:	f7fe fee1 	bl	800197c <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bbc:	e00a      	b.n	8002bd4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bbe:	f7fe fedd 	bl	800197c <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d901      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e0b1      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bd4:	4b4b      	ldr	r3, [pc, #300]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	f003 0302 	and.w	r3, r3, #2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d0ee      	beq.n	8002bbe <HAL_RCC_OscConfig+0x37e>
 8002be0:	e014      	b.n	8002c0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002be2:	f7fe fecb 	bl	800197c <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002be8:	e00a      	b.n	8002c00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bea:	f7fe fec7 	bl	800197c <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d901      	bls.n	8002c00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e09b      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c00:	4b40      	ldr	r3, [pc, #256]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d1ee      	bne.n	8002bea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c0c:	7dfb      	ldrb	r3, [r7, #23]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d105      	bne.n	8002c1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c12:	4b3c      	ldr	r3, [pc, #240]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002c14:	69db      	ldr	r3, [r3, #28]
 8002c16:	4a3b      	ldr	r2, [pc, #236]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002c18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f000 8087 	beq.w	8002d36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c28:	4b36      	ldr	r3, [pc, #216]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f003 030c 	and.w	r3, r3, #12
 8002c30:	2b08      	cmp	r3, #8
 8002c32:	d061      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	69db      	ldr	r3, [r3, #28]
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d146      	bne.n	8002cca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c3c:	4b33      	ldr	r3, [pc, #204]	@ (8002d0c <HAL_RCC_OscConfig+0x4cc>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c42:	f7fe fe9b 	bl	800197c <HAL_GetTick>
 8002c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c48:	e008      	b.n	8002c5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c4a:	f7fe fe97 	bl	800197c <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e06d      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c5c:	4b29      	ldr	r3, [pc, #164]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1f0      	bne.n	8002c4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c70:	d108      	bne.n	8002c84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c72:	4b24      	ldr	r3, [pc, #144]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	4921      	ldr	r1, [pc, #132]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c84:	4b1f      	ldr	r3, [pc, #124]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a19      	ldr	r1, [r3, #32]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c94:	430b      	orrs	r3, r1
 8002c96:	491b      	ldr	r1, [pc, #108]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002d0c <HAL_RCC_OscConfig+0x4cc>)
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca2:	f7fe fe6b 	bl	800197c <HAL_GetTick>
 8002ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ca8:	e008      	b.n	8002cbc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002caa:	f7fe fe67 	bl	800197c <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e03d      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cbc:	4b11      	ldr	r3, [pc, #68]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0f0      	beq.n	8002caa <HAL_RCC_OscConfig+0x46a>
 8002cc8:	e035      	b.n	8002d36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cca:	4b10      	ldr	r3, [pc, #64]	@ (8002d0c <HAL_RCC_OscConfig+0x4cc>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd0:	f7fe fe54 	bl	800197c <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd8:	f7fe fe50 	bl	800197c <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e026      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cea:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <HAL_RCC_OscConfig+0x4c4>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1f0      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x498>
 8002cf6:	e01e      	b.n	8002d36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	69db      	ldr	r3, [r3, #28]
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d107      	bne.n	8002d10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e019      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40007000 	.word	0x40007000
 8002d0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d10:	4b0b      	ldr	r3, [pc, #44]	@ (8002d40 <HAL_RCC_OscConfig+0x500>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a1b      	ldr	r3, [r3, #32]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d106      	bne.n	8002d32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d001      	beq.n	8002d36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40021000 	.word	0x40021000

08002d44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d101      	bne.n	8002d58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e0d0      	b.n	8002efa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d58:	4b6a      	ldr	r3, [pc, #424]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c0>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0307 	and.w	r3, r3, #7
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d910      	bls.n	8002d88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d66:	4b67      	ldr	r3, [pc, #412]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c0>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f023 0207 	bic.w	r2, r3, #7
 8002d6e:	4965      	ldr	r1, [pc, #404]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c0>)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d76:	4b63      	ldr	r3, [pc, #396]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c0>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0307 	and.w	r3, r3, #7
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d001      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0b8      	b.n	8002efa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d020      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d005      	beq.n	8002dac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002da0:	4b59      	ldr	r3, [pc, #356]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	4a58      	ldr	r2, [pc, #352]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002da6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002daa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0308 	and.w	r3, r3, #8
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d005      	beq.n	8002dc4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002db8:	4b53      	ldr	r3, [pc, #332]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	4a52      	ldr	r2, [pc, #328]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002dbe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002dc2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc4:	4b50      	ldr	r3, [pc, #320]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	494d      	ldr	r1, [pc, #308]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d040      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d107      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dea:	4b47      	ldr	r3, [pc, #284]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d115      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e07f      	b.n	8002efa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d107      	bne.n	8002e12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e02:	4b41      	ldr	r3, [pc, #260]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d109      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e073      	b.n	8002efa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e12:	4b3d      	ldr	r3, [pc, #244]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e06b      	b.n	8002efa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e22:	4b39      	ldr	r3, [pc, #228]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f023 0203 	bic.w	r2, r3, #3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	4936      	ldr	r1, [pc, #216]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e34:	f7fe fda2 	bl	800197c <HAL_GetTick>
 8002e38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e3a:	e00a      	b.n	8002e52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e3c:	f7fe fd9e 	bl	800197c <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e053      	b.n	8002efa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e52:	4b2d      	ldr	r3, [pc, #180]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f003 020c 	and.w	r2, r3, #12
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d1eb      	bne.n	8002e3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e64:	4b27      	ldr	r3, [pc, #156]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c0>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	683a      	ldr	r2, [r7, #0]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d210      	bcs.n	8002e94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e72:	4b24      	ldr	r3, [pc, #144]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c0>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f023 0207 	bic.w	r2, r3, #7
 8002e7a:	4922      	ldr	r1, [pc, #136]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c0>)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e82:	4b20      	ldr	r3, [pc, #128]	@ (8002f04 <HAL_RCC_ClockConfig+0x1c0>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d001      	beq.n	8002e94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e032      	b.n	8002efa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0304 	and.w	r3, r3, #4
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d008      	beq.n	8002eb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea0:	4b19      	ldr	r3, [pc, #100]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	4916      	ldr	r1, [pc, #88]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d009      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ebe:	4b12      	ldr	r3, [pc, #72]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	490e      	ldr	r1, [pc, #56]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ed2:	f000 f821 	bl	8002f18 <HAL_RCC_GetSysClockFreq>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	091b      	lsrs	r3, r3, #4
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	490a      	ldr	r1, [pc, #40]	@ (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002ee4:	5ccb      	ldrb	r3, [r1, r3]
 8002ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8002eea:	4a09      	ldr	r2, [pc, #36]	@ (8002f10 <HAL_RCC_ClockConfig+0x1cc>)
 8002eec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002eee:	4b09      	ldr	r3, [pc, #36]	@ (8002f14 <HAL_RCC_ClockConfig+0x1d0>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7fe fd00 	bl	80018f8 <HAL_InitTick>

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40022000 	.word	0x40022000
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	08006280 	.word	0x08006280
 8002f10:	20000000 	.word	0x20000000
 8002f14:	20000004 	.word	0x20000004

08002f18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b087      	sub	sp, #28
 8002f1c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60fb      	str	r3, [r7, #12]
 8002f22:	2300      	movs	r3, #0
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f32:	4b1e      	ldr	r3, [pc, #120]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x94>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f003 030c 	and.w	r3, r3, #12
 8002f3e:	2b04      	cmp	r3, #4
 8002f40:	d002      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0x30>
 8002f42:	2b08      	cmp	r3, #8
 8002f44:	d003      	beq.n	8002f4e <HAL_RCC_GetSysClockFreq+0x36>
 8002f46:	e027      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f48:	4b19      	ldr	r3, [pc, #100]	@ (8002fb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f4a:	613b      	str	r3, [r7, #16]
      break;
 8002f4c:	e027      	b.n	8002f9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	0c9b      	lsrs	r3, r3, #18
 8002f52:	f003 030f 	and.w	r3, r3, #15
 8002f56:	4a17      	ldr	r2, [pc, #92]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f58:	5cd3      	ldrb	r3, [r2, r3]
 8002f5a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d010      	beq.n	8002f88 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f66:	4b11      	ldr	r3, [pc, #68]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x94>)
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	0c5b      	lsrs	r3, r3, #17
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	4a11      	ldr	r2, [pc, #68]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f72:	5cd3      	ldrb	r3, [r2, r3]
 8002f74:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a0d      	ldr	r2, [pc, #52]	@ (8002fb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f7a:	fb03 f202 	mul.w	r2, r3, r2
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f84:	617b      	str	r3, [r7, #20]
 8002f86:	e004      	b.n	8002f92 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8002fbc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f8c:	fb02 f303 	mul.w	r3, r2, r3
 8002f90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	613b      	str	r3, [r7, #16]
      break;
 8002f96:	e002      	b.n	8002f9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f98:	4b05      	ldr	r3, [pc, #20]	@ (8002fb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f9a:	613b      	str	r3, [r7, #16]
      break;
 8002f9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f9e:	693b      	ldr	r3, [r7, #16]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	371c      	adds	r7, #28
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bc80      	pop	{r7}
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	007a1200 	.word	0x007a1200
 8002fb4:	08006298 	.word	0x08006298
 8002fb8:	080062a8 	.word	0x080062a8
 8002fbc:	003d0900 	.word	0x003d0900

08002fc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fc4:	4b02      	ldr	r3, [pc, #8]	@ (8002fd0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr
 8002fd0:	20000000 	.word	0x20000000

08002fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fd8:	f7ff fff2 	bl	8002fc0 <HAL_RCC_GetHCLKFreq>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	4b05      	ldr	r3, [pc, #20]	@ (8002ff4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	0a1b      	lsrs	r3, r3, #8
 8002fe4:	f003 0307 	and.w	r3, r3, #7
 8002fe8:	4903      	ldr	r1, [pc, #12]	@ (8002ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fea:	5ccb      	ldrb	r3, [r1, r3]
 8002fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	08006290 	.word	0x08006290

08002ffc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003004:	4b0a      	ldr	r3, [pc, #40]	@ (8003030 <RCC_Delay+0x34>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a0a      	ldr	r2, [pc, #40]	@ (8003034 <RCC_Delay+0x38>)
 800300a:	fba2 2303 	umull	r2, r3, r2, r3
 800300e:	0a5b      	lsrs	r3, r3, #9
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	fb02 f303 	mul.w	r3, r2, r3
 8003016:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003018:	bf00      	nop
  }
  while (Delay --);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	1e5a      	subs	r2, r3, #1
 800301e:	60fa      	str	r2, [r7, #12]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1f9      	bne.n	8003018 <RCC_Delay+0x1c>
}
 8003024:	bf00      	nop
 8003026:	bf00      	nop
 8003028:	3714      	adds	r7, #20
 800302a:	46bd      	mov	sp, r7
 800302c:	bc80      	pop	{r7}
 800302e:	4770      	bx	lr
 8003030:	20000000 	.word	0x20000000
 8003034:	10624dd3 	.word	0x10624dd3

08003038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e041      	b.n	80030ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d106      	bne.n	8003064 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7fe fafc 	bl	800165c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2202      	movs	r2, #2
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3304      	adds	r3, #4
 8003074:	4619      	mov	r1, r3
 8003076:	4610      	mov	r0, r2
 8003078:	f000 f940 	bl	80032fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
	...

080030d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d001      	beq.n	80030f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e032      	b.n	8003156 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a18      	ldr	r2, [pc, #96]	@ (8003160 <HAL_TIM_Base_Start+0x88>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d00e      	beq.n	8003120 <HAL_TIM_Base_Start+0x48>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800310a:	d009      	beq.n	8003120 <HAL_TIM_Base_Start+0x48>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a14      	ldr	r2, [pc, #80]	@ (8003164 <HAL_TIM_Base_Start+0x8c>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d004      	beq.n	8003120 <HAL_TIM_Base_Start+0x48>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a13      	ldr	r2, [pc, #76]	@ (8003168 <HAL_TIM_Base_Start+0x90>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d111      	bne.n	8003144 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f003 0307 	and.w	r3, r3, #7
 800312a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2b06      	cmp	r3, #6
 8003130:	d010      	beq.n	8003154 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f042 0201 	orr.w	r2, r2, #1
 8003140:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003142:	e007      	b.n	8003154 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f042 0201 	orr.w	r2, r2, #1
 8003152:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	bc80      	pop	{r7}
 800315e:	4770      	bx	lr
 8003160:	40012c00 	.word	0x40012c00
 8003164:	40000400 	.word	0x40000400
 8003168:	40000800 	.word	0x40000800

0800316c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003176:	2300      	movs	r3, #0
 8003178:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003180:	2b01      	cmp	r3, #1
 8003182:	d101      	bne.n	8003188 <HAL_TIM_ConfigClockSource+0x1c>
 8003184:	2302      	movs	r3, #2
 8003186:	e0b4      	b.n	80032f2 <HAL_TIM_ConfigClockSource+0x186>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2202      	movs	r2, #2
 8003194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80031a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68ba      	ldr	r2, [r7, #8]
 80031b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031c0:	d03e      	beq.n	8003240 <HAL_TIM_ConfigClockSource+0xd4>
 80031c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031c6:	f200 8087 	bhi.w	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031ce:	f000 8086 	beq.w	80032de <HAL_TIM_ConfigClockSource+0x172>
 80031d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031d6:	d87f      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031d8:	2b70      	cmp	r3, #112	@ 0x70
 80031da:	d01a      	beq.n	8003212 <HAL_TIM_ConfigClockSource+0xa6>
 80031dc:	2b70      	cmp	r3, #112	@ 0x70
 80031de:	d87b      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031e0:	2b60      	cmp	r3, #96	@ 0x60
 80031e2:	d050      	beq.n	8003286 <HAL_TIM_ConfigClockSource+0x11a>
 80031e4:	2b60      	cmp	r3, #96	@ 0x60
 80031e6:	d877      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031e8:	2b50      	cmp	r3, #80	@ 0x50
 80031ea:	d03c      	beq.n	8003266 <HAL_TIM_ConfigClockSource+0xfa>
 80031ec:	2b50      	cmp	r3, #80	@ 0x50
 80031ee:	d873      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031f0:	2b40      	cmp	r3, #64	@ 0x40
 80031f2:	d058      	beq.n	80032a6 <HAL_TIM_ConfigClockSource+0x13a>
 80031f4:	2b40      	cmp	r3, #64	@ 0x40
 80031f6:	d86f      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031f8:	2b30      	cmp	r3, #48	@ 0x30
 80031fa:	d064      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x15a>
 80031fc:	2b30      	cmp	r3, #48	@ 0x30
 80031fe:	d86b      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003200:	2b20      	cmp	r3, #32
 8003202:	d060      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003204:	2b20      	cmp	r3, #32
 8003206:	d867      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003208:	2b00      	cmp	r3, #0
 800320a:	d05c      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x15a>
 800320c:	2b10      	cmp	r3, #16
 800320e:	d05a      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003210:	e062      	b.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003222:	f000 f944 	bl	80034ae <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003234:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	609a      	str	r2, [r3, #8]
      break;
 800323e:	e04f      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003250:	f000 f92d 	bl	80034ae <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003262:	609a      	str	r2, [r3, #8]
      break;
 8003264:	e03c      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003272:	461a      	mov	r2, r3
 8003274:	f000 f8a4 	bl	80033c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2150      	movs	r1, #80	@ 0x50
 800327e:	4618      	mov	r0, r3
 8003280:	f000 f8fb 	bl	800347a <TIM_ITRx_SetConfig>
      break;
 8003284:	e02c      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003292:	461a      	mov	r2, r3
 8003294:	f000 f8c2 	bl	800341c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2160      	movs	r1, #96	@ 0x60
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 f8eb 	bl	800347a <TIM_ITRx_SetConfig>
      break;
 80032a4:	e01c      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032b2:	461a      	mov	r2, r3
 80032b4:	f000 f884 	bl	80033c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2140      	movs	r1, #64	@ 0x40
 80032be:	4618      	mov	r0, r3
 80032c0:	f000 f8db 	bl	800347a <TIM_ITRx_SetConfig>
      break;
 80032c4:	e00c      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4619      	mov	r1, r3
 80032d0:	4610      	mov	r0, r2
 80032d2:	f000 f8d2 	bl	800347a <TIM_ITRx_SetConfig>
      break;
 80032d6:	e003      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	73fb      	strb	r3, [r7, #15]
      break;
 80032dc:	e000      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80032de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
	...

080032fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a29      	ldr	r2, [pc, #164]	@ (80033b4 <TIM_Base_SetConfig+0xb8>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d00b      	beq.n	800332c <TIM_Base_SetConfig+0x30>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800331a:	d007      	beq.n	800332c <TIM_Base_SetConfig+0x30>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a26      	ldr	r2, [pc, #152]	@ (80033b8 <TIM_Base_SetConfig+0xbc>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d003      	beq.n	800332c <TIM_Base_SetConfig+0x30>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a25      	ldr	r2, [pc, #148]	@ (80033bc <TIM_Base_SetConfig+0xc0>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d108      	bne.n	800333e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003332:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	4313      	orrs	r3, r2
 800333c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a1c      	ldr	r2, [pc, #112]	@ (80033b4 <TIM_Base_SetConfig+0xb8>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d00b      	beq.n	800335e <TIM_Base_SetConfig+0x62>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800334c:	d007      	beq.n	800335e <TIM_Base_SetConfig+0x62>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4a19      	ldr	r2, [pc, #100]	@ (80033b8 <TIM_Base_SetConfig+0xbc>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d003      	beq.n	800335e <TIM_Base_SetConfig+0x62>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a18      	ldr	r2, [pc, #96]	@ (80033bc <TIM_Base_SetConfig+0xc0>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d108      	bne.n	8003370 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003364:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	4313      	orrs	r3, r2
 800336e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	4313      	orrs	r3, r2
 800337c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	689a      	ldr	r2, [r3, #8]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a07      	ldr	r2, [pc, #28]	@ (80033b4 <TIM_Base_SetConfig+0xb8>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d103      	bne.n	80033a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	691a      	ldr	r2, [r3, #16]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	615a      	str	r2, [r3, #20]
}
 80033aa:	bf00      	nop
 80033ac:	3714      	adds	r7, #20
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bc80      	pop	{r7}
 80033b2:	4770      	bx	lr
 80033b4:	40012c00 	.word	0x40012c00
 80033b8:	40000400 	.word	0x40000400
 80033bc:	40000800 	.word	0x40000800

080033c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b087      	sub	sp, #28
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a1b      	ldr	r3, [r3, #32]
 80033d6:	f023 0201 	bic.w	r2, r3, #1
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	011b      	lsls	r3, r3, #4
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	f023 030a 	bic.w	r3, r3, #10
 80033fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	4313      	orrs	r3, r2
 8003404:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	621a      	str	r2, [r3, #32]
}
 8003412:	bf00      	nop
 8003414:	371c      	adds	r7, #28
 8003416:	46bd      	mov	sp, r7
 8003418:	bc80      	pop	{r7}
 800341a:	4770      	bx	lr

0800341c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800341c:	b480      	push	{r7}
 800341e:	b087      	sub	sp, #28
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	f023 0210 	bic.w	r2, r3, #16
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003446:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	031b      	lsls	r3, r3, #12
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	4313      	orrs	r3, r2
 8003450:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003458:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	4313      	orrs	r3, r2
 8003462:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	621a      	str	r2, [r3, #32]
}
 8003470:	bf00      	nop
 8003472:	371c      	adds	r7, #28
 8003474:	46bd      	mov	sp, r7
 8003476:	bc80      	pop	{r7}
 8003478:	4770      	bx	lr

0800347a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800347a:	b480      	push	{r7}
 800347c:	b085      	sub	sp, #20
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
 8003482:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003490:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003492:	683a      	ldr	r2, [r7, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4313      	orrs	r3, r2
 8003498:	f043 0307 	orr.w	r3, r3, #7
 800349c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	609a      	str	r2, [r3, #8]
}
 80034a4:	bf00      	nop
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bc80      	pop	{r7}
 80034ac:	4770      	bx	lr

080034ae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b087      	sub	sp, #28
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	60f8      	str	r0, [r7, #12]
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	607a      	str	r2, [r7, #4]
 80034ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80034c8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	021a      	lsls	r2, r3, #8
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	431a      	orrs	r2, r3
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	4313      	orrs	r3, r2
 80034da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	609a      	str	r2, [r3, #8]
}
 80034e2:	bf00      	nop
 80034e4:	371c      	adds	r7, #28
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr

080034ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d101      	bne.n	8003504 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003500:	2302      	movs	r3, #2
 8003502:	e046      	b.n	8003592 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2202      	movs	r2, #2
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800352a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68fa      	ldr	r2, [r7, #12]
 8003532:	4313      	orrs	r3, r2
 8003534:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a16      	ldr	r2, [pc, #88]	@ (800359c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d00e      	beq.n	8003566 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003550:	d009      	beq.n	8003566 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a12      	ldr	r2, [pc, #72]	@ (80035a0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d004      	beq.n	8003566 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a10      	ldr	r2, [pc, #64]	@ (80035a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d10c      	bne.n	8003580 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800356c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	68ba      	ldr	r2, [r7, #8]
 8003574:	4313      	orrs	r3, r2
 8003576:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	68ba      	ldr	r2, [r7, #8]
 800357e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	bc80      	pop	{r7}
 800359a:	4770      	bx	lr
 800359c:	40012c00 	.word	0x40012c00
 80035a0:	40000400 	.word	0x40000400
 80035a4:	40000800 	.word	0x40000800

080035a8 <__cvt>:
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035ae:	461d      	mov	r5, r3
 80035b0:	bfbb      	ittet	lt
 80035b2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80035b6:	461d      	movlt	r5, r3
 80035b8:	2300      	movge	r3, #0
 80035ba:	232d      	movlt	r3, #45	@ 0x2d
 80035bc:	b088      	sub	sp, #32
 80035be:	4614      	mov	r4, r2
 80035c0:	bfb8      	it	lt
 80035c2:	4614      	movlt	r4, r2
 80035c4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80035c6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80035c8:	7013      	strb	r3, [r2, #0]
 80035ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80035cc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80035d0:	f023 0820 	bic.w	r8, r3, #32
 80035d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80035d8:	d005      	beq.n	80035e6 <__cvt+0x3e>
 80035da:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80035de:	d100      	bne.n	80035e2 <__cvt+0x3a>
 80035e0:	3601      	adds	r6, #1
 80035e2:	2302      	movs	r3, #2
 80035e4:	e000      	b.n	80035e8 <__cvt+0x40>
 80035e6:	2303      	movs	r3, #3
 80035e8:	aa07      	add	r2, sp, #28
 80035ea:	9204      	str	r2, [sp, #16]
 80035ec:	aa06      	add	r2, sp, #24
 80035ee:	e9cd a202 	strd	sl, r2, [sp, #8]
 80035f2:	e9cd 3600 	strd	r3, r6, [sp]
 80035f6:	4622      	mov	r2, r4
 80035f8:	462b      	mov	r3, r5
 80035fa:	f000 fe6d 	bl	80042d8 <_dtoa_r>
 80035fe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003602:	4607      	mov	r7, r0
 8003604:	d119      	bne.n	800363a <__cvt+0x92>
 8003606:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003608:	07db      	lsls	r3, r3, #31
 800360a:	d50e      	bpl.n	800362a <__cvt+0x82>
 800360c:	eb00 0906 	add.w	r9, r0, r6
 8003610:	2200      	movs	r2, #0
 8003612:	2300      	movs	r3, #0
 8003614:	4620      	mov	r0, r4
 8003616:	4629      	mov	r1, r5
 8003618:	f7fd f9c6 	bl	80009a8 <__aeabi_dcmpeq>
 800361c:	b108      	cbz	r0, 8003622 <__cvt+0x7a>
 800361e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003622:	2230      	movs	r2, #48	@ 0x30
 8003624:	9b07      	ldr	r3, [sp, #28]
 8003626:	454b      	cmp	r3, r9
 8003628:	d31e      	bcc.n	8003668 <__cvt+0xc0>
 800362a:	4638      	mov	r0, r7
 800362c:	9b07      	ldr	r3, [sp, #28]
 800362e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003630:	1bdb      	subs	r3, r3, r7
 8003632:	6013      	str	r3, [r2, #0]
 8003634:	b008      	add	sp, #32
 8003636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800363a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800363e:	eb00 0906 	add.w	r9, r0, r6
 8003642:	d1e5      	bne.n	8003610 <__cvt+0x68>
 8003644:	7803      	ldrb	r3, [r0, #0]
 8003646:	2b30      	cmp	r3, #48	@ 0x30
 8003648:	d10a      	bne.n	8003660 <__cvt+0xb8>
 800364a:	2200      	movs	r2, #0
 800364c:	2300      	movs	r3, #0
 800364e:	4620      	mov	r0, r4
 8003650:	4629      	mov	r1, r5
 8003652:	f7fd f9a9 	bl	80009a8 <__aeabi_dcmpeq>
 8003656:	b918      	cbnz	r0, 8003660 <__cvt+0xb8>
 8003658:	f1c6 0601 	rsb	r6, r6, #1
 800365c:	f8ca 6000 	str.w	r6, [sl]
 8003660:	f8da 3000 	ldr.w	r3, [sl]
 8003664:	4499      	add	r9, r3
 8003666:	e7d3      	b.n	8003610 <__cvt+0x68>
 8003668:	1c59      	adds	r1, r3, #1
 800366a:	9107      	str	r1, [sp, #28]
 800366c:	701a      	strb	r2, [r3, #0]
 800366e:	e7d9      	b.n	8003624 <__cvt+0x7c>

08003670 <__exponent>:
 8003670:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003672:	2900      	cmp	r1, #0
 8003674:	bfb6      	itet	lt
 8003676:	232d      	movlt	r3, #45	@ 0x2d
 8003678:	232b      	movge	r3, #43	@ 0x2b
 800367a:	4249      	neglt	r1, r1
 800367c:	2909      	cmp	r1, #9
 800367e:	7002      	strb	r2, [r0, #0]
 8003680:	7043      	strb	r3, [r0, #1]
 8003682:	dd29      	ble.n	80036d8 <__exponent+0x68>
 8003684:	f10d 0307 	add.w	r3, sp, #7
 8003688:	461d      	mov	r5, r3
 800368a:	270a      	movs	r7, #10
 800368c:	fbb1 f6f7 	udiv	r6, r1, r7
 8003690:	461a      	mov	r2, r3
 8003692:	fb07 1416 	mls	r4, r7, r6, r1
 8003696:	3430      	adds	r4, #48	@ 0x30
 8003698:	f802 4c01 	strb.w	r4, [r2, #-1]
 800369c:	460c      	mov	r4, r1
 800369e:	2c63      	cmp	r4, #99	@ 0x63
 80036a0:	4631      	mov	r1, r6
 80036a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80036a6:	dcf1      	bgt.n	800368c <__exponent+0x1c>
 80036a8:	3130      	adds	r1, #48	@ 0x30
 80036aa:	1e94      	subs	r4, r2, #2
 80036ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 80036b0:	4623      	mov	r3, r4
 80036b2:	1c41      	adds	r1, r0, #1
 80036b4:	42ab      	cmp	r3, r5
 80036b6:	d30a      	bcc.n	80036ce <__exponent+0x5e>
 80036b8:	f10d 0309 	add.w	r3, sp, #9
 80036bc:	1a9b      	subs	r3, r3, r2
 80036be:	42ac      	cmp	r4, r5
 80036c0:	bf88      	it	hi
 80036c2:	2300      	movhi	r3, #0
 80036c4:	3302      	adds	r3, #2
 80036c6:	4403      	add	r3, r0
 80036c8:	1a18      	subs	r0, r3, r0
 80036ca:	b003      	add	sp, #12
 80036cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036ce:	f813 6b01 	ldrb.w	r6, [r3], #1
 80036d2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80036d6:	e7ed      	b.n	80036b4 <__exponent+0x44>
 80036d8:	2330      	movs	r3, #48	@ 0x30
 80036da:	3130      	adds	r1, #48	@ 0x30
 80036dc:	7083      	strb	r3, [r0, #2]
 80036de:	70c1      	strb	r1, [r0, #3]
 80036e0:	1d03      	adds	r3, r0, #4
 80036e2:	e7f1      	b.n	80036c8 <__exponent+0x58>

080036e4 <_printf_float>:
 80036e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036e8:	b091      	sub	sp, #68	@ 0x44
 80036ea:	460c      	mov	r4, r1
 80036ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80036f0:	4616      	mov	r6, r2
 80036f2:	461f      	mov	r7, r3
 80036f4:	4605      	mov	r5, r0
 80036f6:	f000 fce1 	bl	80040bc <_localeconv_r>
 80036fa:	6803      	ldr	r3, [r0, #0]
 80036fc:	4618      	mov	r0, r3
 80036fe:	9308      	str	r3, [sp, #32]
 8003700:	f7fc fd26 	bl	8000150 <strlen>
 8003704:	2300      	movs	r3, #0
 8003706:	930e      	str	r3, [sp, #56]	@ 0x38
 8003708:	f8d8 3000 	ldr.w	r3, [r8]
 800370c:	9009      	str	r0, [sp, #36]	@ 0x24
 800370e:	3307      	adds	r3, #7
 8003710:	f023 0307 	bic.w	r3, r3, #7
 8003714:	f103 0208 	add.w	r2, r3, #8
 8003718:	f894 a018 	ldrb.w	sl, [r4, #24]
 800371c:	f8d4 b000 	ldr.w	fp, [r4]
 8003720:	f8c8 2000 	str.w	r2, [r8]
 8003724:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003728:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800372c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800372e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003732:	f04f 32ff 	mov.w	r2, #4294967295
 8003736:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800373a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800373e:	4b9c      	ldr	r3, [pc, #624]	@ (80039b0 <_printf_float+0x2cc>)
 8003740:	f7fd f964 	bl	8000a0c <__aeabi_dcmpun>
 8003744:	bb70      	cbnz	r0, 80037a4 <_printf_float+0xc0>
 8003746:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800374a:	f04f 32ff 	mov.w	r2, #4294967295
 800374e:	4b98      	ldr	r3, [pc, #608]	@ (80039b0 <_printf_float+0x2cc>)
 8003750:	f7fd f93e 	bl	80009d0 <__aeabi_dcmple>
 8003754:	bb30      	cbnz	r0, 80037a4 <_printf_float+0xc0>
 8003756:	2200      	movs	r2, #0
 8003758:	2300      	movs	r3, #0
 800375a:	4640      	mov	r0, r8
 800375c:	4649      	mov	r1, r9
 800375e:	f7fd f92d 	bl	80009bc <__aeabi_dcmplt>
 8003762:	b110      	cbz	r0, 800376a <_printf_float+0x86>
 8003764:	232d      	movs	r3, #45	@ 0x2d
 8003766:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800376a:	4a92      	ldr	r2, [pc, #584]	@ (80039b4 <_printf_float+0x2d0>)
 800376c:	4b92      	ldr	r3, [pc, #584]	@ (80039b8 <_printf_float+0x2d4>)
 800376e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003772:	bf94      	ite	ls
 8003774:	4690      	movls	r8, r2
 8003776:	4698      	movhi	r8, r3
 8003778:	2303      	movs	r3, #3
 800377a:	f04f 0900 	mov.w	r9, #0
 800377e:	6123      	str	r3, [r4, #16]
 8003780:	f02b 0304 	bic.w	r3, fp, #4
 8003784:	6023      	str	r3, [r4, #0]
 8003786:	4633      	mov	r3, r6
 8003788:	4621      	mov	r1, r4
 800378a:	4628      	mov	r0, r5
 800378c:	9700      	str	r7, [sp, #0]
 800378e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003790:	f000 f9d4 	bl	8003b3c <_printf_common>
 8003794:	3001      	adds	r0, #1
 8003796:	f040 8090 	bne.w	80038ba <_printf_float+0x1d6>
 800379a:	f04f 30ff 	mov.w	r0, #4294967295
 800379e:	b011      	add	sp, #68	@ 0x44
 80037a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037a4:	4642      	mov	r2, r8
 80037a6:	464b      	mov	r3, r9
 80037a8:	4640      	mov	r0, r8
 80037aa:	4649      	mov	r1, r9
 80037ac:	f7fd f92e 	bl	8000a0c <__aeabi_dcmpun>
 80037b0:	b148      	cbz	r0, 80037c6 <_printf_float+0xe2>
 80037b2:	464b      	mov	r3, r9
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	bfb8      	it	lt
 80037b8:	232d      	movlt	r3, #45	@ 0x2d
 80037ba:	4a80      	ldr	r2, [pc, #512]	@ (80039bc <_printf_float+0x2d8>)
 80037bc:	bfb8      	it	lt
 80037be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80037c2:	4b7f      	ldr	r3, [pc, #508]	@ (80039c0 <_printf_float+0x2dc>)
 80037c4:	e7d3      	b.n	800376e <_printf_float+0x8a>
 80037c6:	6863      	ldr	r3, [r4, #4]
 80037c8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	d13f      	bne.n	8003850 <_printf_float+0x16c>
 80037d0:	2306      	movs	r3, #6
 80037d2:	6063      	str	r3, [r4, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80037da:	6023      	str	r3, [r4, #0]
 80037dc:	9206      	str	r2, [sp, #24]
 80037de:	aa0e      	add	r2, sp, #56	@ 0x38
 80037e0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80037e4:	aa0d      	add	r2, sp, #52	@ 0x34
 80037e6:	9203      	str	r2, [sp, #12]
 80037e8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80037ec:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80037f0:	6863      	ldr	r3, [r4, #4]
 80037f2:	4642      	mov	r2, r8
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	4628      	mov	r0, r5
 80037f8:	464b      	mov	r3, r9
 80037fa:	910a      	str	r1, [sp, #40]	@ 0x28
 80037fc:	f7ff fed4 	bl	80035a8 <__cvt>
 8003800:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003802:	4680      	mov	r8, r0
 8003804:	2947      	cmp	r1, #71	@ 0x47
 8003806:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003808:	d128      	bne.n	800385c <_printf_float+0x178>
 800380a:	1cc8      	adds	r0, r1, #3
 800380c:	db02      	blt.n	8003814 <_printf_float+0x130>
 800380e:	6863      	ldr	r3, [r4, #4]
 8003810:	4299      	cmp	r1, r3
 8003812:	dd40      	ble.n	8003896 <_printf_float+0x1b2>
 8003814:	f1aa 0a02 	sub.w	sl, sl, #2
 8003818:	fa5f fa8a 	uxtb.w	sl, sl
 800381c:	4652      	mov	r2, sl
 800381e:	3901      	subs	r1, #1
 8003820:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003824:	910d      	str	r1, [sp, #52]	@ 0x34
 8003826:	f7ff ff23 	bl	8003670 <__exponent>
 800382a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800382c:	4681      	mov	r9, r0
 800382e:	1813      	adds	r3, r2, r0
 8003830:	2a01      	cmp	r2, #1
 8003832:	6123      	str	r3, [r4, #16]
 8003834:	dc02      	bgt.n	800383c <_printf_float+0x158>
 8003836:	6822      	ldr	r2, [r4, #0]
 8003838:	07d2      	lsls	r2, r2, #31
 800383a:	d501      	bpl.n	8003840 <_printf_float+0x15c>
 800383c:	3301      	adds	r3, #1
 800383e:	6123      	str	r3, [r4, #16]
 8003840:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003844:	2b00      	cmp	r3, #0
 8003846:	d09e      	beq.n	8003786 <_printf_float+0xa2>
 8003848:	232d      	movs	r3, #45	@ 0x2d
 800384a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800384e:	e79a      	b.n	8003786 <_printf_float+0xa2>
 8003850:	2947      	cmp	r1, #71	@ 0x47
 8003852:	d1bf      	bne.n	80037d4 <_printf_float+0xf0>
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1bd      	bne.n	80037d4 <_printf_float+0xf0>
 8003858:	2301      	movs	r3, #1
 800385a:	e7ba      	b.n	80037d2 <_printf_float+0xee>
 800385c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003860:	d9dc      	bls.n	800381c <_printf_float+0x138>
 8003862:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003866:	d118      	bne.n	800389a <_printf_float+0x1b6>
 8003868:	2900      	cmp	r1, #0
 800386a:	6863      	ldr	r3, [r4, #4]
 800386c:	dd0b      	ble.n	8003886 <_printf_float+0x1a2>
 800386e:	6121      	str	r1, [r4, #16]
 8003870:	b913      	cbnz	r3, 8003878 <_printf_float+0x194>
 8003872:	6822      	ldr	r2, [r4, #0]
 8003874:	07d0      	lsls	r0, r2, #31
 8003876:	d502      	bpl.n	800387e <_printf_float+0x19a>
 8003878:	3301      	adds	r3, #1
 800387a:	440b      	add	r3, r1
 800387c:	6123      	str	r3, [r4, #16]
 800387e:	f04f 0900 	mov.w	r9, #0
 8003882:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003884:	e7dc      	b.n	8003840 <_printf_float+0x15c>
 8003886:	b913      	cbnz	r3, 800388e <_printf_float+0x1aa>
 8003888:	6822      	ldr	r2, [r4, #0]
 800388a:	07d2      	lsls	r2, r2, #31
 800388c:	d501      	bpl.n	8003892 <_printf_float+0x1ae>
 800388e:	3302      	adds	r3, #2
 8003890:	e7f4      	b.n	800387c <_printf_float+0x198>
 8003892:	2301      	movs	r3, #1
 8003894:	e7f2      	b.n	800387c <_printf_float+0x198>
 8003896:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800389a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800389c:	4299      	cmp	r1, r3
 800389e:	db05      	blt.n	80038ac <_printf_float+0x1c8>
 80038a0:	6823      	ldr	r3, [r4, #0]
 80038a2:	6121      	str	r1, [r4, #16]
 80038a4:	07d8      	lsls	r0, r3, #31
 80038a6:	d5ea      	bpl.n	800387e <_printf_float+0x19a>
 80038a8:	1c4b      	adds	r3, r1, #1
 80038aa:	e7e7      	b.n	800387c <_printf_float+0x198>
 80038ac:	2900      	cmp	r1, #0
 80038ae:	bfcc      	ite	gt
 80038b0:	2201      	movgt	r2, #1
 80038b2:	f1c1 0202 	rsble	r2, r1, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	e7e0      	b.n	800387c <_printf_float+0x198>
 80038ba:	6823      	ldr	r3, [r4, #0]
 80038bc:	055a      	lsls	r2, r3, #21
 80038be:	d407      	bmi.n	80038d0 <_printf_float+0x1ec>
 80038c0:	6923      	ldr	r3, [r4, #16]
 80038c2:	4642      	mov	r2, r8
 80038c4:	4631      	mov	r1, r6
 80038c6:	4628      	mov	r0, r5
 80038c8:	47b8      	blx	r7
 80038ca:	3001      	adds	r0, #1
 80038cc:	d12b      	bne.n	8003926 <_printf_float+0x242>
 80038ce:	e764      	b.n	800379a <_printf_float+0xb6>
 80038d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80038d4:	f240 80dc 	bls.w	8003a90 <_printf_float+0x3ac>
 80038d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80038dc:	2200      	movs	r2, #0
 80038de:	2300      	movs	r3, #0
 80038e0:	f7fd f862 	bl	80009a8 <__aeabi_dcmpeq>
 80038e4:	2800      	cmp	r0, #0
 80038e6:	d033      	beq.n	8003950 <_printf_float+0x26c>
 80038e8:	2301      	movs	r3, #1
 80038ea:	4631      	mov	r1, r6
 80038ec:	4628      	mov	r0, r5
 80038ee:	4a35      	ldr	r2, [pc, #212]	@ (80039c4 <_printf_float+0x2e0>)
 80038f0:	47b8      	blx	r7
 80038f2:	3001      	adds	r0, #1
 80038f4:	f43f af51 	beq.w	800379a <_printf_float+0xb6>
 80038f8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80038fc:	4543      	cmp	r3, r8
 80038fe:	db02      	blt.n	8003906 <_printf_float+0x222>
 8003900:	6823      	ldr	r3, [r4, #0]
 8003902:	07d8      	lsls	r0, r3, #31
 8003904:	d50f      	bpl.n	8003926 <_printf_float+0x242>
 8003906:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800390a:	4631      	mov	r1, r6
 800390c:	4628      	mov	r0, r5
 800390e:	47b8      	blx	r7
 8003910:	3001      	adds	r0, #1
 8003912:	f43f af42 	beq.w	800379a <_printf_float+0xb6>
 8003916:	f04f 0900 	mov.w	r9, #0
 800391a:	f108 38ff 	add.w	r8, r8, #4294967295
 800391e:	f104 0a1a 	add.w	sl, r4, #26
 8003922:	45c8      	cmp	r8, r9
 8003924:	dc09      	bgt.n	800393a <_printf_float+0x256>
 8003926:	6823      	ldr	r3, [r4, #0]
 8003928:	079b      	lsls	r3, r3, #30
 800392a:	f100 8102 	bmi.w	8003b32 <_printf_float+0x44e>
 800392e:	68e0      	ldr	r0, [r4, #12]
 8003930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003932:	4298      	cmp	r0, r3
 8003934:	bfb8      	it	lt
 8003936:	4618      	movlt	r0, r3
 8003938:	e731      	b.n	800379e <_printf_float+0xba>
 800393a:	2301      	movs	r3, #1
 800393c:	4652      	mov	r2, sl
 800393e:	4631      	mov	r1, r6
 8003940:	4628      	mov	r0, r5
 8003942:	47b8      	blx	r7
 8003944:	3001      	adds	r0, #1
 8003946:	f43f af28 	beq.w	800379a <_printf_float+0xb6>
 800394a:	f109 0901 	add.w	r9, r9, #1
 800394e:	e7e8      	b.n	8003922 <_printf_float+0x23e>
 8003950:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003952:	2b00      	cmp	r3, #0
 8003954:	dc38      	bgt.n	80039c8 <_printf_float+0x2e4>
 8003956:	2301      	movs	r3, #1
 8003958:	4631      	mov	r1, r6
 800395a:	4628      	mov	r0, r5
 800395c:	4a19      	ldr	r2, [pc, #100]	@ (80039c4 <_printf_float+0x2e0>)
 800395e:	47b8      	blx	r7
 8003960:	3001      	adds	r0, #1
 8003962:	f43f af1a 	beq.w	800379a <_printf_float+0xb6>
 8003966:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800396a:	ea59 0303 	orrs.w	r3, r9, r3
 800396e:	d102      	bne.n	8003976 <_printf_float+0x292>
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	07d9      	lsls	r1, r3, #31
 8003974:	d5d7      	bpl.n	8003926 <_printf_float+0x242>
 8003976:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800397a:	4631      	mov	r1, r6
 800397c:	4628      	mov	r0, r5
 800397e:	47b8      	blx	r7
 8003980:	3001      	adds	r0, #1
 8003982:	f43f af0a 	beq.w	800379a <_printf_float+0xb6>
 8003986:	f04f 0a00 	mov.w	sl, #0
 800398a:	f104 0b1a 	add.w	fp, r4, #26
 800398e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003990:	425b      	negs	r3, r3
 8003992:	4553      	cmp	r3, sl
 8003994:	dc01      	bgt.n	800399a <_printf_float+0x2b6>
 8003996:	464b      	mov	r3, r9
 8003998:	e793      	b.n	80038c2 <_printf_float+0x1de>
 800399a:	2301      	movs	r3, #1
 800399c:	465a      	mov	r2, fp
 800399e:	4631      	mov	r1, r6
 80039a0:	4628      	mov	r0, r5
 80039a2:	47b8      	blx	r7
 80039a4:	3001      	adds	r0, #1
 80039a6:	f43f aef8 	beq.w	800379a <_printf_float+0xb6>
 80039aa:	f10a 0a01 	add.w	sl, sl, #1
 80039ae:	e7ee      	b.n	800398e <_printf_float+0x2aa>
 80039b0:	7fefffff 	.word	0x7fefffff
 80039b4:	080062aa 	.word	0x080062aa
 80039b8:	080062ae 	.word	0x080062ae
 80039bc:	080062b2 	.word	0x080062b2
 80039c0:	080062b6 	.word	0x080062b6
 80039c4:	080062ba 	.word	0x080062ba
 80039c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80039ca:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80039ce:	4553      	cmp	r3, sl
 80039d0:	bfa8      	it	ge
 80039d2:	4653      	movge	r3, sl
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	4699      	mov	r9, r3
 80039d8:	dc36      	bgt.n	8003a48 <_printf_float+0x364>
 80039da:	f04f 0b00 	mov.w	fp, #0
 80039de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039e2:	f104 021a 	add.w	r2, r4, #26
 80039e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80039e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80039ea:	eba3 0309 	sub.w	r3, r3, r9
 80039ee:	455b      	cmp	r3, fp
 80039f0:	dc31      	bgt.n	8003a56 <_printf_float+0x372>
 80039f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039f4:	459a      	cmp	sl, r3
 80039f6:	dc3a      	bgt.n	8003a6e <_printf_float+0x38a>
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	07da      	lsls	r2, r3, #31
 80039fc:	d437      	bmi.n	8003a6e <_printf_float+0x38a>
 80039fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a00:	ebaa 0903 	sub.w	r9, sl, r3
 8003a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003a06:	ebaa 0303 	sub.w	r3, sl, r3
 8003a0a:	4599      	cmp	r9, r3
 8003a0c:	bfa8      	it	ge
 8003a0e:	4699      	movge	r9, r3
 8003a10:	f1b9 0f00 	cmp.w	r9, #0
 8003a14:	dc33      	bgt.n	8003a7e <_printf_float+0x39a>
 8003a16:	f04f 0800 	mov.w	r8, #0
 8003a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a1e:	f104 0b1a 	add.w	fp, r4, #26
 8003a22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a24:	ebaa 0303 	sub.w	r3, sl, r3
 8003a28:	eba3 0309 	sub.w	r3, r3, r9
 8003a2c:	4543      	cmp	r3, r8
 8003a2e:	f77f af7a 	ble.w	8003926 <_printf_float+0x242>
 8003a32:	2301      	movs	r3, #1
 8003a34:	465a      	mov	r2, fp
 8003a36:	4631      	mov	r1, r6
 8003a38:	4628      	mov	r0, r5
 8003a3a:	47b8      	blx	r7
 8003a3c:	3001      	adds	r0, #1
 8003a3e:	f43f aeac 	beq.w	800379a <_printf_float+0xb6>
 8003a42:	f108 0801 	add.w	r8, r8, #1
 8003a46:	e7ec      	b.n	8003a22 <_printf_float+0x33e>
 8003a48:	4642      	mov	r2, r8
 8003a4a:	4631      	mov	r1, r6
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	47b8      	blx	r7
 8003a50:	3001      	adds	r0, #1
 8003a52:	d1c2      	bne.n	80039da <_printf_float+0x2f6>
 8003a54:	e6a1      	b.n	800379a <_printf_float+0xb6>
 8003a56:	2301      	movs	r3, #1
 8003a58:	4631      	mov	r1, r6
 8003a5a:	4628      	mov	r0, r5
 8003a5c:	920a      	str	r2, [sp, #40]	@ 0x28
 8003a5e:	47b8      	blx	r7
 8003a60:	3001      	adds	r0, #1
 8003a62:	f43f ae9a 	beq.w	800379a <_printf_float+0xb6>
 8003a66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003a68:	f10b 0b01 	add.w	fp, fp, #1
 8003a6c:	e7bb      	b.n	80039e6 <_printf_float+0x302>
 8003a6e:	4631      	mov	r1, r6
 8003a70:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003a74:	4628      	mov	r0, r5
 8003a76:	47b8      	blx	r7
 8003a78:	3001      	adds	r0, #1
 8003a7a:	d1c0      	bne.n	80039fe <_printf_float+0x31a>
 8003a7c:	e68d      	b.n	800379a <_printf_float+0xb6>
 8003a7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003a80:	464b      	mov	r3, r9
 8003a82:	4631      	mov	r1, r6
 8003a84:	4628      	mov	r0, r5
 8003a86:	4442      	add	r2, r8
 8003a88:	47b8      	blx	r7
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d1c3      	bne.n	8003a16 <_printf_float+0x332>
 8003a8e:	e684      	b.n	800379a <_printf_float+0xb6>
 8003a90:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003a94:	f1ba 0f01 	cmp.w	sl, #1
 8003a98:	dc01      	bgt.n	8003a9e <_printf_float+0x3ba>
 8003a9a:	07db      	lsls	r3, r3, #31
 8003a9c:	d536      	bpl.n	8003b0c <_printf_float+0x428>
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	4642      	mov	r2, r8
 8003aa2:	4631      	mov	r1, r6
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	47b8      	blx	r7
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	f43f ae76 	beq.w	800379a <_printf_float+0xb6>
 8003aae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003ab2:	4631      	mov	r1, r6
 8003ab4:	4628      	mov	r0, r5
 8003ab6:	47b8      	blx	r7
 8003ab8:	3001      	adds	r0, #1
 8003aba:	f43f ae6e 	beq.w	800379a <_printf_float+0xb6>
 8003abe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003aca:	f7fc ff6d 	bl	80009a8 <__aeabi_dcmpeq>
 8003ace:	b9c0      	cbnz	r0, 8003b02 <_printf_float+0x41e>
 8003ad0:	4653      	mov	r3, sl
 8003ad2:	f108 0201 	add.w	r2, r8, #1
 8003ad6:	4631      	mov	r1, r6
 8003ad8:	4628      	mov	r0, r5
 8003ada:	47b8      	blx	r7
 8003adc:	3001      	adds	r0, #1
 8003ade:	d10c      	bne.n	8003afa <_printf_float+0x416>
 8003ae0:	e65b      	b.n	800379a <_printf_float+0xb6>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	465a      	mov	r2, fp
 8003ae6:	4631      	mov	r1, r6
 8003ae8:	4628      	mov	r0, r5
 8003aea:	47b8      	blx	r7
 8003aec:	3001      	adds	r0, #1
 8003aee:	f43f ae54 	beq.w	800379a <_printf_float+0xb6>
 8003af2:	f108 0801 	add.w	r8, r8, #1
 8003af6:	45d0      	cmp	r8, sl
 8003af8:	dbf3      	blt.n	8003ae2 <_printf_float+0x3fe>
 8003afa:	464b      	mov	r3, r9
 8003afc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003b00:	e6e0      	b.n	80038c4 <_printf_float+0x1e0>
 8003b02:	f04f 0800 	mov.w	r8, #0
 8003b06:	f104 0b1a 	add.w	fp, r4, #26
 8003b0a:	e7f4      	b.n	8003af6 <_printf_float+0x412>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	4642      	mov	r2, r8
 8003b10:	e7e1      	b.n	8003ad6 <_printf_float+0x3f2>
 8003b12:	2301      	movs	r3, #1
 8003b14:	464a      	mov	r2, r9
 8003b16:	4631      	mov	r1, r6
 8003b18:	4628      	mov	r0, r5
 8003b1a:	47b8      	blx	r7
 8003b1c:	3001      	adds	r0, #1
 8003b1e:	f43f ae3c 	beq.w	800379a <_printf_float+0xb6>
 8003b22:	f108 0801 	add.w	r8, r8, #1
 8003b26:	68e3      	ldr	r3, [r4, #12]
 8003b28:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003b2a:	1a5b      	subs	r3, r3, r1
 8003b2c:	4543      	cmp	r3, r8
 8003b2e:	dcf0      	bgt.n	8003b12 <_printf_float+0x42e>
 8003b30:	e6fd      	b.n	800392e <_printf_float+0x24a>
 8003b32:	f04f 0800 	mov.w	r8, #0
 8003b36:	f104 0919 	add.w	r9, r4, #25
 8003b3a:	e7f4      	b.n	8003b26 <_printf_float+0x442>

08003b3c <_printf_common>:
 8003b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b40:	4616      	mov	r6, r2
 8003b42:	4698      	mov	r8, r3
 8003b44:	688a      	ldr	r2, [r1, #8]
 8003b46:	690b      	ldr	r3, [r1, #16]
 8003b48:	4607      	mov	r7, r0
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	bfb8      	it	lt
 8003b4e:	4613      	movlt	r3, r2
 8003b50:	6033      	str	r3, [r6, #0]
 8003b52:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b56:	460c      	mov	r4, r1
 8003b58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b5c:	b10a      	cbz	r2, 8003b62 <_printf_common+0x26>
 8003b5e:	3301      	adds	r3, #1
 8003b60:	6033      	str	r3, [r6, #0]
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	0699      	lsls	r1, r3, #26
 8003b66:	bf42      	ittt	mi
 8003b68:	6833      	ldrmi	r3, [r6, #0]
 8003b6a:	3302      	addmi	r3, #2
 8003b6c:	6033      	strmi	r3, [r6, #0]
 8003b6e:	6825      	ldr	r5, [r4, #0]
 8003b70:	f015 0506 	ands.w	r5, r5, #6
 8003b74:	d106      	bne.n	8003b84 <_printf_common+0x48>
 8003b76:	f104 0a19 	add.w	sl, r4, #25
 8003b7a:	68e3      	ldr	r3, [r4, #12]
 8003b7c:	6832      	ldr	r2, [r6, #0]
 8003b7e:	1a9b      	subs	r3, r3, r2
 8003b80:	42ab      	cmp	r3, r5
 8003b82:	dc2b      	bgt.n	8003bdc <_printf_common+0xa0>
 8003b84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b88:	6822      	ldr	r2, [r4, #0]
 8003b8a:	3b00      	subs	r3, #0
 8003b8c:	bf18      	it	ne
 8003b8e:	2301      	movne	r3, #1
 8003b90:	0692      	lsls	r2, r2, #26
 8003b92:	d430      	bmi.n	8003bf6 <_printf_common+0xba>
 8003b94:	4641      	mov	r1, r8
 8003b96:	4638      	mov	r0, r7
 8003b98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b9c:	47c8      	blx	r9
 8003b9e:	3001      	adds	r0, #1
 8003ba0:	d023      	beq.n	8003bea <_printf_common+0xae>
 8003ba2:	6823      	ldr	r3, [r4, #0]
 8003ba4:	6922      	ldr	r2, [r4, #16]
 8003ba6:	f003 0306 	and.w	r3, r3, #6
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	bf14      	ite	ne
 8003bae:	2500      	movne	r5, #0
 8003bb0:	6833      	ldreq	r3, [r6, #0]
 8003bb2:	f04f 0600 	mov.w	r6, #0
 8003bb6:	bf08      	it	eq
 8003bb8:	68e5      	ldreq	r5, [r4, #12]
 8003bba:	f104 041a 	add.w	r4, r4, #26
 8003bbe:	bf08      	it	eq
 8003bc0:	1aed      	subeq	r5, r5, r3
 8003bc2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003bc6:	bf08      	it	eq
 8003bc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	bfc4      	itt	gt
 8003bd0:	1a9b      	subgt	r3, r3, r2
 8003bd2:	18ed      	addgt	r5, r5, r3
 8003bd4:	42b5      	cmp	r5, r6
 8003bd6:	d11a      	bne.n	8003c0e <_printf_common+0xd2>
 8003bd8:	2000      	movs	r0, #0
 8003bda:	e008      	b.n	8003bee <_printf_common+0xb2>
 8003bdc:	2301      	movs	r3, #1
 8003bde:	4652      	mov	r2, sl
 8003be0:	4641      	mov	r1, r8
 8003be2:	4638      	mov	r0, r7
 8003be4:	47c8      	blx	r9
 8003be6:	3001      	adds	r0, #1
 8003be8:	d103      	bne.n	8003bf2 <_printf_common+0xb6>
 8003bea:	f04f 30ff 	mov.w	r0, #4294967295
 8003bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bf2:	3501      	adds	r5, #1
 8003bf4:	e7c1      	b.n	8003b7a <_printf_common+0x3e>
 8003bf6:	2030      	movs	r0, #48	@ 0x30
 8003bf8:	18e1      	adds	r1, r4, r3
 8003bfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003bfe:	1c5a      	adds	r2, r3, #1
 8003c00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c04:	4422      	add	r2, r4
 8003c06:	3302      	adds	r3, #2
 8003c08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c0c:	e7c2      	b.n	8003b94 <_printf_common+0x58>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	4622      	mov	r2, r4
 8003c12:	4641      	mov	r1, r8
 8003c14:	4638      	mov	r0, r7
 8003c16:	47c8      	blx	r9
 8003c18:	3001      	adds	r0, #1
 8003c1a:	d0e6      	beq.n	8003bea <_printf_common+0xae>
 8003c1c:	3601      	adds	r6, #1
 8003c1e:	e7d9      	b.n	8003bd4 <_printf_common+0x98>

08003c20 <_printf_i>:
 8003c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c24:	7e0f      	ldrb	r7, [r1, #24]
 8003c26:	4691      	mov	r9, r2
 8003c28:	2f78      	cmp	r7, #120	@ 0x78
 8003c2a:	4680      	mov	r8, r0
 8003c2c:	460c      	mov	r4, r1
 8003c2e:	469a      	mov	sl, r3
 8003c30:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c36:	d807      	bhi.n	8003c48 <_printf_i+0x28>
 8003c38:	2f62      	cmp	r7, #98	@ 0x62
 8003c3a:	d80a      	bhi.n	8003c52 <_printf_i+0x32>
 8003c3c:	2f00      	cmp	r7, #0
 8003c3e:	f000 80d3 	beq.w	8003de8 <_printf_i+0x1c8>
 8003c42:	2f58      	cmp	r7, #88	@ 0x58
 8003c44:	f000 80ba 	beq.w	8003dbc <_printf_i+0x19c>
 8003c48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c50:	e03a      	b.n	8003cc8 <_printf_i+0xa8>
 8003c52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c56:	2b15      	cmp	r3, #21
 8003c58:	d8f6      	bhi.n	8003c48 <_printf_i+0x28>
 8003c5a:	a101      	add	r1, pc, #4	@ (adr r1, 8003c60 <_printf_i+0x40>)
 8003c5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c60:	08003cb9 	.word	0x08003cb9
 8003c64:	08003ccd 	.word	0x08003ccd
 8003c68:	08003c49 	.word	0x08003c49
 8003c6c:	08003c49 	.word	0x08003c49
 8003c70:	08003c49 	.word	0x08003c49
 8003c74:	08003c49 	.word	0x08003c49
 8003c78:	08003ccd 	.word	0x08003ccd
 8003c7c:	08003c49 	.word	0x08003c49
 8003c80:	08003c49 	.word	0x08003c49
 8003c84:	08003c49 	.word	0x08003c49
 8003c88:	08003c49 	.word	0x08003c49
 8003c8c:	08003dcf 	.word	0x08003dcf
 8003c90:	08003cf7 	.word	0x08003cf7
 8003c94:	08003d89 	.word	0x08003d89
 8003c98:	08003c49 	.word	0x08003c49
 8003c9c:	08003c49 	.word	0x08003c49
 8003ca0:	08003df1 	.word	0x08003df1
 8003ca4:	08003c49 	.word	0x08003c49
 8003ca8:	08003cf7 	.word	0x08003cf7
 8003cac:	08003c49 	.word	0x08003c49
 8003cb0:	08003c49 	.word	0x08003c49
 8003cb4:	08003d91 	.word	0x08003d91
 8003cb8:	6833      	ldr	r3, [r6, #0]
 8003cba:	1d1a      	adds	r2, r3, #4
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6032      	str	r2, [r6, #0]
 8003cc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e09e      	b.n	8003e0a <_printf_i+0x1ea>
 8003ccc:	6833      	ldr	r3, [r6, #0]
 8003cce:	6820      	ldr	r0, [r4, #0]
 8003cd0:	1d19      	adds	r1, r3, #4
 8003cd2:	6031      	str	r1, [r6, #0]
 8003cd4:	0606      	lsls	r6, r0, #24
 8003cd6:	d501      	bpl.n	8003cdc <_printf_i+0xbc>
 8003cd8:	681d      	ldr	r5, [r3, #0]
 8003cda:	e003      	b.n	8003ce4 <_printf_i+0xc4>
 8003cdc:	0645      	lsls	r5, r0, #25
 8003cde:	d5fb      	bpl.n	8003cd8 <_printf_i+0xb8>
 8003ce0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003ce4:	2d00      	cmp	r5, #0
 8003ce6:	da03      	bge.n	8003cf0 <_printf_i+0xd0>
 8003ce8:	232d      	movs	r3, #45	@ 0x2d
 8003cea:	426d      	negs	r5, r5
 8003cec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cf0:	230a      	movs	r3, #10
 8003cf2:	4859      	ldr	r0, [pc, #356]	@ (8003e58 <_printf_i+0x238>)
 8003cf4:	e011      	b.n	8003d1a <_printf_i+0xfa>
 8003cf6:	6821      	ldr	r1, [r4, #0]
 8003cf8:	6833      	ldr	r3, [r6, #0]
 8003cfa:	0608      	lsls	r0, r1, #24
 8003cfc:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d00:	d402      	bmi.n	8003d08 <_printf_i+0xe8>
 8003d02:	0649      	lsls	r1, r1, #25
 8003d04:	bf48      	it	mi
 8003d06:	b2ad      	uxthmi	r5, r5
 8003d08:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d0a:	6033      	str	r3, [r6, #0]
 8003d0c:	bf14      	ite	ne
 8003d0e:	230a      	movne	r3, #10
 8003d10:	2308      	moveq	r3, #8
 8003d12:	4851      	ldr	r0, [pc, #324]	@ (8003e58 <_printf_i+0x238>)
 8003d14:	2100      	movs	r1, #0
 8003d16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d1a:	6866      	ldr	r6, [r4, #4]
 8003d1c:	2e00      	cmp	r6, #0
 8003d1e:	bfa8      	it	ge
 8003d20:	6821      	ldrge	r1, [r4, #0]
 8003d22:	60a6      	str	r6, [r4, #8]
 8003d24:	bfa4      	itt	ge
 8003d26:	f021 0104 	bicge.w	r1, r1, #4
 8003d2a:	6021      	strge	r1, [r4, #0]
 8003d2c:	b90d      	cbnz	r5, 8003d32 <_printf_i+0x112>
 8003d2e:	2e00      	cmp	r6, #0
 8003d30:	d04b      	beq.n	8003dca <_printf_i+0x1aa>
 8003d32:	4616      	mov	r6, r2
 8003d34:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d38:	fb03 5711 	mls	r7, r3, r1, r5
 8003d3c:	5dc7      	ldrb	r7, [r0, r7]
 8003d3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d42:	462f      	mov	r7, r5
 8003d44:	42bb      	cmp	r3, r7
 8003d46:	460d      	mov	r5, r1
 8003d48:	d9f4      	bls.n	8003d34 <_printf_i+0x114>
 8003d4a:	2b08      	cmp	r3, #8
 8003d4c:	d10b      	bne.n	8003d66 <_printf_i+0x146>
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	07df      	lsls	r7, r3, #31
 8003d52:	d508      	bpl.n	8003d66 <_printf_i+0x146>
 8003d54:	6923      	ldr	r3, [r4, #16]
 8003d56:	6861      	ldr	r1, [r4, #4]
 8003d58:	4299      	cmp	r1, r3
 8003d5a:	bfde      	ittt	le
 8003d5c:	2330      	movle	r3, #48	@ 0x30
 8003d5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d66:	1b92      	subs	r2, r2, r6
 8003d68:	6122      	str	r2, [r4, #16]
 8003d6a:	464b      	mov	r3, r9
 8003d6c:	4621      	mov	r1, r4
 8003d6e:	4640      	mov	r0, r8
 8003d70:	f8cd a000 	str.w	sl, [sp]
 8003d74:	aa03      	add	r2, sp, #12
 8003d76:	f7ff fee1 	bl	8003b3c <_printf_common>
 8003d7a:	3001      	adds	r0, #1
 8003d7c:	d14a      	bne.n	8003e14 <_printf_i+0x1f4>
 8003d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d82:	b004      	add	sp, #16
 8003d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	f043 0320 	orr.w	r3, r3, #32
 8003d8e:	6023      	str	r3, [r4, #0]
 8003d90:	2778      	movs	r7, #120	@ 0x78
 8003d92:	4832      	ldr	r0, [pc, #200]	@ (8003e5c <_printf_i+0x23c>)
 8003d94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d98:	6823      	ldr	r3, [r4, #0]
 8003d9a:	6831      	ldr	r1, [r6, #0]
 8003d9c:	061f      	lsls	r7, r3, #24
 8003d9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003da2:	d402      	bmi.n	8003daa <_printf_i+0x18a>
 8003da4:	065f      	lsls	r7, r3, #25
 8003da6:	bf48      	it	mi
 8003da8:	b2ad      	uxthmi	r5, r5
 8003daa:	6031      	str	r1, [r6, #0]
 8003dac:	07d9      	lsls	r1, r3, #31
 8003dae:	bf44      	itt	mi
 8003db0:	f043 0320 	orrmi.w	r3, r3, #32
 8003db4:	6023      	strmi	r3, [r4, #0]
 8003db6:	b11d      	cbz	r5, 8003dc0 <_printf_i+0x1a0>
 8003db8:	2310      	movs	r3, #16
 8003dba:	e7ab      	b.n	8003d14 <_printf_i+0xf4>
 8003dbc:	4826      	ldr	r0, [pc, #152]	@ (8003e58 <_printf_i+0x238>)
 8003dbe:	e7e9      	b.n	8003d94 <_printf_i+0x174>
 8003dc0:	6823      	ldr	r3, [r4, #0]
 8003dc2:	f023 0320 	bic.w	r3, r3, #32
 8003dc6:	6023      	str	r3, [r4, #0]
 8003dc8:	e7f6      	b.n	8003db8 <_printf_i+0x198>
 8003dca:	4616      	mov	r6, r2
 8003dcc:	e7bd      	b.n	8003d4a <_printf_i+0x12a>
 8003dce:	6833      	ldr	r3, [r6, #0]
 8003dd0:	6825      	ldr	r5, [r4, #0]
 8003dd2:	1d18      	adds	r0, r3, #4
 8003dd4:	6961      	ldr	r1, [r4, #20]
 8003dd6:	6030      	str	r0, [r6, #0]
 8003dd8:	062e      	lsls	r6, r5, #24
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	d501      	bpl.n	8003de2 <_printf_i+0x1c2>
 8003dde:	6019      	str	r1, [r3, #0]
 8003de0:	e002      	b.n	8003de8 <_printf_i+0x1c8>
 8003de2:	0668      	lsls	r0, r5, #25
 8003de4:	d5fb      	bpl.n	8003dde <_printf_i+0x1be>
 8003de6:	8019      	strh	r1, [r3, #0]
 8003de8:	2300      	movs	r3, #0
 8003dea:	4616      	mov	r6, r2
 8003dec:	6123      	str	r3, [r4, #16]
 8003dee:	e7bc      	b.n	8003d6a <_printf_i+0x14a>
 8003df0:	6833      	ldr	r3, [r6, #0]
 8003df2:	2100      	movs	r1, #0
 8003df4:	1d1a      	adds	r2, r3, #4
 8003df6:	6032      	str	r2, [r6, #0]
 8003df8:	681e      	ldr	r6, [r3, #0]
 8003dfa:	6862      	ldr	r2, [r4, #4]
 8003dfc:	4630      	mov	r0, r6
 8003dfe:	f000 f9d4 	bl	80041aa <memchr>
 8003e02:	b108      	cbz	r0, 8003e08 <_printf_i+0x1e8>
 8003e04:	1b80      	subs	r0, r0, r6
 8003e06:	6060      	str	r0, [r4, #4]
 8003e08:	6863      	ldr	r3, [r4, #4]
 8003e0a:	6123      	str	r3, [r4, #16]
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e12:	e7aa      	b.n	8003d6a <_printf_i+0x14a>
 8003e14:	4632      	mov	r2, r6
 8003e16:	4649      	mov	r1, r9
 8003e18:	4640      	mov	r0, r8
 8003e1a:	6923      	ldr	r3, [r4, #16]
 8003e1c:	47d0      	blx	sl
 8003e1e:	3001      	adds	r0, #1
 8003e20:	d0ad      	beq.n	8003d7e <_printf_i+0x15e>
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	079b      	lsls	r3, r3, #30
 8003e26:	d413      	bmi.n	8003e50 <_printf_i+0x230>
 8003e28:	68e0      	ldr	r0, [r4, #12]
 8003e2a:	9b03      	ldr	r3, [sp, #12]
 8003e2c:	4298      	cmp	r0, r3
 8003e2e:	bfb8      	it	lt
 8003e30:	4618      	movlt	r0, r3
 8003e32:	e7a6      	b.n	8003d82 <_printf_i+0x162>
 8003e34:	2301      	movs	r3, #1
 8003e36:	4632      	mov	r2, r6
 8003e38:	4649      	mov	r1, r9
 8003e3a:	4640      	mov	r0, r8
 8003e3c:	47d0      	blx	sl
 8003e3e:	3001      	adds	r0, #1
 8003e40:	d09d      	beq.n	8003d7e <_printf_i+0x15e>
 8003e42:	3501      	adds	r5, #1
 8003e44:	68e3      	ldr	r3, [r4, #12]
 8003e46:	9903      	ldr	r1, [sp, #12]
 8003e48:	1a5b      	subs	r3, r3, r1
 8003e4a:	42ab      	cmp	r3, r5
 8003e4c:	dcf2      	bgt.n	8003e34 <_printf_i+0x214>
 8003e4e:	e7eb      	b.n	8003e28 <_printf_i+0x208>
 8003e50:	2500      	movs	r5, #0
 8003e52:	f104 0619 	add.w	r6, r4, #25
 8003e56:	e7f5      	b.n	8003e44 <_printf_i+0x224>
 8003e58:	080062bc 	.word	0x080062bc
 8003e5c:	080062cd 	.word	0x080062cd

08003e60 <std>:
 8003e60:	2300      	movs	r3, #0
 8003e62:	b510      	push	{r4, lr}
 8003e64:	4604      	mov	r4, r0
 8003e66:	e9c0 3300 	strd	r3, r3, [r0]
 8003e6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e6e:	6083      	str	r3, [r0, #8]
 8003e70:	8181      	strh	r1, [r0, #12]
 8003e72:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e74:	81c2      	strh	r2, [r0, #14]
 8003e76:	6183      	str	r3, [r0, #24]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	2208      	movs	r2, #8
 8003e7c:	305c      	adds	r0, #92	@ 0x5c
 8003e7e:	f000 f914 	bl	80040aa <memset>
 8003e82:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb8 <std+0x58>)
 8003e84:	6224      	str	r4, [r4, #32]
 8003e86:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e88:	4b0c      	ldr	r3, [pc, #48]	@ (8003ebc <std+0x5c>)
 8003e8a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec0 <std+0x60>)
 8003e8e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e90:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec4 <std+0x64>)
 8003e92:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e94:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec8 <std+0x68>)
 8003e96:	429c      	cmp	r4, r3
 8003e98:	d006      	beq.n	8003ea8 <std+0x48>
 8003e9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e9e:	4294      	cmp	r4, r2
 8003ea0:	d002      	beq.n	8003ea8 <std+0x48>
 8003ea2:	33d0      	adds	r3, #208	@ 0xd0
 8003ea4:	429c      	cmp	r4, r3
 8003ea6:	d105      	bne.n	8003eb4 <std+0x54>
 8003ea8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eb0:	f000 b978 	b.w	80041a4 <__retarget_lock_init_recursive>
 8003eb4:	bd10      	pop	{r4, pc}
 8003eb6:	bf00      	nop
 8003eb8:	08004025 	.word	0x08004025
 8003ebc:	08004047 	.word	0x08004047
 8003ec0:	0800407f 	.word	0x0800407f
 8003ec4:	080040a3 	.word	0x080040a3
 8003ec8:	200002ac 	.word	0x200002ac

08003ecc <stdio_exit_handler>:
 8003ecc:	4a02      	ldr	r2, [pc, #8]	@ (8003ed8 <stdio_exit_handler+0xc>)
 8003ece:	4903      	ldr	r1, [pc, #12]	@ (8003edc <stdio_exit_handler+0x10>)
 8003ed0:	4803      	ldr	r0, [pc, #12]	@ (8003ee0 <stdio_exit_handler+0x14>)
 8003ed2:	f000 b869 	b.w	8003fa8 <_fwalk_sglue>
 8003ed6:	bf00      	nop
 8003ed8:	2000000c 	.word	0x2000000c
 8003edc:	08005b15 	.word	0x08005b15
 8003ee0:	2000001c 	.word	0x2000001c

08003ee4 <cleanup_stdio>:
 8003ee4:	6841      	ldr	r1, [r0, #4]
 8003ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8003f18 <cleanup_stdio+0x34>)
 8003ee8:	b510      	push	{r4, lr}
 8003eea:	4299      	cmp	r1, r3
 8003eec:	4604      	mov	r4, r0
 8003eee:	d001      	beq.n	8003ef4 <cleanup_stdio+0x10>
 8003ef0:	f001 fe10 	bl	8005b14 <_fflush_r>
 8003ef4:	68a1      	ldr	r1, [r4, #8]
 8003ef6:	4b09      	ldr	r3, [pc, #36]	@ (8003f1c <cleanup_stdio+0x38>)
 8003ef8:	4299      	cmp	r1, r3
 8003efa:	d002      	beq.n	8003f02 <cleanup_stdio+0x1e>
 8003efc:	4620      	mov	r0, r4
 8003efe:	f001 fe09 	bl	8005b14 <_fflush_r>
 8003f02:	68e1      	ldr	r1, [r4, #12]
 8003f04:	4b06      	ldr	r3, [pc, #24]	@ (8003f20 <cleanup_stdio+0x3c>)
 8003f06:	4299      	cmp	r1, r3
 8003f08:	d004      	beq.n	8003f14 <cleanup_stdio+0x30>
 8003f0a:	4620      	mov	r0, r4
 8003f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f10:	f001 be00 	b.w	8005b14 <_fflush_r>
 8003f14:	bd10      	pop	{r4, pc}
 8003f16:	bf00      	nop
 8003f18:	200002ac 	.word	0x200002ac
 8003f1c:	20000314 	.word	0x20000314
 8003f20:	2000037c 	.word	0x2000037c

08003f24 <global_stdio_init.part.0>:
 8003f24:	b510      	push	{r4, lr}
 8003f26:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <global_stdio_init.part.0+0x30>)
 8003f28:	4c0b      	ldr	r4, [pc, #44]	@ (8003f58 <global_stdio_init.part.0+0x34>)
 8003f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8003f5c <global_stdio_init.part.0+0x38>)
 8003f2c:	4620      	mov	r0, r4
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	2104      	movs	r1, #4
 8003f32:	2200      	movs	r2, #0
 8003f34:	f7ff ff94 	bl	8003e60 <std>
 8003f38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	2109      	movs	r1, #9
 8003f40:	f7ff ff8e 	bl	8003e60 <std>
 8003f44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f48:	2202      	movs	r2, #2
 8003f4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f4e:	2112      	movs	r1, #18
 8003f50:	f7ff bf86 	b.w	8003e60 <std>
 8003f54:	200003e4 	.word	0x200003e4
 8003f58:	200002ac 	.word	0x200002ac
 8003f5c:	08003ecd 	.word	0x08003ecd

08003f60 <__sfp_lock_acquire>:
 8003f60:	4801      	ldr	r0, [pc, #4]	@ (8003f68 <__sfp_lock_acquire+0x8>)
 8003f62:	f000 b920 	b.w	80041a6 <__retarget_lock_acquire_recursive>
 8003f66:	bf00      	nop
 8003f68:	200003ed 	.word	0x200003ed

08003f6c <__sfp_lock_release>:
 8003f6c:	4801      	ldr	r0, [pc, #4]	@ (8003f74 <__sfp_lock_release+0x8>)
 8003f6e:	f000 b91b 	b.w	80041a8 <__retarget_lock_release_recursive>
 8003f72:	bf00      	nop
 8003f74:	200003ed 	.word	0x200003ed

08003f78 <__sinit>:
 8003f78:	b510      	push	{r4, lr}
 8003f7a:	4604      	mov	r4, r0
 8003f7c:	f7ff fff0 	bl	8003f60 <__sfp_lock_acquire>
 8003f80:	6a23      	ldr	r3, [r4, #32]
 8003f82:	b11b      	cbz	r3, 8003f8c <__sinit+0x14>
 8003f84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f88:	f7ff bff0 	b.w	8003f6c <__sfp_lock_release>
 8003f8c:	4b04      	ldr	r3, [pc, #16]	@ (8003fa0 <__sinit+0x28>)
 8003f8e:	6223      	str	r3, [r4, #32]
 8003f90:	4b04      	ldr	r3, [pc, #16]	@ (8003fa4 <__sinit+0x2c>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1f5      	bne.n	8003f84 <__sinit+0xc>
 8003f98:	f7ff ffc4 	bl	8003f24 <global_stdio_init.part.0>
 8003f9c:	e7f2      	b.n	8003f84 <__sinit+0xc>
 8003f9e:	bf00      	nop
 8003fa0:	08003ee5 	.word	0x08003ee5
 8003fa4:	200003e4 	.word	0x200003e4

08003fa8 <_fwalk_sglue>:
 8003fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fac:	4607      	mov	r7, r0
 8003fae:	4688      	mov	r8, r1
 8003fb0:	4614      	mov	r4, r2
 8003fb2:	2600      	movs	r6, #0
 8003fb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003fb8:	f1b9 0901 	subs.w	r9, r9, #1
 8003fbc:	d505      	bpl.n	8003fca <_fwalk_sglue+0x22>
 8003fbe:	6824      	ldr	r4, [r4, #0]
 8003fc0:	2c00      	cmp	r4, #0
 8003fc2:	d1f7      	bne.n	8003fb4 <_fwalk_sglue+0xc>
 8003fc4:	4630      	mov	r0, r6
 8003fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fca:	89ab      	ldrh	r3, [r5, #12]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d907      	bls.n	8003fe0 <_fwalk_sglue+0x38>
 8003fd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	d003      	beq.n	8003fe0 <_fwalk_sglue+0x38>
 8003fd8:	4629      	mov	r1, r5
 8003fda:	4638      	mov	r0, r7
 8003fdc:	47c0      	blx	r8
 8003fde:	4306      	orrs	r6, r0
 8003fe0:	3568      	adds	r5, #104	@ 0x68
 8003fe2:	e7e9      	b.n	8003fb8 <_fwalk_sglue+0x10>

08003fe4 <siprintf>:
 8003fe4:	b40e      	push	{r1, r2, r3}
 8003fe6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003fea:	b500      	push	{lr}
 8003fec:	b09c      	sub	sp, #112	@ 0x70
 8003fee:	ab1d      	add	r3, sp, #116	@ 0x74
 8003ff0:	9002      	str	r0, [sp, #8]
 8003ff2:	9006      	str	r0, [sp, #24]
 8003ff4:	9107      	str	r1, [sp, #28]
 8003ff6:	9104      	str	r1, [sp, #16]
 8003ff8:	4808      	ldr	r0, [pc, #32]	@ (800401c <siprintf+0x38>)
 8003ffa:	4909      	ldr	r1, [pc, #36]	@ (8004020 <siprintf+0x3c>)
 8003ffc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004000:	9105      	str	r1, [sp, #20]
 8004002:	6800      	ldr	r0, [r0, #0]
 8004004:	a902      	add	r1, sp, #8
 8004006:	9301      	str	r3, [sp, #4]
 8004008:	f001 fc08 	bl	800581c <_svfiprintf_r>
 800400c:	2200      	movs	r2, #0
 800400e:	9b02      	ldr	r3, [sp, #8]
 8004010:	701a      	strb	r2, [r3, #0]
 8004012:	b01c      	add	sp, #112	@ 0x70
 8004014:	f85d eb04 	ldr.w	lr, [sp], #4
 8004018:	b003      	add	sp, #12
 800401a:	4770      	bx	lr
 800401c:	20000018 	.word	0x20000018
 8004020:	ffff0208 	.word	0xffff0208

08004024 <__sread>:
 8004024:	b510      	push	{r4, lr}
 8004026:	460c      	mov	r4, r1
 8004028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800402c:	f000 f86c 	bl	8004108 <_read_r>
 8004030:	2800      	cmp	r0, #0
 8004032:	bfab      	itete	ge
 8004034:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004036:	89a3      	ldrhlt	r3, [r4, #12]
 8004038:	181b      	addge	r3, r3, r0
 800403a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800403e:	bfac      	ite	ge
 8004040:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004042:	81a3      	strhlt	r3, [r4, #12]
 8004044:	bd10      	pop	{r4, pc}

08004046 <__swrite>:
 8004046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800404a:	461f      	mov	r7, r3
 800404c:	898b      	ldrh	r3, [r1, #12]
 800404e:	4605      	mov	r5, r0
 8004050:	05db      	lsls	r3, r3, #23
 8004052:	460c      	mov	r4, r1
 8004054:	4616      	mov	r6, r2
 8004056:	d505      	bpl.n	8004064 <__swrite+0x1e>
 8004058:	2302      	movs	r3, #2
 800405a:	2200      	movs	r2, #0
 800405c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004060:	f000 f840 	bl	80040e4 <_lseek_r>
 8004064:	89a3      	ldrh	r3, [r4, #12]
 8004066:	4632      	mov	r2, r6
 8004068:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800406c:	81a3      	strh	r3, [r4, #12]
 800406e:	4628      	mov	r0, r5
 8004070:	463b      	mov	r3, r7
 8004072:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800407a:	f000 b857 	b.w	800412c <_write_r>

0800407e <__sseek>:
 800407e:	b510      	push	{r4, lr}
 8004080:	460c      	mov	r4, r1
 8004082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004086:	f000 f82d 	bl	80040e4 <_lseek_r>
 800408a:	1c43      	adds	r3, r0, #1
 800408c:	89a3      	ldrh	r3, [r4, #12]
 800408e:	bf15      	itete	ne
 8004090:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004092:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004096:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800409a:	81a3      	strheq	r3, [r4, #12]
 800409c:	bf18      	it	ne
 800409e:	81a3      	strhne	r3, [r4, #12]
 80040a0:	bd10      	pop	{r4, pc}

080040a2 <__sclose>:
 80040a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a6:	f000 b80d 	b.w	80040c4 <_close_r>

080040aa <memset>:
 80040aa:	4603      	mov	r3, r0
 80040ac:	4402      	add	r2, r0
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d100      	bne.n	80040b4 <memset+0xa>
 80040b2:	4770      	bx	lr
 80040b4:	f803 1b01 	strb.w	r1, [r3], #1
 80040b8:	e7f9      	b.n	80040ae <memset+0x4>
	...

080040bc <_localeconv_r>:
 80040bc:	4800      	ldr	r0, [pc, #0]	@ (80040c0 <_localeconv_r+0x4>)
 80040be:	4770      	bx	lr
 80040c0:	20000158 	.word	0x20000158

080040c4 <_close_r>:
 80040c4:	b538      	push	{r3, r4, r5, lr}
 80040c6:	2300      	movs	r3, #0
 80040c8:	4d05      	ldr	r5, [pc, #20]	@ (80040e0 <_close_r+0x1c>)
 80040ca:	4604      	mov	r4, r0
 80040cc:	4608      	mov	r0, r1
 80040ce:	602b      	str	r3, [r5, #0]
 80040d0:	f7fd fb69 	bl	80017a6 <_close>
 80040d4:	1c43      	adds	r3, r0, #1
 80040d6:	d102      	bne.n	80040de <_close_r+0x1a>
 80040d8:	682b      	ldr	r3, [r5, #0]
 80040da:	b103      	cbz	r3, 80040de <_close_r+0x1a>
 80040dc:	6023      	str	r3, [r4, #0]
 80040de:	bd38      	pop	{r3, r4, r5, pc}
 80040e0:	200003e8 	.word	0x200003e8

080040e4 <_lseek_r>:
 80040e4:	b538      	push	{r3, r4, r5, lr}
 80040e6:	4604      	mov	r4, r0
 80040e8:	4608      	mov	r0, r1
 80040ea:	4611      	mov	r1, r2
 80040ec:	2200      	movs	r2, #0
 80040ee:	4d05      	ldr	r5, [pc, #20]	@ (8004104 <_lseek_r+0x20>)
 80040f0:	602a      	str	r2, [r5, #0]
 80040f2:	461a      	mov	r2, r3
 80040f4:	f7fd fb7b 	bl	80017ee <_lseek>
 80040f8:	1c43      	adds	r3, r0, #1
 80040fa:	d102      	bne.n	8004102 <_lseek_r+0x1e>
 80040fc:	682b      	ldr	r3, [r5, #0]
 80040fe:	b103      	cbz	r3, 8004102 <_lseek_r+0x1e>
 8004100:	6023      	str	r3, [r4, #0]
 8004102:	bd38      	pop	{r3, r4, r5, pc}
 8004104:	200003e8 	.word	0x200003e8

08004108 <_read_r>:
 8004108:	b538      	push	{r3, r4, r5, lr}
 800410a:	4604      	mov	r4, r0
 800410c:	4608      	mov	r0, r1
 800410e:	4611      	mov	r1, r2
 8004110:	2200      	movs	r2, #0
 8004112:	4d05      	ldr	r5, [pc, #20]	@ (8004128 <_read_r+0x20>)
 8004114:	602a      	str	r2, [r5, #0]
 8004116:	461a      	mov	r2, r3
 8004118:	f7fd fb0c 	bl	8001734 <_read>
 800411c:	1c43      	adds	r3, r0, #1
 800411e:	d102      	bne.n	8004126 <_read_r+0x1e>
 8004120:	682b      	ldr	r3, [r5, #0]
 8004122:	b103      	cbz	r3, 8004126 <_read_r+0x1e>
 8004124:	6023      	str	r3, [r4, #0]
 8004126:	bd38      	pop	{r3, r4, r5, pc}
 8004128:	200003e8 	.word	0x200003e8

0800412c <_write_r>:
 800412c:	b538      	push	{r3, r4, r5, lr}
 800412e:	4604      	mov	r4, r0
 8004130:	4608      	mov	r0, r1
 8004132:	4611      	mov	r1, r2
 8004134:	2200      	movs	r2, #0
 8004136:	4d05      	ldr	r5, [pc, #20]	@ (800414c <_write_r+0x20>)
 8004138:	602a      	str	r2, [r5, #0]
 800413a:	461a      	mov	r2, r3
 800413c:	f7fd fb17 	bl	800176e <_write>
 8004140:	1c43      	adds	r3, r0, #1
 8004142:	d102      	bne.n	800414a <_write_r+0x1e>
 8004144:	682b      	ldr	r3, [r5, #0]
 8004146:	b103      	cbz	r3, 800414a <_write_r+0x1e>
 8004148:	6023      	str	r3, [r4, #0]
 800414a:	bd38      	pop	{r3, r4, r5, pc}
 800414c:	200003e8 	.word	0x200003e8

08004150 <__errno>:
 8004150:	4b01      	ldr	r3, [pc, #4]	@ (8004158 <__errno+0x8>)
 8004152:	6818      	ldr	r0, [r3, #0]
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	20000018 	.word	0x20000018

0800415c <__libc_init_array>:
 800415c:	b570      	push	{r4, r5, r6, lr}
 800415e:	2600      	movs	r6, #0
 8004160:	4d0c      	ldr	r5, [pc, #48]	@ (8004194 <__libc_init_array+0x38>)
 8004162:	4c0d      	ldr	r4, [pc, #52]	@ (8004198 <__libc_init_array+0x3c>)
 8004164:	1b64      	subs	r4, r4, r5
 8004166:	10a4      	asrs	r4, r4, #2
 8004168:	42a6      	cmp	r6, r4
 800416a:	d109      	bne.n	8004180 <__libc_init_array+0x24>
 800416c:	f002 f86e 	bl	800624c <_init>
 8004170:	2600      	movs	r6, #0
 8004172:	4d0a      	ldr	r5, [pc, #40]	@ (800419c <__libc_init_array+0x40>)
 8004174:	4c0a      	ldr	r4, [pc, #40]	@ (80041a0 <__libc_init_array+0x44>)
 8004176:	1b64      	subs	r4, r4, r5
 8004178:	10a4      	asrs	r4, r4, #2
 800417a:	42a6      	cmp	r6, r4
 800417c:	d105      	bne.n	800418a <__libc_init_array+0x2e>
 800417e:	bd70      	pop	{r4, r5, r6, pc}
 8004180:	f855 3b04 	ldr.w	r3, [r5], #4
 8004184:	4798      	blx	r3
 8004186:	3601      	adds	r6, #1
 8004188:	e7ee      	b.n	8004168 <__libc_init_array+0xc>
 800418a:	f855 3b04 	ldr.w	r3, [r5], #4
 800418e:	4798      	blx	r3
 8004190:	3601      	adds	r6, #1
 8004192:	e7f2      	b.n	800417a <__libc_init_array+0x1e>
 8004194:	08006620 	.word	0x08006620
 8004198:	08006620 	.word	0x08006620
 800419c:	08006620 	.word	0x08006620
 80041a0:	08006624 	.word	0x08006624

080041a4 <__retarget_lock_init_recursive>:
 80041a4:	4770      	bx	lr

080041a6 <__retarget_lock_acquire_recursive>:
 80041a6:	4770      	bx	lr

080041a8 <__retarget_lock_release_recursive>:
 80041a8:	4770      	bx	lr

080041aa <memchr>:
 80041aa:	4603      	mov	r3, r0
 80041ac:	b510      	push	{r4, lr}
 80041ae:	b2c9      	uxtb	r1, r1
 80041b0:	4402      	add	r2, r0
 80041b2:	4293      	cmp	r3, r2
 80041b4:	4618      	mov	r0, r3
 80041b6:	d101      	bne.n	80041bc <memchr+0x12>
 80041b8:	2000      	movs	r0, #0
 80041ba:	e003      	b.n	80041c4 <memchr+0x1a>
 80041bc:	7804      	ldrb	r4, [r0, #0]
 80041be:	3301      	adds	r3, #1
 80041c0:	428c      	cmp	r4, r1
 80041c2:	d1f6      	bne.n	80041b2 <memchr+0x8>
 80041c4:	bd10      	pop	{r4, pc}

080041c6 <quorem>:
 80041c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ca:	6903      	ldr	r3, [r0, #16]
 80041cc:	690c      	ldr	r4, [r1, #16]
 80041ce:	4607      	mov	r7, r0
 80041d0:	42a3      	cmp	r3, r4
 80041d2:	db7e      	blt.n	80042d2 <quorem+0x10c>
 80041d4:	3c01      	subs	r4, #1
 80041d6:	00a3      	lsls	r3, r4, #2
 80041d8:	f100 0514 	add.w	r5, r0, #20
 80041dc:	f101 0814 	add.w	r8, r1, #20
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80041e6:	9301      	str	r3, [sp, #4]
 80041e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80041ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80041f0:	3301      	adds	r3, #1
 80041f2:	429a      	cmp	r2, r3
 80041f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80041f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80041fc:	d32e      	bcc.n	800425c <quorem+0x96>
 80041fe:	f04f 0a00 	mov.w	sl, #0
 8004202:	46c4      	mov	ip, r8
 8004204:	46ae      	mov	lr, r5
 8004206:	46d3      	mov	fp, sl
 8004208:	f85c 3b04 	ldr.w	r3, [ip], #4
 800420c:	b298      	uxth	r0, r3
 800420e:	fb06 a000 	mla	r0, r6, r0, sl
 8004212:	0c1b      	lsrs	r3, r3, #16
 8004214:	0c02      	lsrs	r2, r0, #16
 8004216:	fb06 2303 	mla	r3, r6, r3, r2
 800421a:	f8de 2000 	ldr.w	r2, [lr]
 800421e:	b280      	uxth	r0, r0
 8004220:	b292      	uxth	r2, r2
 8004222:	1a12      	subs	r2, r2, r0
 8004224:	445a      	add	r2, fp
 8004226:	f8de 0000 	ldr.w	r0, [lr]
 800422a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800422e:	b29b      	uxth	r3, r3
 8004230:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004234:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004238:	b292      	uxth	r2, r2
 800423a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800423e:	45e1      	cmp	r9, ip
 8004240:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004244:	f84e 2b04 	str.w	r2, [lr], #4
 8004248:	d2de      	bcs.n	8004208 <quorem+0x42>
 800424a:	9b00      	ldr	r3, [sp, #0]
 800424c:	58eb      	ldr	r3, [r5, r3]
 800424e:	b92b      	cbnz	r3, 800425c <quorem+0x96>
 8004250:	9b01      	ldr	r3, [sp, #4]
 8004252:	3b04      	subs	r3, #4
 8004254:	429d      	cmp	r5, r3
 8004256:	461a      	mov	r2, r3
 8004258:	d32f      	bcc.n	80042ba <quorem+0xf4>
 800425a:	613c      	str	r4, [r7, #16]
 800425c:	4638      	mov	r0, r7
 800425e:	f001 f979 	bl	8005554 <__mcmp>
 8004262:	2800      	cmp	r0, #0
 8004264:	db25      	blt.n	80042b2 <quorem+0xec>
 8004266:	4629      	mov	r1, r5
 8004268:	2000      	movs	r0, #0
 800426a:	f858 2b04 	ldr.w	r2, [r8], #4
 800426e:	f8d1 c000 	ldr.w	ip, [r1]
 8004272:	fa1f fe82 	uxth.w	lr, r2
 8004276:	fa1f f38c 	uxth.w	r3, ip
 800427a:	eba3 030e 	sub.w	r3, r3, lr
 800427e:	4403      	add	r3, r0
 8004280:	0c12      	lsrs	r2, r2, #16
 8004282:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004286:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800428a:	b29b      	uxth	r3, r3
 800428c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004290:	45c1      	cmp	r9, r8
 8004292:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004296:	f841 3b04 	str.w	r3, [r1], #4
 800429a:	d2e6      	bcs.n	800426a <quorem+0xa4>
 800429c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80042a4:	b922      	cbnz	r2, 80042b0 <quorem+0xea>
 80042a6:	3b04      	subs	r3, #4
 80042a8:	429d      	cmp	r5, r3
 80042aa:	461a      	mov	r2, r3
 80042ac:	d30b      	bcc.n	80042c6 <quorem+0x100>
 80042ae:	613c      	str	r4, [r7, #16]
 80042b0:	3601      	adds	r6, #1
 80042b2:	4630      	mov	r0, r6
 80042b4:	b003      	add	sp, #12
 80042b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042ba:	6812      	ldr	r2, [r2, #0]
 80042bc:	3b04      	subs	r3, #4
 80042be:	2a00      	cmp	r2, #0
 80042c0:	d1cb      	bne.n	800425a <quorem+0x94>
 80042c2:	3c01      	subs	r4, #1
 80042c4:	e7c6      	b.n	8004254 <quorem+0x8e>
 80042c6:	6812      	ldr	r2, [r2, #0]
 80042c8:	3b04      	subs	r3, #4
 80042ca:	2a00      	cmp	r2, #0
 80042cc:	d1ef      	bne.n	80042ae <quorem+0xe8>
 80042ce:	3c01      	subs	r4, #1
 80042d0:	e7ea      	b.n	80042a8 <quorem+0xe2>
 80042d2:	2000      	movs	r0, #0
 80042d4:	e7ee      	b.n	80042b4 <quorem+0xee>
	...

080042d8 <_dtoa_r>:
 80042d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042dc:	4614      	mov	r4, r2
 80042de:	461d      	mov	r5, r3
 80042e0:	69c7      	ldr	r7, [r0, #28]
 80042e2:	b097      	sub	sp, #92	@ 0x5c
 80042e4:	4683      	mov	fp, r0
 80042e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80042ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80042ec:	b97f      	cbnz	r7, 800430e <_dtoa_r+0x36>
 80042ee:	2010      	movs	r0, #16
 80042f0:	f000 fe02 	bl	8004ef8 <malloc>
 80042f4:	4602      	mov	r2, r0
 80042f6:	f8cb 001c 	str.w	r0, [fp, #28]
 80042fa:	b920      	cbnz	r0, 8004306 <_dtoa_r+0x2e>
 80042fc:	21ef      	movs	r1, #239	@ 0xef
 80042fe:	4ba8      	ldr	r3, [pc, #672]	@ (80045a0 <_dtoa_r+0x2c8>)
 8004300:	48a8      	ldr	r0, [pc, #672]	@ (80045a4 <_dtoa_r+0x2cc>)
 8004302:	f001 fc67 	bl	8005bd4 <__assert_func>
 8004306:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800430a:	6007      	str	r7, [r0, #0]
 800430c:	60c7      	str	r7, [r0, #12]
 800430e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004312:	6819      	ldr	r1, [r3, #0]
 8004314:	b159      	cbz	r1, 800432e <_dtoa_r+0x56>
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	2301      	movs	r3, #1
 800431a:	4093      	lsls	r3, r2
 800431c:	604a      	str	r2, [r1, #4]
 800431e:	608b      	str	r3, [r1, #8]
 8004320:	4658      	mov	r0, fp
 8004322:	f000 fedf 	bl	80050e4 <_Bfree>
 8004326:	2200      	movs	r2, #0
 8004328:	f8db 301c 	ldr.w	r3, [fp, #28]
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	1e2b      	subs	r3, r5, #0
 8004330:	bfaf      	iteee	ge
 8004332:	2300      	movge	r3, #0
 8004334:	2201      	movlt	r2, #1
 8004336:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800433a:	9303      	strlt	r3, [sp, #12]
 800433c:	bfa8      	it	ge
 800433e:	6033      	strge	r3, [r6, #0]
 8004340:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004344:	4b98      	ldr	r3, [pc, #608]	@ (80045a8 <_dtoa_r+0x2d0>)
 8004346:	bfb8      	it	lt
 8004348:	6032      	strlt	r2, [r6, #0]
 800434a:	ea33 0308 	bics.w	r3, r3, r8
 800434e:	d112      	bne.n	8004376 <_dtoa_r+0x9e>
 8004350:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004354:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800435c:	4323      	orrs	r3, r4
 800435e:	f000 8550 	beq.w	8004e02 <_dtoa_r+0xb2a>
 8004362:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004364:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80045ac <_dtoa_r+0x2d4>
 8004368:	2b00      	cmp	r3, #0
 800436a:	f000 8552 	beq.w	8004e12 <_dtoa_r+0xb3a>
 800436e:	f10a 0303 	add.w	r3, sl, #3
 8004372:	f000 bd4c 	b.w	8004e0e <_dtoa_r+0xb36>
 8004376:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800437a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800437e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004382:	2200      	movs	r2, #0
 8004384:	2300      	movs	r3, #0
 8004386:	f7fc fb0f 	bl	80009a8 <__aeabi_dcmpeq>
 800438a:	4607      	mov	r7, r0
 800438c:	b158      	cbz	r0, 80043a6 <_dtoa_r+0xce>
 800438e:	2301      	movs	r3, #1
 8004390:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004392:	6013      	str	r3, [r2, #0]
 8004394:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004396:	b113      	cbz	r3, 800439e <_dtoa_r+0xc6>
 8004398:	4b85      	ldr	r3, [pc, #532]	@ (80045b0 <_dtoa_r+0x2d8>)
 800439a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800439c:	6013      	str	r3, [r2, #0]
 800439e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80045b4 <_dtoa_r+0x2dc>
 80043a2:	f000 bd36 	b.w	8004e12 <_dtoa_r+0xb3a>
 80043a6:	ab14      	add	r3, sp, #80	@ 0x50
 80043a8:	9301      	str	r3, [sp, #4]
 80043aa:	ab15      	add	r3, sp, #84	@ 0x54
 80043ac:	9300      	str	r3, [sp, #0]
 80043ae:	4658      	mov	r0, fp
 80043b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80043b4:	f001 f97e 	bl	80056b4 <__d2b>
 80043b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80043bc:	4681      	mov	r9, r0
 80043be:	2e00      	cmp	r6, #0
 80043c0:	d077      	beq.n	80044b2 <_dtoa_r+0x1da>
 80043c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80043c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80043cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80043d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80043d8:	9712      	str	r7, [sp, #72]	@ 0x48
 80043da:	4619      	mov	r1, r3
 80043dc:	2200      	movs	r2, #0
 80043de:	4b76      	ldr	r3, [pc, #472]	@ (80045b8 <_dtoa_r+0x2e0>)
 80043e0:	f7fb fec2 	bl	8000168 <__aeabi_dsub>
 80043e4:	a368      	add	r3, pc, #416	@ (adr r3, 8004588 <_dtoa_r+0x2b0>)
 80043e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ea:	f7fc f875 	bl	80004d8 <__aeabi_dmul>
 80043ee:	a368      	add	r3, pc, #416	@ (adr r3, 8004590 <_dtoa_r+0x2b8>)
 80043f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f4:	f7fb feba 	bl	800016c <__adddf3>
 80043f8:	4604      	mov	r4, r0
 80043fa:	4630      	mov	r0, r6
 80043fc:	460d      	mov	r5, r1
 80043fe:	f7fc f801 	bl	8000404 <__aeabi_i2d>
 8004402:	a365      	add	r3, pc, #404	@ (adr r3, 8004598 <_dtoa_r+0x2c0>)
 8004404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004408:	f7fc f866 	bl	80004d8 <__aeabi_dmul>
 800440c:	4602      	mov	r2, r0
 800440e:	460b      	mov	r3, r1
 8004410:	4620      	mov	r0, r4
 8004412:	4629      	mov	r1, r5
 8004414:	f7fb feaa 	bl	800016c <__adddf3>
 8004418:	4604      	mov	r4, r0
 800441a:	460d      	mov	r5, r1
 800441c:	f7fc fb0c 	bl	8000a38 <__aeabi_d2iz>
 8004420:	2200      	movs	r2, #0
 8004422:	4607      	mov	r7, r0
 8004424:	2300      	movs	r3, #0
 8004426:	4620      	mov	r0, r4
 8004428:	4629      	mov	r1, r5
 800442a:	f7fc fac7 	bl	80009bc <__aeabi_dcmplt>
 800442e:	b140      	cbz	r0, 8004442 <_dtoa_r+0x16a>
 8004430:	4638      	mov	r0, r7
 8004432:	f7fb ffe7 	bl	8000404 <__aeabi_i2d>
 8004436:	4622      	mov	r2, r4
 8004438:	462b      	mov	r3, r5
 800443a:	f7fc fab5 	bl	80009a8 <__aeabi_dcmpeq>
 800443e:	b900      	cbnz	r0, 8004442 <_dtoa_r+0x16a>
 8004440:	3f01      	subs	r7, #1
 8004442:	2f16      	cmp	r7, #22
 8004444:	d853      	bhi.n	80044ee <_dtoa_r+0x216>
 8004446:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800444a:	4b5c      	ldr	r3, [pc, #368]	@ (80045bc <_dtoa_r+0x2e4>)
 800444c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004454:	f7fc fab2 	bl	80009bc <__aeabi_dcmplt>
 8004458:	2800      	cmp	r0, #0
 800445a:	d04a      	beq.n	80044f2 <_dtoa_r+0x21a>
 800445c:	2300      	movs	r3, #0
 800445e:	3f01      	subs	r7, #1
 8004460:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004462:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004464:	1b9b      	subs	r3, r3, r6
 8004466:	1e5a      	subs	r2, r3, #1
 8004468:	bf46      	itte	mi
 800446a:	f1c3 0801 	rsbmi	r8, r3, #1
 800446e:	2300      	movmi	r3, #0
 8004470:	f04f 0800 	movpl.w	r8, #0
 8004474:	9209      	str	r2, [sp, #36]	@ 0x24
 8004476:	bf48      	it	mi
 8004478:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800447a:	2f00      	cmp	r7, #0
 800447c:	db3b      	blt.n	80044f6 <_dtoa_r+0x21e>
 800447e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004480:	970e      	str	r7, [sp, #56]	@ 0x38
 8004482:	443b      	add	r3, r7
 8004484:	9309      	str	r3, [sp, #36]	@ 0x24
 8004486:	2300      	movs	r3, #0
 8004488:	930a      	str	r3, [sp, #40]	@ 0x28
 800448a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800448c:	2b09      	cmp	r3, #9
 800448e:	d866      	bhi.n	800455e <_dtoa_r+0x286>
 8004490:	2b05      	cmp	r3, #5
 8004492:	bfc4      	itt	gt
 8004494:	3b04      	subgt	r3, #4
 8004496:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004498:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800449a:	bfc8      	it	gt
 800449c:	2400      	movgt	r4, #0
 800449e:	f1a3 0302 	sub.w	r3, r3, #2
 80044a2:	bfd8      	it	le
 80044a4:	2401      	movle	r4, #1
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d864      	bhi.n	8004574 <_dtoa_r+0x29c>
 80044aa:	e8df f003 	tbb	[pc, r3]
 80044ae:	382b      	.short	0x382b
 80044b0:	5636      	.short	0x5636
 80044b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80044b6:	441e      	add	r6, r3
 80044b8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80044bc:	2b20      	cmp	r3, #32
 80044be:	bfc1      	itttt	gt
 80044c0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80044c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80044c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80044cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80044d0:	bfd6      	itet	le
 80044d2:	f1c3 0320 	rsble	r3, r3, #32
 80044d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80044da:	fa04 f003 	lslle.w	r0, r4, r3
 80044de:	f7fb ff81 	bl	80003e4 <__aeabi_ui2d>
 80044e2:	2201      	movs	r2, #1
 80044e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80044e8:	3e01      	subs	r6, #1
 80044ea:	9212      	str	r2, [sp, #72]	@ 0x48
 80044ec:	e775      	b.n	80043da <_dtoa_r+0x102>
 80044ee:	2301      	movs	r3, #1
 80044f0:	e7b6      	b.n	8004460 <_dtoa_r+0x188>
 80044f2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80044f4:	e7b5      	b.n	8004462 <_dtoa_r+0x18a>
 80044f6:	427b      	negs	r3, r7
 80044f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80044fa:	2300      	movs	r3, #0
 80044fc:	eba8 0807 	sub.w	r8, r8, r7
 8004500:	930e      	str	r3, [sp, #56]	@ 0x38
 8004502:	e7c2      	b.n	800448a <_dtoa_r+0x1b2>
 8004504:	2300      	movs	r3, #0
 8004506:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004508:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800450a:	2b00      	cmp	r3, #0
 800450c:	dc35      	bgt.n	800457a <_dtoa_r+0x2a2>
 800450e:	2301      	movs	r3, #1
 8004510:	461a      	mov	r2, r3
 8004512:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004516:	9221      	str	r2, [sp, #132]	@ 0x84
 8004518:	e00b      	b.n	8004532 <_dtoa_r+0x25a>
 800451a:	2301      	movs	r3, #1
 800451c:	e7f3      	b.n	8004506 <_dtoa_r+0x22e>
 800451e:	2300      	movs	r3, #0
 8004520:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004522:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004524:	18fb      	adds	r3, r7, r3
 8004526:	9308      	str	r3, [sp, #32]
 8004528:	3301      	adds	r3, #1
 800452a:	2b01      	cmp	r3, #1
 800452c:	9307      	str	r3, [sp, #28]
 800452e:	bfb8      	it	lt
 8004530:	2301      	movlt	r3, #1
 8004532:	2100      	movs	r1, #0
 8004534:	2204      	movs	r2, #4
 8004536:	f8db 001c 	ldr.w	r0, [fp, #28]
 800453a:	f102 0514 	add.w	r5, r2, #20
 800453e:	429d      	cmp	r5, r3
 8004540:	d91f      	bls.n	8004582 <_dtoa_r+0x2aa>
 8004542:	6041      	str	r1, [r0, #4]
 8004544:	4658      	mov	r0, fp
 8004546:	f000 fd8d 	bl	8005064 <_Balloc>
 800454a:	4682      	mov	sl, r0
 800454c:	2800      	cmp	r0, #0
 800454e:	d139      	bne.n	80045c4 <_dtoa_r+0x2ec>
 8004550:	4602      	mov	r2, r0
 8004552:	f240 11af 	movw	r1, #431	@ 0x1af
 8004556:	4b1a      	ldr	r3, [pc, #104]	@ (80045c0 <_dtoa_r+0x2e8>)
 8004558:	e6d2      	b.n	8004300 <_dtoa_r+0x28>
 800455a:	2301      	movs	r3, #1
 800455c:	e7e0      	b.n	8004520 <_dtoa_r+0x248>
 800455e:	2401      	movs	r4, #1
 8004560:	2300      	movs	r3, #0
 8004562:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004564:	9320      	str	r3, [sp, #128]	@ 0x80
 8004566:	f04f 33ff 	mov.w	r3, #4294967295
 800456a:	2200      	movs	r2, #0
 800456c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004570:	2312      	movs	r3, #18
 8004572:	e7d0      	b.n	8004516 <_dtoa_r+0x23e>
 8004574:	2301      	movs	r3, #1
 8004576:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004578:	e7f5      	b.n	8004566 <_dtoa_r+0x28e>
 800457a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800457c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004580:	e7d7      	b.n	8004532 <_dtoa_r+0x25a>
 8004582:	3101      	adds	r1, #1
 8004584:	0052      	lsls	r2, r2, #1
 8004586:	e7d8      	b.n	800453a <_dtoa_r+0x262>
 8004588:	636f4361 	.word	0x636f4361
 800458c:	3fd287a7 	.word	0x3fd287a7
 8004590:	8b60c8b3 	.word	0x8b60c8b3
 8004594:	3fc68a28 	.word	0x3fc68a28
 8004598:	509f79fb 	.word	0x509f79fb
 800459c:	3fd34413 	.word	0x3fd34413
 80045a0:	080062eb 	.word	0x080062eb
 80045a4:	08006302 	.word	0x08006302
 80045a8:	7ff00000 	.word	0x7ff00000
 80045ac:	080062e7 	.word	0x080062e7
 80045b0:	080062bb 	.word	0x080062bb
 80045b4:	080062ba 	.word	0x080062ba
 80045b8:	3ff80000 	.word	0x3ff80000
 80045bc:	080063f8 	.word	0x080063f8
 80045c0:	0800635a 	.word	0x0800635a
 80045c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80045c8:	6018      	str	r0, [r3, #0]
 80045ca:	9b07      	ldr	r3, [sp, #28]
 80045cc:	2b0e      	cmp	r3, #14
 80045ce:	f200 80a4 	bhi.w	800471a <_dtoa_r+0x442>
 80045d2:	2c00      	cmp	r4, #0
 80045d4:	f000 80a1 	beq.w	800471a <_dtoa_r+0x442>
 80045d8:	2f00      	cmp	r7, #0
 80045da:	dd33      	ble.n	8004644 <_dtoa_r+0x36c>
 80045dc:	4b86      	ldr	r3, [pc, #536]	@ (80047f8 <_dtoa_r+0x520>)
 80045de:	f007 020f 	and.w	r2, r7, #15
 80045e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80045e6:	05f8      	lsls	r0, r7, #23
 80045e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80045ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80045f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80045f4:	d516      	bpl.n	8004624 <_dtoa_r+0x34c>
 80045f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80045fa:	4b80      	ldr	r3, [pc, #512]	@ (80047fc <_dtoa_r+0x524>)
 80045fc:	2603      	movs	r6, #3
 80045fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004602:	f7fc f893 	bl	800072c <__aeabi_ddiv>
 8004606:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800460a:	f004 040f 	and.w	r4, r4, #15
 800460e:	4d7b      	ldr	r5, [pc, #492]	@ (80047fc <_dtoa_r+0x524>)
 8004610:	b954      	cbnz	r4, 8004628 <_dtoa_r+0x350>
 8004612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800461a:	f7fc f887 	bl	800072c <__aeabi_ddiv>
 800461e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004622:	e028      	b.n	8004676 <_dtoa_r+0x39e>
 8004624:	2602      	movs	r6, #2
 8004626:	e7f2      	b.n	800460e <_dtoa_r+0x336>
 8004628:	07e1      	lsls	r1, r4, #31
 800462a:	d508      	bpl.n	800463e <_dtoa_r+0x366>
 800462c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004630:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004634:	f7fb ff50 	bl	80004d8 <__aeabi_dmul>
 8004638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800463c:	3601      	adds	r6, #1
 800463e:	1064      	asrs	r4, r4, #1
 8004640:	3508      	adds	r5, #8
 8004642:	e7e5      	b.n	8004610 <_dtoa_r+0x338>
 8004644:	f000 80d2 	beq.w	80047ec <_dtoa_r+0x514>
 8004648:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800464c:	427c      	negs	r4, r7
 800464e:	4b6a      	ldr	r3, [pc, #424]	@ (80047f8 <_dtoa_r+0x520>)
 8004650:	f004 020f 	and.w	r2, r4, #15
 8004654:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465c:	f7fb ff3c 	bl	80004d8 <__aeabi_dmul>
 8004660:	2602      	movs	r6, #2
 8004662:	2300      	movs	r3, #0
 8004664:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004668:	4d64      	ldr	r5, [pc, #400]	@ (80047fc <_dtoa_r+0x524>)
 800466a:	1124      	asrs	r4, r4, #4
 800466c:	2c00      	cmp	r4, #0
 800466e:	f040 80b2 	bne.w	80047d6 <_dtoa_r+0x4fe>
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1d3      	bne.n	800461e <_dtoa_r+0x346>
 8004676:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800467a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 80b7 	beq.w	80047f0 <_dtoa_r+0x518>
 8004682:	2200      	movs	r2, #0
 8004684:	4620      	mov	r0, r4
 8004686:	4629      	mov	r1, r5
 8004688:	4b5d      	ldr	r3, [pc, #372]	@ (8004800 <_dtoa_r+0x528>)
 800468a:	f7fc f997 	bl	80009bc <__aeabi_dcmplt>
 800468e:	2800      	cmp	r0, #0
 8004690:	f000 80ae 	beq.w	80047f0 <_dtoa_r+0x518>
 8004694:	9b07      	ldr	r3, [sp, #28]
 8004696:	2b00      	cmp	r3, #0
 8004698:	f000 80aa 	beq.w	80047f0 <_dtoa_r+0x518>
 800469c:	9b08      	ldr	r3, [sp, #32]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	dd37      	ble.n	8004712 <_dtoa_r+0x43a>
 80046a2:	1e7b      	subs	r3, r7, #1
 80046a4:	4620      	mov	r0, r4
 80046a6:	9304      	str	r3, [sp, #16]
 80046a8:	2200      	movs	r2, #0
 80046aa:	4629      	mov	r1, r5
 80046ac:	4b55      	ldr	r3, [pc, #340]	@ (8004804 <_dtoa_r+0x52c>)
 80046ae:	f7fb ff13 	bl	80004d8 <__aeabi_dmul>
 80046b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046b6:	9c08      	ldr	r4, [sp, #32]
 80046b8:	3601      	adds	r6, #1
 80046ba:	4630      	mov	r0, r6
 80046bc:	f7fb fea2 	bl	8000404 <__aeabi_i2d>
 80046c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80046c4:	f7fb ff08 	bl	80004d8 <__aeabi_dmul>
 80046c8:	2200      	movs	r2, #0
 80046ca:	4b4f      	ldr	r3, [pc, #316]	@ (8004808 <_dtoa_r+0x530>)
 80046cc:	f7fb fd4e 	bl	800016c <__adddf3>
 80046d0:	4605      	mov	r5, r0
 80046d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80046d6:	2c00      	cmp	r4, #0
 80046d8:	f040 809a 	bne.w	8004810 <_dtoa_r+0x538>
 80046dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046e0:	2200      	movs	r2, #0
 80046e2:	4b4a      	ldr	r3, [pc, #296]	@ (800480c <_dtoa_r+0x534>)
 80046e4:	f7fb fd40 	bl	8000168 <__aeabi_dsub>
 80046e8:	4602      	mov	r2, r0
 80046ea:	460b      	mov	r3, r1
 80046ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80046f0:	462a      	mov	r2, r5
 80046f2:	4633      	mov	r3, r6
 80046f4:	f7fc f980 	bl	80009f8 <__aeabi_dcmpgt>
 80046f8:	2800      	cmp	r0, #0
 80046fa:	f040 828e 	bne.w	8004c1a <_dtoa_r+0x942>
 80046fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004702:	462a      	mov	r2, r5
 8004704:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004708:	f7fc f958 	bl	80009bc <__aeabi_dcmplt>
 800470c:	2800      	cmp	r0, #0
 800470e:	f040 8127 	bne.w	8004960 <_dtoa_r+0x688>
 8004712:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004716:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800471a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800471c:	2b00      	cmp	r3, #0
 800471e:	f2c0 8163 	blt.w	80049e8 <_dtoa_r+0x710>
 8004722:	2f0e      	cmp	r7, #14
 8004724:	f300 8160 	bgt.w	80049e8 <_dtoa_r+0x710>
 8004728:	4b33      	ldr	r3, [pc, #204]	@ (80047f8 <_dtoa_r+0x520>)
 800472a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800472e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004732:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004736:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004738:	2b00      	cmp	r3, #0
 800473a:	da03      	bge.n	8004744 <_dtoa_r+0x46c>
 800473c:	9b07      	ldr	r3, [sp, #28]
 800473e:	2b00      	cmp	r3, #0
 8004740:	f340 8100 	ble.w	8004944 <_dtoa_r+0x66c>
 8004744:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004748:	4656      	mov	r6, sl
 800474a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800474e:	4620      	mov	r0, r4
 8004750:	4629      	mov	r1, r5
 8004752:	f7fb ffeb 	bl	800072c <__aeabi_ddiv>
 8004756:	f7fc f96f 	bl	8000a38 <__aeabi_d2iz>
 800475a:	4680      	mov	r8, r0
 800475c:	f7fb fe52 	bl	8000404 <__aeabi_i2d>
 8004760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004764:	f7fb feb8 	bl	80004d8 <__aeabi_dmul>
 8004768:	4602      	mov	r2, r0
 800476a:	460b      	mov	r3, r1
 800476c:	4620      	mov	r0, r4
 800476e:	4629      	mov	r1, r5
 8004770:	f7fb fcfa 	bl	8000168 <__aeabi_dsub>
 8004774:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004778:	9d07      	ldr	r5, [sp, #28]
 800477a:	f806 4b01 	strb.w	r4, [r6], #1
 800477e:	eba6 040a 	sub.w	r4, r6, sl
 8004782:	42a5      	cmp	r5, r4
 8004784:	4602      	mov	r2, r0
 8004786:	460b      	mov	r3, r1
 8004788:	f040 8116 	bne.w	80049b8 <_dtoa_r+0x6e0>
 800478c:	f7fb fcee 	bl	800016c <__adddf3>
 8004790:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004794:	4604      	mov	r4, r0
 8004796:	460d      	mov	r5, r1
 8004798:	f7fc f92e 	bl	80009f8 <__aeabi_dcmpgt>
 800479c:	2800      	cmp	r0, #0
 800479e:	f040 80f8 	bne.w	8004992 <_dtoa_r+0x6ba>
 80047a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047a6:	4620      	mov	r0, r4
 80047a8:	4629      	mov	r1, r5
 80047aa:	f7fc f8fd 	bl	80009a8 <__aeabi_dcmpeq>
 80047ae:	b118      	cbz	r0, 80047b8 <_dtoa_r+0x4e0>
 80047b0:	f018 0f01 	tst.w	r8, #1
 80047b4:	f040 80ed 	bne.w	8004992 <_dtoa_r+0x6ba>
 80047b8:	4649      	mov	r1, r9
 80047ba:	4658      	mov	r0, fp
 80047bc:	f000 fc92 	bl	80050e4 <_Bfree>
 80047c0:	2300      	movs	r3, #0
 80047c2:	7033      	strb	r3, [r6, #0]
 80047c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80047c6:	3701      	adds	r7, #1
 80047c8:	601f      	str	r7, [r3, #0]
 80047ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 8320 	beq.w	8004e12 <_dtoa_r+0xb3a>
 80047d2:	601e      	str	r6, [r3, #0]
 80047d4:	e31d      	b.n	8004e12 <_dtoa_r+0xb3a>
 80047d6:	07e2      	lsls	r2, r4, #31
 80047d8:	d505      	bpl.n	80047e6 <_dtoa_r+0x50e>
 80047da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80047de:	f7fb fe7b 	bl	80004d8 <__aeabi_dmul>
 80047e2:	2301      	movs	r3, #1
 80047e4:	3601      	adds	r6, #1
 80047e6:	1064      	asrs	r4, r4, #1
 80047e8:	3508      	adds	r5, #8
 80047ea:	e73f      	b.n	800466c <_dtoa_r+0x394>
 80047ec:	2602      	movs	r6, #2
 80047ee:	e742      	b.n	8004676 <_dtoa_r+0x39e>
 80047f0:	9c07      	ldr	r4, [sp, #28]
 80047f2:	9704      	str	r7, [sp, #16]
 80047f4:	e761      	b.n	80046ba <_dtoa_r+0x3e2>
 80047f6:	bf00      	nop
 80047f8:	080063f8 	.word	0x080063f8
 80047fc:	080063d0 	.word	0x080063d0
 8004800:	3ff00000 	.word	0x3ff00000
 8004804:	40240000 	.word	0x40240000
 8004808:	401c0000 	.word	0x401c0000
 800480c:	40140000 	.word	0x40140000
 8004810:	4b70      	ldr	r3, [pc, #448]	@ (80049d4 <_dtoa_r+0x6fc>)
 8004812:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004814:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004818:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800481c:	4454      	add	r4, sl
 800481e:	2900      	cmp	r1, #0
 8004820:	d045      	beq.n	80048ae <_dtoa_r+0x5d6>
 8004822:	2000      	movs	r0, #0
 8004824:	496c      	ldr	r1, [pc, #432]	@ (80049d8 <_dtoa_r+0x700>)
 8004826:	f7fb ff81 	bl	800072c <__aeabi_ddiv>
 800482a:	4633      	mov	r3, r6
 800482c:	462a      	mov	r2, r5
 800482e:	f7fb fc9b 	bl	8000168 <__aeabi_dsub>
 8004832:	4656      	mov	r6, sl
 8004834:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004838:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800483c:	f7fc f8fc 	bl	8000a38 <__aeabi_d2iz>
 8004840:	4605      	mov	r5, r0
 8004842:	f7fb fddf 	bl	8000404 <__aeabi_i2d>
 8004846:	4602      	mov	r2, r0
 8004848:	460b      	mov	r3, r1
 800484a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800484e:	f7fb fc8b 	bl	8000168 <__aeabi_dsub>
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	3530      	adds	r5, #48	@ 0x30
 8004858:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800485c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004860:	f806 5b01 	strb.w	r5, [r6], #1
 8004864:	f7fc f8aa 	bl	80009bc <__aeabi_dcmplt>
 8004868:	2800      	cmp	r0, #0
 800486a:	d163      	bne.n	8004934 <_dtoa_r+0x65c>
 800486c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004870:	2000      	movs	r0, #0
 8004872:	495a      	ldr	r1, [pc, #360]	@ (80049dc <_dtoa_r+0x704>)
 8004874:	f7fb fc78 	bl	8000168 <__aeabi_dsub>
 8004878:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800487c:	f7fc f89e 	bl	80009bc <__aeabi_dcmplt>
 8004880:	2800      	cmp	r0, #0
 8004882:	f040 8087 	bne.w	8004994 <_dtoa_r+0x6bc>
 8004886:	42a6      	cmp	r6, r4
 8004888:	f43f af43 	beq.w	8004712 <_dtoa_r+0x43a>
 800488c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004890:	2200      	movs	r2, #0
 8004892:	4b53      	ldr	r3, [pc, #332]	@ (80049e0 <_dtoa_r+0x708>)
 8004894:	f7fb fe20 	bl	80004d8 <__aeabi_dmul>
 8004898:	2200      	movs	r2, #0
 800489a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800489e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048a2:	4b4f      	ldr	r3, [pc, #316]	@ (80049e0 <_dtoa_r+0x708>)
 80048a4:	f7fb fe18 	bl	80004d8 <__aeabi_dmul>
 80048a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048ac:	e7c4      	b.n	8004838 <_dtoa_r+0x560>
 80048ae:	4631      	mov	r1, r6
 80048b0:	4628      	mov	r0, r5
 80048b2:	f7fb fe11 	bl	80004d8 <__aeabi_dmul>
 80048b6:	4656      	mov	r6, sl
 80048b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80048bc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80048be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048c2:	f7fc f8b9 	bl	8000a38 <__aeabi_d2iz>
 80048c6:	4605      	mov	r5, r0
 80048c8:	f7fb fd9c 	bl	8000404 <__aeabi_i2d>
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048d4:	f7fb fc48 	bl	8000168 <__aeabi_dsub>
 80048d8:	4602      	mov	r2, r0
 80048da:	460b      	mov	r3, r1
 80048dc:	3530      	adds	r5, #48	@ 0x30
 80048de:	f806 5b01 	strb.w	r5, [r6], #1
 80048e2:	42a6      	cmp	r6, r4
 80048e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	d124      	bne.n	8004938 <_dtoa_r+0x660>
 80048ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80048f2:	4b39      	ldr	r3, [pc, #228]	@ (80049d8 <_dtoa_r+0x700>)
 80048f4:	f7fb fc3a 	bl	800016c <__adddf3>
 80048f8:	4602      	mov	r2, r0
 80048fa:	460b      	mov	r3, r1
 80048fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004900:	f7fc f87a 	bl	80009f8 <__aeabi_dcmpgt>
 8004904:	2800      	cmp	r0, #0
 8004906:	d145      	bne.n	8004994 <_dtoa_r+0x6bc>
 8004908:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800490c:	2000      	movs	r0, #0
 800490e:	4932      	ldr	r1, [pc, #200]	@ (80049d8 <_dtoa_r+0x700>)
 8004910:	f7fb fc2a 	bl	8000168 <__aeabi_dsub>
 8004914:	4602      	mov	r2, r0
 8004916:	460b      	mov	r3, r1
 8004918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800491c:	f7fc f84e 	bl	80009bc <__aeabi_dcmplt>
 8004920:	2800      	cmp	r0, #0
 8004922:	f43f aef6 	beq.w	8004712 <_dtoa_r+0x43a>
 8004926:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004928:	1e73      	subs	r3, r6, #1
 800492a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800492c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004930:	2b30      	cmp	r3, #48	@ 0x30
 8004932:	d0f8      	beq.n	8004926 <_dtoa_r+0x64e>
 8004934:	9f04      	ldr	r7, [sp, #16]
 8004936:	e73f      	b.n	80047b8 <_dtoa_r+0x4e0>
 8004938:	4b29      	ldr	r3, [pc, #164]	@ (80049e0 <_dtoa_r+0x708>)
 800493a:	f7fb fdcd 	bl	80004d8 <__aeabi_dmul>
 800493e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004942:	e7bc      	b.n	80048be <_dtoa_r+0x5e6>
 8004944:	d10c      	bne.n	8004960 <_dtoa_r+0x688>
 8004946:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800494a:	2200      	movs	r2, #0
 800494c:	4b25      	ldr	r3, [pc, #148]	@ (80049e4 <_dtoa_r+0x70c>)
 800494e:	f7fb fdc3 	bl	80004d8 <__aeabi_dmul>
 8004952:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004956:	f7fc f845 	bl	80009e4 <__aeabi_dcmpge>
 800495a:	2800      	cmp	r0, #0
 800495c:	f000 815b 	beq.w	8004c16 <_dtoa_r+0x93e>
 8004960:	2400      	movs	r4, #0
 8004962:	4625      	mov	r5, r4
 8004964:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004966:	4656      	mov	r6, sl
 8004968:	43db      	mvns	r3, r3
 800496a:	9304      	str	r3, [sp, #16]
 800496c:	2700      	movs	r7, #0
 800496e:	4621      	mov	r1, r4
 8004970:	4658      	mov	r0, fp
 8004972:	f000 fbb7 	bl	80050e4 <_Bfree>
 8004976:	2d00      	cmp	r5, #0
 8004978:	d0dc      	beq.n	8004934 <_dtoa_r+0x65c>
 800497a:	b12f      	cbz	r7, 8004988 <_dtoa_r+0x6b0>
 800497c:	42af      	cmp	r7, r5
 800497e:	d003      	beq.n	8004988 <_dtoa_r+0x6b0>
 8004980:	4639      	mov	r1, r7
 8004982:	4658      	mov	r0, fp
 8004984:	f000 fbae 	bl	80050e4 <_Bfree>
 8004988:	4629      	mov	r1, r5
 800498a:	4658      	mov	r0, fp
 800498c:	f000 fbaa 	bl	80050e4 <_Bfree>
 8004990:	e7d0      	b.n	8004934 <_dtoa_r+0x65c>
 8004992:	9704      	str	r7, [sp, #16]
 8004994:	4633      	mov	r3, r6
 8004996:	461e      	mov	r6, r3
 8004998:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800499c:	2a39      	cmp	r2, #57	@ 0x39
 800499e:	d107      	bne.n	80049b0 <_dtoa_r+0x6d8>
 80049a0:	459a      	cmp	sl, r3
 80049a2:	d1f8      	bne.n	8004996 <_dtoa_r+0x6be>
 80049a4:	9a04      	ldr	r2, [sp, #16]
 80049a6:	3201      	adds	r2, #1
 80049a8:	9204      	str	r2, [sp, #16]
 80049aa:	2230      	movs	r2, #48	@ 0x30
 80049ac:	f88a 2000 	strb.w	r2, [sl]
 80049b0:	781a      	ldrb	r2, [r3, #0]
 80049b2:	3201      	adds	r2, #1
 80049b4:	701a      	strb	r2, [r3, #0]
 80049b6:	e7bd      	b.n	8004934 <_dtoa_r+0x65c>
 80049b8:	2200      	movs	r2, #0
 80049ba:	4b09      	ldr	r3, [pc, #36]	@ (80049e0 <_dtoa_r+0x708>)
 80049bc:	f7fb fd8c 	bl	80004d8 <__aeabi_dmul>
 80049c0:	2200      	movs	r2, #0
 80049c2:	2300      	movs	r3, #0
 80049c4:	4604      	mov	r4, r0
 80049c6:	460d      	mov	r5, r1
 80049c8:	f7fb ffee 	bl	80009a8 <__aeabi_dcmpeq>
 80049cc:	2800      	cmp	r0, #0
 80049ce:	f43f aebc 	beq.w	800474a <_dtoa_r+0x472>
 80049d2:	e6f1      	b.n	80047b8 <_dtoa_r+0x4e0>
 80049d4:	080063f8 	.word	0x080063f8
 80049d8:	3fe00000 	.word	0x3fe00000
 80049dc:	3ff00000 	.word	0x3ff00000
 80049e0:	40240000 	.word	0x40240000
 80049e4:	40140000 	.word	0x40140000
 80049e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80049ea:	2a00      	cmp	r2, #0
 80049ec:	f000 80db 	beq.w	8004ba6 <_dtoa_r+0x8ce>
 80049f0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80049f2:	2a01      	cmp	r2, #1
 80049f4:	f300 80bf 	bgt.w	8004b76 <_dtoa_r+0x89e>
 80049f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80049fa:	2a00      	cmp	r2, #0
 80049fc:	f000 80b7 	beq.w	8004b6e <_dtoa_r+0x896>
 8004a00:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004a04:	4646      	mov	r6, r8
 8004a06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004a08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a0a:	2101      	movs	r1, #1
 8004a0c:	441a      	add	r2, r3
 8004a0e:	4658      	mov	r0, fp
 8004a10:	4498      	add	r8, r3
 8004a12:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a14:	f000 fc1a 	bl	800524c <__i2b>
 8004a18:	4605      	mov	r5, r0
 8004a1a:	b15e      	cbz	r6, 8004a34 <_dtoa_r+0x75c>
 8004a1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	dd08      	ble.n	8004a34 <_dtoa_r+0x75c>
 8004a22:	42b3      	cmp	r3, r6
 8004a24:	bfa8      	it	ge
 8004a26:	4633      	movge	r3, r6
 8004a28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a2a:	eba8 0803 	sub.w	r8, r8, r3
 8004a2e:	1af6      	subs	r6, r6, r3
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a36:	b1f3      	cbz	r3, 8004a76 <_dtoa_r+0x79e>
 8004a38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 80b7 	beq.w	8004bae <_dtoa_r+0x8d6>
 8004a40:	b18c      	cbz	r4, 8004a66 <_dtoa_r+0x78e>
 8004a42:	4629      	mov	r1, r5
 8004a44:	4622      	mov	r2, r4
 8004a46:	4658      	mov	r0, fp
 8004a48:	f000 fcbe 	bl	80053c8 <__pow5mult>
 8004a4c:	464a      	mov	r2, r9
 8004a4e:	4601      	mov	r1, r0
 8004a50:	4605      	mov	r5, r0
 8004a52:	4658      	mov	r0, fp
 8004a54:	f000 fc10 	bl	8005278 <__multiply>
 8004a58:	4649      	mov	r1, r9
 8004a5a:	9004      	str	r0, [sp, #16]
 8004a5c:	4658      	mov	r0, fp
 8004a5e:	f000 fb41 	bl	80050e4 <_Bfree>
 8004a62:	9b04      	ldr	r3, [sp, #16]
 8004a64:	4699      	mov	r9, r3
 8004a66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a68:	1b1a      	subs	r2, r3, r4
 8004a6a:	d004      	beq.n	8004a76 <_dtoa_r+0x79e>
 8004a6c:	4649      	mov	r1, r9
 8004a6e:	4658      	mov	r0, fp
 8004a70:	f000 fcaa 	bl	80053c8 <__pow5mult>
 8004a74:	4681      	mov	r9, r0
 8004a76:	2101      	movs	r1, #1
 8004a78:	4658      	mov	r0, fp
 8004a7a:	f000 fbe7 	bl	800524c <__i2b>
 8004a7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a80:	4604      	mov	r4, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f000 81c9 	beq.w	8004e1a <_dtoa_r+0xb42>
 8004a88:	461a      	mov	r2, r3
 8004a8a:	4601      	mov	r1, r0
 8004a8c:	4658      	mov	r0, fp
 8004a8e:	f000 fc9b 	bl	80053c8 <__pow5mult>
 8004a92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004a94:	4604      	mov	r4, r0
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	f300 808f 	bgt.w	8004bba <_dtoa_r+0x8e2>
 8004a9c:	9b02      	ldr	r3, [sp, #8]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	f040 8087 	bne.w	8004bb2 <_dtoa_r+0x8da>
 8004aa4:	9b03      	ldr	r3, [sp, #12]
 8004aa6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f040 8083 	bne.w	8004bb6 <_dtoa_r+0x8de>
 8004ab0:	9b03      	ldr	r3, [sp, #12]
 8004ab2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ab6:	0d1b      	lsrs	r3, r3, #20
 8004ab8:	051b      	lsls	r3, r3, #20
 8004aba:	b12b      	cbz	r3, 8004ac8 <_dtoa_r+0x7f0>
 8004abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004abe:	f108 0801 	add.w	r8, r8, #1
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004aca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f000 81aa 	beq.w	8004e26 <_dtoa_r+0xb4e>
 8004ad2:	6923      	ldr	r3, [r4, #16]
 8004ad4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004ad8:	6918      	ldr	r0, [r3, #16]
 8004ada:	f000 fb6b 	bl	80051b4 <__hi0bits>
 8004ade:	f1c0 0020 	rsb	r0, r0, #32
 8004ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ae4:	4418      	add	r0, r3
 8004ae6:	f010 001f 	ands.w	r0, r0, #31
 8004aea:	d071      	beq.n	8004bd0 <_dtoa_r+0x8f8>
 8004aec:	f1c0 0320 	rsb	r3, r0, #32
 8004af0:	2b04      	cmp	r3, #4
 8004af2:	dd65      	ble.n	8004bc0 <_dtoa_r+0x8e8>
 8004af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004af6:	f1c0 001c 	rsb	r0, r0, #28
 8004afa:	4403      	add	r3, r0
 8004afc:	4480      	add	r8, r0
 8004afe:	4406      	add	r6, r0
 8004b00:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b02:	f1b8 0f00 	cmp.w	r8, #0
 8004b06:	dd05      	ble.n	8004b14 <_dtoa_r+0x83c>
 8004b08:	4649      	mov	r1, r9
 8004b0a:	4642      	mov	r2, r8
 8004b0c:	4658      	mov	r0, fp
 8004b0e:	f000 fcb5 	bl	800547c <__lshift>
 8004b12:	4681      	mov	r9, r0
 8004b14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	dd05      	ble.n	8004b26 <_dtoa_r+0x84e>
 8004b1a:	4621      	mov	r1, r4
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	4658      	mov	r0, fp
 8004b20:	f000 fcac 	bl	800547c <__lshift>
 8004b24:	4604      	mov	r4, r0
 8004b26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d053      	beq.n	8004bd4 <_dtoa_r+0x8fc>
 8004b2c:	4621      	mov	r1, r4
 8004b2e:	4648      	mov	r0, r9
 8004b30:	f000 fd10 	bl	8005554 <__mcmp>
 8004b34:	2800      	cmp	r0, #0
 8004b36:	da4d      	bge.n	8004bd4 <_dtoa_r+0x8fc>
 8004b38:	1e7b      	subs	r3, r7, #1
 8004b3a:	4649      	mov	r1, r9
 8004b3c:	9304      	str	r3, [sp, #16]
 8004b3e:	220a      	movs	r2, #10
 8004b40:	2300      	movs	r3, #0
 8004b42:	4658      	mov	r0, fp
 8004b44:	f000 faf0 	bl	8005128 <__multadd>
 8004b48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b4a:	4681      	mov	r9, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 816c 	beq.w	8004e2a <_dtoa_r+0xb52>
 8004b52:	2300      	movs	r3, #0
 8004b54:	4629      	mov	r1, r5
 8004b56:	220a      	movs	r2, #10
 8004b58:	4658      	mov	r0, fp
 8004b5a:	f000 fae5 	bl	8005128 <__multadd>
 8004b5e:	9b08      	ldr	r3, [sp, #32]
 8004b60:	4605      	mov	r5, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	dc61      	bgt.n	8004c2a <_dtoa_r+0x952>
 8004b66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	dc3b      	bgt.n	8004be4 <_dtoa_r+0x90c>
 8004b6c:	e05d      	b.n	8004c2a <_dtoa_r+0x952>
 8004b6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004b70:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004b74:	e746      	b.n	8004a04 <_dtoa_r+0x72c>
 8004b76:	9b07      	ldr	r3, [sp, #28]
 8004b78:	1e5c      	subs	r4, r3, #1
 8004b7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b7c:	42a3      	cmp	r3, r4
 8004b7e:	bfbf      	itttt	lt
 8004b80:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004b82:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8004b84:	1ae3      	sublt	r3, r4, r3
 8004b86:	18d2      	addlt	r2, r2, r3
 8004b88:	bfa8      	it	ge
 8004b8a:	1b1c      	subge	r4, r3, r4
 8004b8c:	9b07      	ldr	r3, [sp, #28]
 8004b8e:	bfbe      	ittt	lt
 8004b90:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004b92:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8004b94:	2400      	movlt	r4, #0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	bfb5      	itete	lt
 8004b9a:	eba8 0603 	sublt.w	r6, r8, r3
 8004b9e:	4646      	movge	r6, r8
 8004ba0:	2300      	movlt	r3, #0
 8004ba2:	9b07      	ldrge	r3, [sp, #28]
 8004ba4:	e730      	b.n	8004a08 <_dtoa_r+0x730>
 8004ba6:	4646      	mov	r6, r8
 8004ba8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004baa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004bac:	e735      	b.n	8004a1a <_dtoa_r+0x742>
 8004bae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bb0:	e75c      	b.n	8004a6c <_dtoa_r+0x794>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e788      	b.n	8004ac8 <_dtoa_r+0x7f0>
 8004bb6:	9b02      	ldr	r3, [sp, #8]
 8004bb8:	e786      	b.n	8004ac8 <_dtoa_r+0x7f0>
 8004bba:	2300      	movs	r3, #0
 8004bbc:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bbe:	e788      	b.n	8004ad2 <_dtoa_r+0x7fa>
 8004bc0:	d09f      	beq.n	8004b02 <_dtoa_r+0x82a>
 8004bc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004bc4:	331c      	adds	r3, #28
 8004bc6:	441a      	add	r2, r3
 8004bc8:	4498      	add	r8, r3
 8004bca:	441e      	add	r6, r3
 8004bcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bce:	e798      	b.n	8004b02 <_dtoa_r+0x82a>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	e7f6      	b.n	8004bc2 <_dtoa_r+0x8ea>
 8004bd4:	9b07      	ldr	r3, [sp, #28]
 8004bd6:	9704      	str	r7, [sp, #16]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	dc20      	bgt.n	8004c1e <_dtoa_r+0x946>
 8004bdc:	9308      	str	r3, [sp, #32]
 8004bde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	dd1e      	ble.n	8004c22 <_dtoa_r+0x94a>
 8004be4:	9b08      	ldr	r3, [sp, #32]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f47f aebc 	bne.w	8004964 <_dtoa_r+0x68c>
 8004bec:	4621      	mov	r1, r4
 8004bee:	2205      	movs	r2, #5
 8004bf0:	4658      	mov	r0, fp
 8004bf2:	f000 fa99 	bl	8005128 <__multadd>
 8004bf6:	4601      	mov	r1, r0
 8004bf8:	4604      	mov	r4, r0
 8004bfa:	4648      	mov	r0, r9
 8004bfc:	f000 fcaa 	bl	8005554 <__mcmp>
 8004c00:	2800      	cmp	r0, #0
 8004c02:	f77f aeaf 	ble.w	8004964 <_dtoa_r+0x68c>
 8004c06:	2331      	movs	r3, #49	@ 0x31
 8004c08:	4656      	mov	r6, sl
 8004c0a:	f806 3b01 	strb.w	r3, [r6], #1
 8004c0e:	9b04      	ldr	r3, [sp, #16]
 8004c10:	3301      	adds	r3, #1
 8004c12:	9304      	str	r3, [sp, #16]
 8004c14:	e6aa      	b.n	800496c <_dtoa_r+0x694>
 8004c16:	9c07      	ldr	r4, [sp, #28]
 8004c18:	9704      	str	r7, [sp, #16]
 8004c1a:	4625      	mov	r5, r4
 8004c1c:	e7f3      	b.n	8004c06 <_dtoa_r+0x92e>
 8004c1e:	9b07      	ldr	r3, [sp, #28]
 8004c20:	9308      	str	r3, [sp, #32]
 8004c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 8104 	beq.w	8004e32 <_dtoa_r+0xb5a>
 8004c2a:	2e00      	cmp	r6, #0
 8004c2c:	dd05      	ble.n	8004c3a <_dtoa_r+0x962>
 8004c2e:	4629      	mov	r1, r5
 8004c30:	4632      	mov	r2, r6
 8004c32:	4658      	mov	r0, fp
 8004c34:	f000 fc22 	bl	800547c <__lshift>
 8004c38:	4605      	mov	r5, r0
 8004c3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d05a      	beq.n	8004cf6 <_dtoa_r+0xa1e>
 8004c40:	4658      	mov	r0, fp
 8004c42:	6869      	ldr	r1, [r5, #4]
 8004c44:	f000 fa0e 	bl	8005064 <_Balloc>
 8004c48:	4606      	mov	r6, r0
 8004c4a:	b928      	cbnz	r0, 8004c58 <_dtoa_r+0x980>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004c52:	4b83      	ldr	r3, [pc, #524]	@ (8004e60 <_dtoa_r+0xb88>)
 8004c54:	f7ff bb54 	b.w	8004300 <_dtoa_r+0x28>
 8004c58:	692a      	ldr	r2, [r5, #16]
 8004c5a:	f105 010c 	add.w	r1, r5, #12
 8004c5e:	3202      	adds	r2, #2
 8004c60:	0092      	lsls	r2, r2, #2
 8004c62:	300c      	adds	r0, #12
 8004c64:	f000 ffa8 	bl	8005bb8 <memcpy>
 8004c68:	2201      	movs	r2, #1
 8004c6a:	4631      	mov	r1, r6
 8004c6c:	4658      	mov	r0, fp
 8004c6e:	f000 fc05 	bl	800547c <__lshift>
 8004c72:	462f      	mov	r7, r5
 8004c74:	4605      	mov	r5, r0
 8004c76:	f10a 0301 	add.w	r3, sl, #1
 8004c7a:	9307      	str	r3, [sp, #28]
 8004c7c:	9b08      	ldr	r3, [sp, #32]
 8004c7e:	4453      	add	r3, sl
 8004c80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c82:	9b02      	ldr	r3, [sp, #8]
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c8a:	9b07      	ldr	r3, [sp, #28]
 8004c8c:	4621      	mov	r1, r4
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	4648      	mov	r0, r9
 8004c92:	9302      	str	r3, [sp, #8]
 8004c94:	f7ff fa97 	bl	80041c6 <quorem>
 8004c98:	4639      	mov	r1, r7
 8004c9a:	9008      	str	r0, [sp, #32]
 8004c9c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004ca0:	4648      	mov	r0, r9
 8004ca2:	f000 fc57 	bl	8005554 <__mcmp>
 8004ca6:	462a      	mov	r2, r5
 8004ca8:	9009      	str	r0, [sp, #36]	@ 0x24
 8004caa:	4621      	mov	r1, r4
 8004cac:	4658      	mov	r0, fp
 8004cae:	f000 fc6d 	bl	800558c <__mdiff>
 8004cb2:	68c2      	ldr	r2, [r0, #12]
 8004cb4:	4606      	mov	r6, r0
 8004cb6:	bb02      	cbnz	r2, 8004cfa <_dtoa_r+0xa22>
 8004cb8:	4601      	mov	r1, r0
 8004cba:	4648      	mov	r0, r9
 8004cbc:	f000 fc4a 	bl	8005554 <__mcmp>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	4631      	mov	r1, r6
 8004cc4:	4658      	mov	r0, fp
 8004cc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8004cc8:	f000 fa0c 	bl	80050e4 <_Bfree>
 8004ccc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004cce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004cd0:	9e07      	ldr	r6, [sp, #28]
 8004cd2:	ea43 0102 	orr.w	r1, r3, r2
 8004cd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004cd8:	4319      	orrs	r1, r3
 8004cda:	d110      	bne.n	8004cfe <_dtoa_r+0xa26>
 8004cdc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004ce0:	d029      	beq.n	8004d36 <_dtoa_r+0xa5e>
 8004ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	dd02      	ble.n	8004cee <_dtoa_r+0xa16>
 8004ce8:	9b08      	ldr	r3, [sp, #32]
 8004cea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004cee:	9b02      	ldr	r3, [sp, #8]
 8004cf0:	f883 8000 	strb.w	r8, [r3]
 8004cf4:	e63b      	b.n	800496e <_dtoa_r+0x696>
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	e7bb      	b.n	8004c72 <_dtoa_r+0x99a>
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	e7e1      	b.n	8004cc2 <_dtoa_r+0x9ea>
 8004cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	db04      	blt.n	8004d0e <_dtoa_r+0xa36>
 8004d04:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8004d06:	430b      	orrs	r3, r1
 8004d08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004d0a:	430b      	orrs	r3, r1
 8004d0c:	d120      	bne.n	8004d50 <_dtoa_r+0xa78>
 8004d0e:	2a00      	cmp	r2, #0
 8004d10:	dded      	ble.n	8004cee <_dtoa_r+0xa16>
 8004d12:	4649      	mov	r1, r9
 8004d14:	2201      	movs	r2, #1
 8004d16:	4658      	mov	r0, fp
 8004d18:	f000 fbb0 	bl	800547c <__lshift>
 8004d1c:	4621      	mov	r1, r4
 8004d1e:	4681      	mov	r9, r0
 8004d20:	f000 fc18 	bl	8005554 <__mcmp>
 8004d24:	2800      	cmp	r0, #0
 8004d26:	dc03      	bgt.n	8004d30 <_dtoa_r+0xa58>
 8004d28:	d1e1      	bne.n	8004cee <_dtoa_r+0xa16>
 8004d2a:	f018 0f01 	tst.w	r8, #1
 8004d2e:	d0de      	beq.n	8004cee <_dtoa_r+0xa16>
 8004d30:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d34:	d1d8      	bne.n	8004ce8 <_dtoa_r+0xa10>
 8004d36:	2339      	movs	r3, #57	@ 0x39
 8004d38:	9a02      	ldr	r2, [sp, #8]
 8004d3a:	7013      	strb	r3, [r2, #0]
 8004d3c:	4633      	mov	r3, r6
 8004d3e:	461e      	mov	r6, r3
 8004d40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	2a39      	cmp	r2, #57	@ 0x39
 8004d48:	d052      	beq.n	8004df0 <_dtoa_r+0xb18>
 8004d4a:	3201      	adds	r2, #1
 8004d4c:	701a      	strb	r2, [r3, #0]
 8004d4e:	e60e      	b.n	800496e <_dtoa_r+0x696>
 8004d50:	2a00      	cmp	r2, #0
 8004d52:	dd07      	ble.n	8004d64 <_dtoa_r+0xa8c>
 8004d54:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d58:	d0ed      	beq.n	8004d36 <_dtoa_r+0xa5e>
 8004d5a:	9a02      	ldr	r2, [sp, #8]
 8004d5c:	f108 0301 	add.w	r3, r8, #1
 8004d60:	7013      	strb	r3, [r2, #0]
 8004d62:	e604      	b.n	800496e <_dtoa_r+0x696>
 8004d64:	9b07      	ldr	r3, [sp, #28]
 8004d66:	9a07      	ldr	r2, [sp, #28]
 8004d68:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004d6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d028      	beq.n	8004dc4 <_dtoa_r+0xaec>
 8004d72:	4649      	mov	r1, r9
 8004d74:	2300      	movs	r3, #0
 8004d76:	220a      	movs	r2, #10
 8004d78:	4658      	mov	r0, fp
 8004d7a:	f000 f9d5 	bl	8005128 <__multadd>
 8004d7e:	42af      	cmp	r7, r5
 8004d80:	4681      	mov	r9, r0
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	f04f 020a 	mov.w	r2, #10
 8004d8a:	4639      	mov	r1, r7
 8004d8c:	4658      	mov	r0, fp
 8004d8e:	d107      	bne.n	8004da0 <_dtoa_r+0xac8>
 8004d90:	f000 f9ca 	bl	8005128 <__multadd>
 8004d94:	4607      	mov	r7, r0
 8004d96:	4605      	mov	r5, r0
 8004d98:	9b07      	ldr	r3, [sp, #28]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	9307      	str	r3, [sp, #28]
 8004d9e:	e774      	b.n	8004c8a <_dtoa_r+0x9b2>
 8004da0:	f000 f9c2 	bl	8005128 <__multadd>
 8004da4:	4629      	mov	r1, r5
 8004da6:	4607      	mov	r7, r0
 8004da8:	2300      	movs	r3, #0
 8004daa:	220a      	movs	r2, #10
 8004dac:	4658      	mov	r0, fp
 8004dae:	f000 f9bb 	bl	8005128 <__multadd>
 8004db2:	4605      	mov	r5, r0
 8004db4:	e7f0      	b.n	8004d98 <_dtoa_r+0xac0>
 8004db6:	9b08      	ldr	r3, [sp, #32]
 8004db8:	2700      	movs	r7, #0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bfcc      	ite	gt
 8004dbe:	461e      	movgt	r6, r3
 8004dc0:	2601      	movle	r6, #1
 8004dc2:	4456      	add	r6, sl
 8004dc4:	4649      	mov	r1, r9
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	4658      	mov	r0, fp
 8004dca:	f000 fb57 	bl	800547c <__lshift>
 8004dce:	4621      	mov	r1, r4
 8004dd0:	4681      	mov	r9, r0
 8004dd2:	f000 fbbf 	bl	8005554 <__mcmp>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	dcb0      	bgt.n	8004d3c <_dtoa_r+0xa64>
 8004dda:	d102      	bne.n	8004de2 <_dtoa_r+0xb0a>
 8004ddc:	f018 0f01 	tst.w	r8, #1
 8004de0:	d1ac      	bne.n	8004d3c <_dtoa_r+0xa64>
 8004de2:	4633      	mov	r3, r6
 8004de4:	461e      	mov	r6, r3
 8004de6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004dea:	2a30      	cmp	r2, #48	@ 0x30
 8004dec:	d0fa      	beq.n	8004de4 <_dtoa_r+0xb0c>
 8004dee:	e5be      	b.n	800496e <_dtoa_r+0x696>
 8004df0:	459a      	cmp	sl, r3
 8004df2:	d1a4      	bne.n	8004d3e <_dtoa_r+0xa66>
 8004df4:	9b04      	ldr	r3, [sp, #16]
 8004df6:	3301      	adds	r3, #1
 8004df8:	9304      	str	r3, [sp, #16]
 8004dfa:	2331      	movs	r3, #49	@ 0x31
 8004dfc:	f88a 3000 	strb.w	r3, [sl]
 8004e00:	e5b5      	b.n	800496e <_dtoa_r+0x696>
 8004e02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004e04:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004e64 <_dtoa_r+0xb8c>
 8004e08:	b11b      	cbz	r3, 8004e12 <_dtoa_r+0xb3a>
 8004e0a:	f10a 0308 	add.w	r3, sl, #8
 8004e0e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004e10:	6013      	str	r3, [r2, #0]
 8004e12:	4650      	mov	r0, sl
 8004e14:	b017      	add	sp, #92	@ 0x5c
 8004e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	f77f ae3d 	ble.w	8004a9c <_dtoa_r+0x7c4>
 8004e22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e24:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e26:	2001      	movs	r0, #1
 8004e28:	e65b      	b.n	8004ae2 <_dtoa_r+0x80a>
 8004e2a:	9b08      	ldr	r3, [sp, #32]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	f77f aed6 	ble.w	8004bde <_dtoa_r+0x906>
 8004e32:	4656      	mov	r6, sl
 8004e34:	4621      	mov	r1, r4
 8004e36:	4648      	mov	r0, r9
 8004e38:	f7ff f9c5 	bl	80041c6 <quorem>
 8004e3c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004e40:	9b08      	ldr	r3, [sp, #32]
 8004e42:	f806 8b01 	strb.w	r8, [r6], #1
 8004e46:	eba6 020a 	sub.w	r2, r6, sl
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	ddb3      	ble.n	8004db6 <_dtoa_r+0xade>
 8004e4e:	4649      	mov	r1, r9
 8004e50:	2300      	movs	r3, #0
 8004e52:	220a      	movs	r2, #10
 8004e54:	4658      	mov	r0, fp
 8004e56:	f000 f967 	bl	8005128 <__multadd>
 8004e5a:	4681      	mov	r9, r0
 8004e5c:	e7ea      	b.n	8004e34 <_dtoa_r+0xb5c>
 8004e5e:	bf00      	nop
 8004e60:	0800635a 	.word	0x0800635a
 8004e64:	080062de 	.word	0x080062de

08004e68 <_free_r>:
 8004e68:	b538      	push	{r3, r4, r5, lr}
 8004e6a:	4605      	mov	r5, r0
 8004e6c:	2900      	cmp	r1, #0
 8004e6e:	d040      	beq.n	8004ef2 <_free_r+0x8a>
 8004e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e74:	1f0c      	subs	r4, r1, #4
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	bfb8      	it	lt
 8004e7a:	18e4      	addlt	r4, r4, r3
 8004e7c:	f000 f8e6 	bl	800504c <__malloc_lock>
 8004e80:	4a1c      	ldr	r2, [pc, #112]	@ (8004ef4 <_free_r+0x8c>)
 8004e82:	6813      	ldr	r3, [r2, #0]
 8004e84:	b933      	cbnz	r3, 8004e94 <_free_r+0x2c>
 8004e86:	6063      	str	r3, [r4, #4]
 8004e88:	6014      	str	r4, [r2, #0]
 8004e8a:	4628      	mov	r0, r5
 8004e8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e90:	f000 b8e2 	b.w	8005058 <__malloc_unlock>
 8004e94:	42a3      	cmp	r3, r4
 8004e96:	d908      	bls.n	8004eaa <_free_r+0x42>
 8004e98:	6820      	ldr	r0, [r4, #0]
 8004e9a:	1821      	adds	r1, r4, r0
 8004e9c:	428b      	cmp	r3, r1
 8004e9e:	bf01      	itttt	eq
 8004ea0:	6819      	ldreq	r1, [r3, #0]
 8004ea2:	685b      	ldreq	r3, [r3, #4]
 8004ea4:	1809      	addeq	r1, r1, r0
 8004ea6:	6021      	streq	r1, [r4, #0]
 8004ea8:	e7ed      	b.n	8004e86 <_free_r+0x1e>
 8004eaa:	461a      	mov	r2, r3
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	b10b      	cbz	r3, 8004eb4 <_free_r+0x4c>
 8004eb0:	42a3      	cmp	r3, r4
 8004eb2:	d9fa      	bls.n	8004eaa <_free_r+0x42>
 8004eb4:	6811      	ldr	r1, [r2, #0]
 8004eb6:	1850      	adds	r0, r2, r1
 8004eb8:	42a0      	cmp	r0, r4
 8004eba:	d10b      	bne.n	8004ed4 <_free_r+0x6c>
 8004ebc:	6820      	ldr	r0, [r4, #0]
 8004ebe:	4401      	add	r1, r0
 8004ec0:	1850      	adds	r0, r2, r1
 8004ec2:	4283      	cmp	r3, r0
 8004ec4:	6011      	str	r1, [r2, #0]
 8004ec6:	d1e0      	bne.n	8004e8a <_free_r+0x22>
 8004ec8:	6818      	ldr	r0, [r3, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	4408      	add	r0, r1
 8004ece:	6010      	str	r0, [r2, #0]
 8004ed0:	6053      	str	r3, [r2, #4]
 8004ed2:	e7da      	b.n	8004e8a <_free_r+0x22>
 8004ed4:	d902      	bls.n	8004edc <_free_r+0x74>
 8004ed6:	230c      	movs	r3, #12
 8004ed8:	602b      	str	r3, [r5, #0]
 8004eda:	e7d6      	b.n	8004e8a <_free_r+0x22>
 8004edc:	6820      	ldr	r0, [r4, #0]
 8004ede:	1821      	adds	r1, r4, r0
 8004ee0:	428b      	cmp	r3, r1
 8004ee2:	bf01      	itttt	eq
 8004ee4:	6819      	ldreq	r1, [r3, #0]
 8004ee6:	685b      	ldreq	r3, [r3, #4]
 8004ee8:	1809      	addeq	r1, r1, r0
 8004eea:	6021      	streq	r1, [r4, #0]
 8004eec:	6063      	str	r3, [r4, #4]
 8004eee:	6054      	str	r4, [r2, #4]
 8004ef0:	e7cb      	b.n	8004e8a <_free_r+0x22>
 8004ef2:	bd38      	pop	{r3, r4, r5, pc}
 8004ef4:	200003f4 	.word	0x200003f4

08004ef8 <malloc>:
 8004ef8:	4b02      	ldr	r3, [pc, #8]	@ (8004f04 <malloc+0xc>)
 8004efa:	4601      	mov	r1, r0
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	f000 b825 	b.w	8004f4c <_malloc_r>
 8004f02:	bf00      	nop
 8004f04:	20000018 	.word	0x20000018

08004f08 <sbrk_aligned>:
 8004f08:	b570      	push	{r4, r5, r6, lr}
 8004f0a:	4e0f      	ldr	r6, [pc, #60]	@ (8004f48 <sbrk_aligned+0x40>)
 8004f0c:	460c      	mov	r4, r1
 8004f0e:	6831      	ldr	r1, [r6, #0]
 8004f10:	4605      	mov	r5, r0
 8004f12:	b911      	cbnz	r1, 8004f1a <sbrk_aligned+0x12>
 8004f14:	f000 fe40 	bl	8005b98 <_sbrk_r>
 8004f18:	6030      	str	r0, [r6, #0]
 8004f1a:	4621      	mov	r1, r4
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	f000 fe3b 	bl	8005b98 <_sbrk_r>
 8004f22:	1c43      	adds	r3, r0, #1
 8004f24:	d103      	bne.n	8004f2e <sbrk_aligned+0x26>
 8004f26:	f04f 34ff 	mov.w	r4, #4294967295
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	bd70      	pop	{r4, r5, r6, pc}
 8004f2e:	1cc4      	adds	r4, r0, #3
 8004f30:	f024 0403 	bic.w	r4, r4, #3
 8004f34:	42a0      	cmp	r0, r4
 8004f36:	d0f8      	beq.n	8004f2a <sbrk_aligned+0x22>
 8004f38:	1a21      	subs	r1, r4, r0
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	f000 fe2c 	bl	8005b98 <_sbrk_r>
 8004f40:	3001      	adds	r0, #1
 8004f42:	d1f2      	bne.n	8004f2a <sbrk_aligned+0x22>
 8004f44:	e7ef      	b.n	8004f26 <sbrk_aligned+0x1e>
 8004f46:	bf00      	nop
 8004f48:	200003f0 	.word	0x200003f0

08004f4c <_malloc_r>:
 8004f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f50:	1ccd      	adds	r5, r1, #3
 8004f52:	f025 0503 	bic.w	r5, r5, #3
 8004f56:	3508      	adds	r5, #8
 8004f58:	2d0c      	cmp	r5, #12
 8004f5a:	bf38      	it	cc
 8004f5c:	250c      	movcc	r5, #12
 8004f5e:	2d00      	cmp	r5, #0
 8004f60:	4606      	mov	r6, r0
 8004f62:	db01      	blt.n	8004f68 <_malloc_r+0x1c>
 8004f64:	42a9      	cmp	r1, r5
 8004f66:	d904      	bls.n	8004f72 <_malloc_r+0x26>
 8004f68:	230c      	movs	r3, #12
 8004f6a:	6033      	str	r3, [r6, #0]
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005048 <_malloc_r+0xfc>
 8004f76:	f000 f869 	bl	800504c <__malloc_lock>
 8004f7a:	f8d8 3000 	ldr.w	r3, [r8]
 8004f7e:	461c      	mov	r4, r3
 8004f80:	bb44      	cbnz	r4, 8004fd4 <_malloc_r+0x88>
 8004f82:	4629      	mov	r1, r5
 8004f84:	4630      	mov	r0, r6
 8004f86:	f7ff ffbf 	bl	8004f08 <sbrk_aligned>
 8004f8a:	1c43      	adds	r3, r0, #1
 8004f8c:	4604      	mov	r4, r0
 8004f8e:	d158      	bne.n	8005042 <_malloc_r+0xf6>
 8004f90:	f8d8 4000 	ldr.w	r4, [r8]
 8004f94:	4627      	mov	r7, r4
 8004f96:	2f00      	cmp	r7, #0
 8004f98:	d143      	bne.n	8005022 <_malloc_r+0xd6>
 8004f9a:	2c00      	cmp	r4, #0
 8004f9c:	d04b      	beq.n	8005036 <_malloc_r+0xea>
 8004f9e:	6823      	ldr	r3, [r4, #0]
 8004fa0:	4639      	mov	r1, r7
 8004fa2:	4630      	mov	r0, r6
 8004fa4:	eb04 0903 	add.w	r9, r4, r3
 8004fa8:	f000 fdf6 	bl	8005b98 <_sbrk_r>
 8004fac:	4581      	cmp	r9, r0
 8004fae:	d142      	bne.n	8005036 <_malloc_r+0xea>
 8004fb0:	6821      	ldr	r1, [r4, #0]
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	1a6d      	subs	r5, r5, r1
 8004fb6:	4629      	mov	r1, r5
 8004fb8:	f7ff ffa6 	bl	8004f08 <sbrk_aligned>
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	d03a      	beq.n	8005036 <_malloc_r+0xea>
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	442b      	add	r3, r5
 8004fc4:	6023      	str	r3, [r4, #0]
 8004fc6:	f8d8 3000 	ldr.w	r3, [r8]
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	bb62      	cbnz	r2, 8005028 <_malloc_r+0xdc>
 8004fce:	f8c8 7000 	str.w	r7, [r8]
 8004fd2:	e00f      	b.n	8004ff4 <_malloc_r+0xa8>
 8004fd4:	6822      	ldr	r2, [r4, #0]
 8004fd6:	1b52      	subs	r2, r2, r5
 8004fd8:	d420      	bmi.n	800501c <_malloc_r+0xd0>
 8004fda:	2a0b      	cmp	r2, #11
 8004fdc:	d917      	bls.n	800500e <_malloc_r+0xc2>
 8004fde:	1961      	adds	r1, r4, r5
 8004fe0:	42a3      	cmp	r3, r4
 8004fe2:	6025      	str	r5, [r4, #0]
 8004fe4:	bf18      	it	ne
 8004fe6:	6059      	strne	r1, [r3, #4]
 8004fe8:	6863      	ldr	r3, [r4, #4]
 8004fea:	bf08      	it	eq
 8004fec:	f8c8 1000 	streq.w	r1, [r8]
 8004ff0:	5162      	str	r2, [r4, r5]
 8004ff2:	604b      	str	r3, [r1, #4]
 8004ff4:	4630      	mov	r0, r6
 8004ff6:	f000 f82f 	bl	8005058 <__malloc_unlock>
 8004ffa:	f104 000b 	add.w	r0, r4, #11
 8004ffe:	1d23      	adds	r3, r4, #4
 8005000:	f020 0007 	bic.w	r0, r0, #7
 8005004:	1ac2      	subs	r2, r0, r3
 8005006:	bf1c      	itt	ne
 8005008:	1a1b      	subne	r3, r3, r0
 800500a:	50a3      	strne	r3, [r4, r2]
 800500c:	e7af      	b.n	8004f6e <_malloc_r+0x22>
 800500e:	6862      	ldr	r2, [r4, #4]
 8005010:	42a3      	cmp	r3, r4
 8005012:	bf0c      	ite	eq
 8005014:	f8c8 2000 	streq.w	r2, [r8]
 8005018:	605a      	strne	r2, [r3, #4]
 800501a:	e7eb      	b.n	8004ff4 <_malloc_r+0xa8>
 800501c:	4623      	mov	r3, r4
 800501e:	6864      	ldr	r4, [r4, #4]
 8005020:	e7ae      	b.n	8004f80 <_malloc_r+0x34>
 8005022:	463c      	mov	r4, r7
 8005024:	687f      	ldr	r7, [r7, #4]
 8005026:	e7b6      	b.n	8004f96 <_malloc_r+0x4a>
 8005028:	461a      	mov	r2, r3
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	42a3      	cmp	r3, r4
 800502e:	d1fb      	bne.n	8005028 <_malloc_r+0xdc>
 8005030:	2300      	movs	r3, #0
 8005032:	6053      	str	r3, [r2, #4]
 8005034:	e7de      	b.n	8004ff4 <_malloc_r+0xa8>
 8005036:	230c      	movs	r3, #12
 8005038:	4630      	mov	r0, r6
 800503a:	6033      	str	r3, [r6, #0]
 800503c:	f000 f80c 	bl	8005058 <__malloc_unlock>
 8005040:	e794      	b.n	8004f6c <_malloc_r+0x20>
 8005042:	6005      	str	r5, [r0, #0]
 8005044:	e7d6      	b.n	8004ff4 <_malloc_r+0xa8>
 8005046:	bf00      	nop
 8005048:	200003f4 	.word	0x200003f4

0800504c <__malloc_lock>:
 800504c:	4801      	ldr	r0, [pc, #4]	@ (8005054 <__malloc_lock+0x8>)
 800504e:	f7ff b8aa 	b.w	80041a6 <__retarget_lock_acquire_recursive>
 8005052:	bf00      	nop
 8005054:	200003ec 	.word	0x200003ec

08005058 <__malloc_unlock>:
 8005058:	4801      	ldr	r0, [pc, #4]	@ (8005060 <__malloc_unlock+0x8>)
 800505a:	f7ff b8a5 	b.w	80041a8 <__retarget_lock_release_recursive>
 800505e:	bf00      	nop
 8005060:	200003ec 	.word	0x200003ec

08005064 <_Balloc>:
 8005064:	b570      	push	{r4, r5, r6, lr}
 8005066:	69c6      	ldr	r6, [r0, #28]
 8005068:	4604      	mov	r4, r0
 800506a:	460d      	mov	r5, r1
 800506c:	b976      	cbnz	r6, 800508c <_Balloc+0x28>
 800506e:	2010      	movs	r0, #16
 8005070:	f7ff ff42 	bl	8004ef8 <malloc>
 8005074:	4602      	mov	r2, r0
 8005076:	61e0      	str	r0, [r4, #28]
 8005078:	b920      	cbnz	r0, 8005084 <_Balloc+0x20>
 800507a:	216b      	movs	r1, #107	@ 0x6b
 800507c:	4b17      	ldr	r3, [pc, #92]	@ (80050dc <_Balloc+0x78>)
 800507e:	4818      	ldr	r0, [pc, #96]	@ (80050e0 <_Balloc+0x7c>)
 8005080:	f000 fda8 	bl	8005bd4 <__assert_func>
 8005084:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005088:	6006      	str	r6, [r0, #0]
 800508a:	60c6      	str	r6, [r0, #12]
 800508c:	69e6      	ldr	r6, [r4, #28]
 800508e:	68f3      	ldr	r3, [r6, #12]
 8005090:	b183      	cbz	r3, 80050b4 <_Balloc+0x50>
 8005092:	69e3      	ldr	r3, [r4, #28]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800509a:	b9b8      	cbnz	r0, 80050cc <_Balloc+0x68>
 800509c:	2101      	movs	r1, #1
 800509e:	fa01 f605 	lsl.w	r6, r1, r5
 80050a2:	1d72      	adds	r2, r6, #5
 80050a4:	4620      	mov	r0, r4
 80050a6:	0092      	lsls	r2, r2, #2
 80050a8:	f000 fdb2 	bl	8005c10 <_calloc_r>
 80050ac:	b160      	cbz	r0, 80050c8 <_Balloc+0x64>
 80050ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80050b2:	e00e      	b.n	80050d2 <_Balloc+0x6e>
 80050b4:	2221      	movs	r2, #33	@ 0x21
 80050b6:	2104      	movs	r1, #4
 80050b8:	4620      	mov	r0, r4
 80050ba:	f000 fda9 	bl	8005c10 <_calloc_r>
 80050be:	69e3      	ldr	r3, [r4, #28]
 80050c0:	60f0      	str	r0, [r6, #12]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1e4      	bne.n	8005092 <_Balloc+0x2e>
 80050c8:	2000      	movs	r0, #0
 80050ca:	bd70      	pop	{r4, r5, r6, pc}
 80050cc:	6802      	ldr	r2, [r0, #0]
 80050ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80050d2:	2300      	movs	r3, #0
 80050d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80050d8:	e7f7      	b.n	80050ca <_Balloc+0x66>
 80050da:	bf00      	nop
 80050dc:	080062eb 	.word	0x080062eb
 80050e0:	0800636b 	.word	0x0800636b

080050e4 <_Bfree>:
 80050e4:	b570      	push	{r4, r5, r6, lr}
 80050e6:	69c6      	ldr	r6, [r0, #28]
 80050e8:	4605      	mov	r5, r0
 80050ea:	460c      	mov	r4, r1
 80050ec:	b976      	cbnz	r6, 800510c <_Bfree+0x28>
 80050ee:	2010      	movs	r0, #16
 80050f0:	f7ff ff02 	bl	8004ef8 <malloc>
 80050f4:	4602      	mov	r2, r0
 80050f6:	61e8      	str	r0, [r5, #28]
 80050f8:	b920      	cbnz	r0, 8005104 <_Bfree+0x20>
 80050fa:	218f      	movs	r1, #143	@ 0x8f
 80050fc:	4b08      	ldr	r3, [pc, #32]	@ (8005120 <_Bfree+0x3c>)
 80050fe:	4809      	ldr	r0, [pc, #36]	@ (8005124 <_Bfree+0x40>)
 8005100:	f000 fd68 	bl	8005bd4 <__assert_func>
 8005104:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005108:	6006      	str	r6, [r0, #0]
 800510a:	60c6      	str	r6, [r0, #12]
 800510c:	b13c      	cbz	r4, 800511e <_Bfree+0x3a>
 800510e:	69eb      	ldr	r3, [r5, #28]
 8005110:	6862      	ldr	r2, [r4, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005118:	6021      	str	r1, [r4, #0]
 800511a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800511e:	bd70      	pop	{r4, r5, r6, pc}
 8005120:	080062eb 	.word	0x080062eb
 8005124:	0800636b 	.word	0x0800636b

08005128 <__multadd>:
 8005128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800512c:	4607      	mov	r7, r0
 800512e:	460c      	mov	r4, r1
 8005130:	461e      	mov	r6, r3
 8005132:	2000      	movs	r0, #0
 8005134:	690d      	ldr	r5, [r1, #16]
 8005136:	f101 0c14 	add.w	ip, r1, #20
 800513a:	f8dc 3000 	ldr.w	r3, [ip]
 800513e:	3001      	adds	r0, #1
 8005140:	b299      	uxth	r1, r3
 8005142:	fb02 6101 	mla	r1, r2, r1, r6
 8005146:	0c1e      	lsrs	r6, r3, #16
 8005148:	0c0b      	lsrs	r3, r1, #16
 800514a:	fb02 3306 	mla	r3, r2, r6, r3
 800514e:	b289      	uxth	r1, r1
 8005150:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005154:	4285      	cmp	r5, r0
 8005156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800515a:	f84c 1b04 	str.w	r1, [ip], #4
 800515e:	dcec      	bgt.n	800513a <__multadd+0x12>
 8005160:	b30e      	cbz	r6, 80051a6 <__multadd+0x7e>
 8005162:	68a3      	ldr	r3, [r4, #8]
 8005164:	42ab      	cmp	r3, r5
 8005166:	dc19      	bgt.n	800519c <__multadd+0x74>
 8005168:	6861      	ldr	r1, [r4, #4]
 800516a:	4638      	mov	r0, r7
 800516c:	3101      	adds	r1, #1
 800516e:	f7ff ff79 	bl	8005064 <_Balloc>
 8005172:	4680      	mov	r8, r0
 8005174:	b928      	cbnz	r0, 8005182 <__multadd+0x5a>
 8005176:	4602      	mov	r2, r0
 8005178:	21ba      	movs	r1, #186	@ 0xba
 800517a:	4b0c      	ldr	r3, [pc, #48]	@ (80051ac <__multadd+0x84>)
 800517c:	480c      	ldr	r0, [pc, #48]	@ (80051b0 <__multadd+0x88>)
 800517e:	f000 fd29 	bl	8005bd4 <__assert_func>
 8005182:	6922      	ldr	r2, [r4, #16]
 8005184:	f104 010c 	add.w	r1, r4, #12
 8005188:	3202      	adds	r2, #2
 800518a:	0092      	lsls	r2, r2, #2
 800518c:	300c      	adds	r0, #12
 800518e:	f000 fd13 	bl	8005bb8 <memcpy>
 8005192:	4621      	mov	r1, r4
 8005194:	4638      	mov	r0, r7
 8005196:	f7ff ffa5 	bl	80050e4 <_Bfree>
 800519a:	4644      	mov	r4, r8
 800519c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80051a0:	3501      	adds	r5, #1
 80051a2:	615e      	str	r6, [r3, #20]
 80051a4:	6125      	str	r5, [r4, #16]
 80051a6:	4620      	mov	r0, r4
 80051a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051ac:	0800635a 	.word	0x0800635a
 80051b0:	0800636b 	.word	0x0800636b

080051b4 <__hi0bits>:
 80051b4:	4603      	mov	r3, r0
 80051b6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80051ba:	bf3a      	itte	cc
 80051bc:	0403      	lslcc	r3, r0, #16
 80051be:	2010      	movcc	r0, #16
 80051c0:	2000      	movcs	r0, #0
 80051c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051c6:	bf3c      	itt	cc
 80051c8:	021b      	lslcc	r3, r3, #8
 80051ca:	3008      	addcc	r0, #8
 80051cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051d0:	bf3c      	itt	cc
 80051d2:	011b      	lslcc	r3, r3, #4
 80051d4:	3004      	addcc	r0, #4
 80051d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051da:	bf3c      	itt	cc
 80051dc:	009b      	lslcc	r3, r3, #2
 80051de:	3002      	addcc	r0, #2
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	db05      	blt.n	80051f0 <__hi0bits+0x3c>
 80051e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80051e8:	f100 0001 	add.w	r0, r0, #1
 80051ec:	bf08      	it	eq
 80051ee:	2020      	moveq	r0, #32
 80051f0:	4770      	bx	lr

080051f2 <__lo0bits>:
 80051f2:	6803      	ldr	r3, [r0, #0]
 80051f4:	4602      	mov	r2, r0
 80051f6:	f013 0007 	ands.w	r0, r3, #7
 80051fa:	d00b      	beq.n	8005214 <__lo0bits+0x22>
 80051fc:	07d9      	lsls	r1, r3, #31
 80051fe:	d421      	bmi.n	8005244 <__lo0bits+0x52>
 8005200:	0798      	lsls	r0, r3, #30
 8005202:	bf49      	itett	mi
 8005204:	085b      	lsrmi	r3, r3, #1
 8005206:	089b      	lsrpl	r3, r3, #2
 8005208:	2001      	movmi	r0, #1
 800520a:	6013      	strmi	r3, [r2, #0]
 800520c:	bf5c      	itt	pl
 800520e:	2002      	movpl	r0, #2
 8005210:	6013      	strpl	r3, [r2, #0]
 8005212:	4770      	bx	lr
 8005214:	b299      	uxth	r1, r3
 8005216:	b909      	cbnz	r1, 800521c <__lo0bits+0x2a>
 8005218:	2010      	movs	r0, #16
 800521a:	0c1b      	lsrs	r3, r3, #16
 800521c:	b2d9      	uxtb	r1, r3
 800521e:	b909      	cbnz	r1, 8005224 <__lo0bits+0x32>
 8005220:	3008      	adds	r0, #8
 8005222:	0a1b      	lsrs	r3, r3, #8
 8005224:	0719      	lsls	r1, r3, #28
 8005226:	bf04      	itt	eq
 8005228:	091b      	lsreq	r3, r3, #4
 800522a:	3004      	addeq	r0, #4
 800522c:	0799      	lsls	r1, r3, #30
 800522e:	bf04      	itt	eq
 8005230:	089b      	lsreq	r3, r3, #2
 8005232:	3002      	addeq	r0, #2
 8005234:	07d9      	lsls	r1, r3, #31
 8005236:	d403      	bmi.n	8005240 <__lo0bits+0x4e>
 8005238:	085b      	lsrs	r3, r3, #1
 800523a:	f100 0001 	add.w	r0, r0, #1
 800523e:	d003      	beq.n	8005248 <__lo0bits+0x56>
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	4770      	bx	lr
 8005244:	2000      	movs	r0, #0
 8005246:	4770      	bx	lr
 8005248:	2020      	movs	r0, #32
 800524a:	4770      	bx	lr

0800524c <__i2b>:
 800524c:	b510      	push	{r4, lr}
 800524e:	460c      	mov	r4, r1
 8005250:	2101      	movs	r1, #1
 8005252:	f7ff ff07 	bl	8005064 <_Balloc>
 8005256:	4602      	mov	r2, r0
 8005258:	b928      	cbnz	r0, 8005266 <__i2b+0x1a>
 800525a:	f240 1145 	movw	r1, #325	@ 0x145
 800525e:	4b04      	ldr	r3, [pc, #16]	@ (8005270 <__i2b+0x24>)
 8005260:	4804      	ldr	r0, [pc, #16]	@ (8005274 <__i2b+0x28>)
 8005262:	f000 fcb7 	bl	8005bd4 <__assert_func>
 8005266:	2301      	movs	r3, #1
 8005268:	6144      	str	r4, [r0, #20]
 800526a:	6103      	str	r3, [r0, #16]
 800526c:	bd10      	pop	{r4, pc}
 800526e:	bf00      	nop
 8005270:	0800635a 	.word	0x0800635a
 8005274:	0800636b 	.word	0x0800636b

08005278 <__multiply>:
 8005278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800527c:	4614      	mov	r4, r2
 800527e:	690a      	ldr	r2, [r1, #16]
 8005280:	6923      	ldr	r3, [r4, #16]
 8005282:	460f      	mov	r7, r1
 8005284:	429a      	cmp	r2, r3
 8005286:	bfa2      	ittt	ge
 8005288:	4623      	movge	r3, r4
 800528a:	460c      	movge	r4, r1
 800528c:	461f      	movge	r7, r3
 800528e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005292:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005296:	68a3      	ldr	r3, [r4, #8]
 8005298:	6861      	ldr	r1, [r4, #4]
 800529a:	eb0a 0609 	add.w	r6, sl, r9
 800529e:	42b3      	cmp	r3, r6
 80052a0:	b085      	sub	sp, #20
 80052a2:	bfb8      	it	lt
 80052a4:	3101      	addlt	r1, #1
 80052a6:	f7ff fedd 	bl	8005064 <_Balloc>
 80052aa:	b930      	cbnz	r0, 80052ba <__multiply+0x42>
 80052ac:	4602      	mov	r2, r0
 80052ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80052b2:	4b43      	ldr	r3, [pc, #268]	@ (80053c0 <__multiply+0x148>)
 80052b4:	4843      	ldr	r0, [pc, #268]	@ (80053c4 <__multiply+0x14c>)
 80052b6:	f000 fc8d 	bl	8005bd4 <__assert_func>
 80052ba:	f100 0514 	add.w	r5, r0, #20
 80052be:	462b      	mov	r3, r5
 80052c0:	2200      	movs	r2, #0
 80052c2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80052c6:	4543      	cmp	r3, r8
 80052c8:	d321      	bcc.n	800530e <__multiply+0x96>
 80052ca:	f107 0114 	add.w	r1, r7, #20
 80052ce:	f104 0214 	add.w	r2, r4, #20
 80052d2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80052d6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80052da:	9302      	str	r3, [sp, #8]
 80052dc:	1b13      	subs	r3, r2, r4
 80052de:	3b15      	subs	r3, #21
 80052e0:	f023 0303 	bic.w	r3, r3, #3
 80052e4:	3304      	adds	r3, #4
 80052e6:	f104 0715 	add.w	r7, r4, #21
 80052ea:	42ba      	cmp	r2, r7
 80052ec:	bf38      	it	cc
 80052ee:	2304      	movcc	r3, #4
 80052f0:	9301      	str	r3, [sp, #4]
 80052f2:	9b02      	ldr	r3, [sp, #8]
 80052f4:	9103      	str	r1, [sp, #12]
 80052f6:	428b      	cmp	r3, r1
 80052f8:	d80c      	bhi.n	8005314 <__multiply+0x9c>
 80052fa:	2e00      	cmp	r6, #0
 80052fc:	dd03      	ble.n	8005306 <__multiply+0x8e>
 80052fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005302:	2b00      	cmp	r3, #0
 8005304:	d05a      	beq.n	80053bc <__multiply+0x144>
 8005306:	6106      	str	r6, [r0, #16]
 8005308:	b005      	add	sp, #20
 800530a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800530e:	f843 2b04 	str.w	r2, [r3], #4
 8005312:	e7d8      	b.n	80052c6 <__multiply+0x4e>
 8005314:	f8b1 a000 	ldrh.w	sl, [r1]
 8005318:	f1ba 0f00 	cmp.w	sl, #0
 800531c:	d023      	beq.n	8005366 <__multiply+0xee>
 800531e:	46a9      	mov	r9, r5
 8005320:	f04f 0c00 	mov.w	ip, #0
 8005324:	f104 0e14 	add.w	lr, r4, #20
 8005328:	f85e 7b04 	ldr.w	r7, [lr], #4
 800532c:	f8d9 3000 	ldr.w	r3, [r9]
 8005330:	fa1f fb87 	uxth.w	fp, r7
 8005334:	b29b      	uxth	r3, r3
 8005336:	fb0a 330b 	mla	r3, sl, fp, r3
 800533a:	4463      	add	r3, ip
 800533c:	f8d9 c000 	ldr.w	ip, [r9]
 8005340:	0c3f      	lsrs	r7, r7, #16
 8005342:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005346:	fb0a c707 	mla	r7, sl, r7, ip
 800534a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800534e:	b29b      	uxth	r3, r3
 8005350:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005354:	4572      	cmp	r2, lr
 8005356:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800535a:	f849 3b04 	str.w	r3, [r9], #4
 800535e:	d8e3      	bhi.n	8005328 <__multiply+0xb0>
 8005360:	9b01      	ldr	r3, [sp, #4]
 8005362:	f845 c003 	str.w	ip, [r5, r3]
 8005366:	9b03      	ldr	r3, [sp, #12]
 8005368:	3104      	adds	r1, #4
 800536a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800536e:	f1b9 0f00 	cmp.w	r9, #0
 8005372:	d021      	beq.n	80053b8 <__multiply+0x140>
 8005374:	46ae      	mov	lr, r5
 8005376:	f04f 0a00 	mov.w	sl, #0
 800537a:	682b      	ldr	r3, [r5, #0]
 800537c:	f104 0c14 	add.w	ip, r4, #20
 8005380:	f8bc b000 	ldrh.w	fp, [ip]
 8005384:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005388:	b29b      	uxth	r3, r3
 800538a:	fb09 770b 	mla	r7, r9, fp, r7
 800538e:	4457      	add	r7, sl
 8005390:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005394:	f84e 3b04 	str.w	r3, [lr], #4
 8005398:	f85c 3b04 	ldr.w	r3, [ip], #4
 800539c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80053a0:	f8be 3000 	ldrh.w	r3, [lr]
 80053a4:	4562      	cmp	r2, ip
 80053a6:	fb09 330a 	mla	r3, r9, sl, r3
 80053aa:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80053ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80053b2:	d8e5      	bhi.n	8005380 <__multiply+0x108>
 80053b4:	9f01      	ldr	r7, [sp, #4]
 80053b6:	51eb      	str	r3, [r5, r7]
 80053b8:	3504      	adds	r5, #4
 80053ba:	e79a      	b.n	80052f2 <__multiply+0x7a>
 80053bc:	3e01      	subs	r6, #1
 80053be:	e79c      	b.n	80052fa <__multiply+0x82>
 80053c0:	0800635a 	.word	0x0800635a
 80053c4:	0800636b 	.word	0x0800636b

080053c8 <__pow5mult>:
 80053c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053cc:	4615      	mov	r5, r2
 80053ce:	f012 0203 	ands.w	r2, r2, #3
 80053d2:	4607      	mov	r7, r0
 80053d4:	460e      	mov	r6, r1
 80053d6:	d007      	beq.n	80053e8 <__pow5mult+0x20>
 80053d8:	4c25      	ldr	r4, [pc, #148]	@ (8005470 <__pow5mult+0xa8>)
 80053da:	3a01      	subs	r2, #1
 80053dc:	2300      	movs	r3, #0
 80053de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80053e2:	f7ff fea1 	bl	8005128 <__multadd>
 80053e6:	4606      	mov	r6, r0
 80053e8:	10ad      	asrs	r5, r5, #2
 80053ea:	d03d      	beq.n	8005468 <__pow5mult+0xa0>
 80053ec:	69fc      	ldr	r4, [r7, #28]
 80053ee:	b97c      	cbnz	r4, 8005410 <__pow5mult+0x48>
 80053f0:	2010      	movs	r0, #16
 80053f2:	f7ff fd81 	bl	8004ef8 <malloc>
 80053f6:	4602      	mov	r2, r0
 80053f8:	61f8      	str	r0, [r7, #28]
 80053fa:	b928      	cbnz	r0, 8005408 <__pow5mult+0x40>
 80053fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005400:	4b1c      	ldr	r3, [pc, #112]	@ (8005474 <__pow5mult+0xac>)
 8005402:	481d      	ldr	r0, [pc, #116]	@ (8005478 <__pow5mult+0xb0>)
 8005404:	f000 fbe6 	bl	8005bd4 <__assert_func>
 8005408:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800540c:	6004      	str	r4, [r0, #0]
 800540e:	60c4      	str	r4, [r0, #12]
 8005410:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005414:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005418:	b94c      	cbnz	r4, 800542e <__pow5mult+0x66>
 800541a:	f240 2171 	movw	r1, #625	@ 0x271
 800541e:	4638      	mov	r0, r7
 8005420:	f7ff ff14 	bl	800524c <__i2b>
 8005424:	2300      	movs	r3, #0
 8005426:	4604      	mov	r4, r0
 8005428:	f8c8 0008 	str.w	r0, [r8, #8]
 800542c:	6003      	str	r3, [r0, #0]
 800542e:	f04f 0900 	mov.w	r9, #0
 8005432:	07eb      	lsls	r3, r5, #31
 8005434:	d50a      	bpl.n	800544c <__pow5mult+0x84>
 8005436:	4631      	mov	r1, r6
 8005438:	4622      	mov	r2, r4
 800543a:	4638      	mov	r0, r7
 800543c:	f7ff ff1c 	bl	8005278 <__multiply>
 8005440:	4680      	mov	r8, r0
 8005442:	4631      	mov	r1, r6
 8005444:	4638      	mov	r0, r7
 8005446:	f7ff fe4d 	bl	80050e4 <_Bfree>
 800544a:	4646      	mov	r6, r8
 800544c:	106d      	asrs	r5, r5, #1
 800544e:	d00b      	beq.n	8005468 <__pow5mult+0xa0>
 8005450:	6820      	ldr	r0, [r4, #0]
 8005452:	b938      	cbnz	r0, 8005464 <__pow5mult+0x9c>
 8005454:	4622      	mov	r2, r4
 8005456:	4621      	mov	r1, r4
 8005458:	4638      	mov	r0, r7
 800545a:	f7ff ff0d 	bl	8005278 <__multiply>
 800545e:	6020      	str	r0, [r4, #0]
 8005460:	f8c0 9000 	str.w	r9, [r0]
 8005464:	4604      	mov	r4, r0
 8005466:	e7e4      	b.n	8005432 <__pow5mult+0x6a>
 8005468:	4630      	mov	r0, r6
 800546a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800546e:	bf00      	nop
 8005470:	080063c4 	.word	0x080063c4
 8005474:	080062eb 	.word	0x080062eb
 8005478:	0800636b 	.word	0x0800636b

0800547c <__lshift>:
 800547c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005480:	460c      	mov	r4, r1
 8005482:	4607      	mov	r7, r0
 8005484:	4691      	mov	r9, r2
 8005486:	6923      	ldr	r3, [r4, #16]
 8005488:	6849      	ldr	r1, [r1, #4]
 800548a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800548e:	68a3      	ldr	r3, [r4, #8]
 8005490:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005494:	f108 0601 	add.w	r6, r8, #1
 8005498:	42b3      	cmp	r3, r6
 800549a:	db0b      	blt.n	80054b4 <__lshift+0x38>
 800549c:	4638      	mov	r0, r7
 800549e:	f7ff fde1 	bl	8005064 <_Balloc>
 80054a2:	4605      	mov	r5, r0
 80054a4:	b948      	cbnz	r0, 80054ba <__lshift+0x3e>
 80054a6:	4602      	mov	r2, r0
 80054a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80054ac:	4b27      	ldr	r3, [pc, #156]	@ (800554c <__lshift+0xd0>)
 80054ae:	4828      	ldr	r0, [pc, #160]	@ (8005550 <__lshift+0xd4>)
 80054b0:	f000 fb90 	bl	8005bd4 <__assert_func>
 80054b4:	3101      	adds	r1, #1
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	e7ee      	b.n	8005498 <__lshift+0x1c>
 80054ba:	2300      	movs	r3, #0
 80054bc:	f100 0114 	add.w	r1, r0, #20
 80054c0:	f100 0210 	add.w	r2, r0, #16
 80054c4:	4618      	mov	r0, r3
 80054c6:	4553      	cmp	r3, sl
 80054c8:	db33      	blt.n	8005532 <__lshift+0xb6>
 80054ca:	6920      	ldr	r0, [r4, #16]
 80054cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80054d0:	f104 0314 	add.w	r3, r4, #20
 80054d4:	f019 091f 	ands.w	r9, r9, #31
 80054d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80054dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80054e0:	d02b      	beq.n	800553a <__lshift+0xbe>
 80054e2:	468a      	mov	sl, r1
 80054e4:	2200      	movs	r2, #0
 80054e6:	f1c9 0e20 	rsb	lr, r9, #32
 80054ea:	6818      	ldr	r0, [r3, #0]
 80054ec:	fa00 f009 	lsl.w	r0, r0, r9
 80054f0:	4310      	orrs	r0, r2
 80054f2:	f84a 0b04 	str.w	r0, [sl], #4
 80054f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80054fa:	459c      	cmp	ip, r3
 80054fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8005500:	d8f3      	bhi.n	80054ea <__lshift+0x6e>
 8005502:	ebac 0304 	sub.w	r3, ip, r4
 8005506:	3b15      	subs	r3, #21
 8005508:	f023 0303 	bic.w	r3, r3, #3
 800550c:	3304      	adds	r3, #4
 800550e:	f104 0015 	add.w	r0, r4, #21
 8005512:	4584      	cmp	ip, r0
 8005514:	bf38      	it	cc
 8005516:	2304      	movcc	r3, #4
 8005518:	50ca      	str	r2, [r1, r3]
 800551a:	b10a      	cbz	r2, 8005520 <__lshift+0xa4>
 800551c:	f108 0602 	add.w	r6, r8, #2
 8005520:	3e01      	subs	r6, #1
 8005522:	4638      	mov	r0, r7
 8005524:	4621      	mov	r1, r4
 8005526:	612e      	str	r6, [r5, #16]
 8005528:	f7ff fddc 	bl	80050e4 <_Bfree>
 800552c:	4628      	mov	r0, r5
 800552e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005532:	f842 0f04 	str.w	r0, [r2, #4]!
 8005536:	3301      	adds	r3, #1
 8005538:	e7c5      	b.n	80054c6 <__lshift+0x4a>
 800553a:	3904      	subs	r1, #4
 800553c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005540:	459c      	cmp	ip, r3
 8005542:	f841 2f04 	str.w	r2, [r1, #4]!
 8005546:	d8f9      	bhi.n	800553c <__lshift+0xc0>
 8005548:	e7ea      	b.n	8005520 <__lshift+0xa4>
 800554a:	bf00      	nop
 800554c:	0800635a 	.word	0x0800635a
 8005550:	0800636b 	.word	0x0800636b

08005554 <__mcmp>:
 8005554:	4603      	mov	r3, r0
 8005556:	690a      	ldr	r2, [r1, #16]
 8005558:	6900      	ldr	r0, [r0, #16]
 800555a:	b530      	push	{r4, r5, lr}
 800555c:	1a80      	subs	r0, r0, r2
 800555e:	d10e      	bne.n	800557e <__mcmp+0x2a>
 8005560:	3314      	adds	r3, #20
 8005562:	3114      	adds	r1, #20
 8005564:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005568:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800556c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005570:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005574:	4295      	cmp	r5, r2
 8005576:	d003      	beq.n	8005580 <__mcmp+0x2c>
 8005578:	d205      	bcs.n	8005586 <__mcmp+0x32>
 800557a:	f04f 30ff 	mov.w	r0, #4294967295
 800557e:	bd30      	pop	{r4, r5, pc}
 8005580:	42a3      	cmp	r3, r4
 8005582:	d3f3      	bcc.n	800556c <__mcmp+0x18>
 8005584:	e7fb      	b.n	800557e <__mcmp+0x2a>
 8005586:	2001      	movs	r0, #1
 8005588:	e7f9      	b.n	800557e <__mcmp+0x2a>
	...

0800558c <__mdiff>:
 800558c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005590:	4689      	mov	r9, r1
 8005592:	4606      	mov	r6, r0
 8005594:	4611      	mov	r1, r2
 8005596:	4648      	mov	r0, r9
 8005598:	4614      	mov	r4, r2
 800559a:	f7ff ffdb 	bl	8005554 <__mcmp>
 800559e:	1e05      	subs	r5, r0, #0
 80055a0:	d112      	bne.n	80055c8 <__mdiff+0x3c>
 80055a2:	4629      	mov	r1, r5
 80055a4:	4630      	mov	r0, r6
 80055a6:	f7ff fd5d 	bl	8005064 <_Balloc>
 80055aa:	4602      	mov	r2, r0
 80055ac:	b928      	cbnz	r0, 80055ba <__mdiff+0x2e>
 80055ae:	f240 2137 	movw	r1, #567	@ 0x237
 80055b2:	4b3e      	ldr	r3, [pc, #248]	@ (80056ac <__mdiff+0x120>)
 80055b4:	483e      	ldr	r0, [pc, #248]	@ (80056b0 <__mdiff+0x124>)
 80055b6:	f000 fb0d 	bl	8005bd4 <__assert_func>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80055c0:	4610      	mov	r0, r2
 80055c2:	b003      	add	sp, #12
 80055c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055c8:	bfbc      	itt	lt
 80055ca:	464b      	movlt	r3, r9
 80055cc:	46a1      	movlt	r9, r4
 80055ce:	4630      	mov	r0, r6
 80055d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80055d4:	bfba      	itte	lt
 80055d6:	461c      	movlt	r4, r3
 80055d8:	2501      	movlt	r5, #1
 80055da:	2500      	movge	r5, #0
 80055dc:	f7ff fd42 	bl	8005064 <_Balloc>
 80055e0:	4602      	mov	r2, r0
 80055e2:	b918      	cbnz	r0, 80055ec <__mdiff+0x60>
 80055e4:	f240 2145 	movw	r1, #581	@ 0x245
 80055e8:	4b30      	ldr	r3, [pc, #192]	@ (80056ac <__mdiff+0x120>)
 80055ea:	e7e3      	b.n	80055b4 <__mdiff+0x28>
 80055ec:	f100 0b14 	add.w	fp, r0, #20
 80055f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80055f4:	f109 0310 	add.w	r3, r9, #16
 80055f8:	60c5      	str	r5, [r0, #12]
 80055fa:	f04f 0c00 	mov.w	ip, #0
 80055fe:	f109 0514 	add.w	r5, r9, #20
 8005602:	46d9      	mov	r9, fp
 8005604:	6926      	ldr	r6, [r4, #16]
 8005606:	f104 0e14 	add.w	lr, r4, #20
 800560a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800560e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005612:	9301      	str	r3, [sp, #4]
 8005614:	9b01      	ldr	r3, [sp, #4]
 8005616:	f85e 0b04 	ldr.w	r0, [lr], #4
 800561a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800561e:	b281      	uxth	r1, r0
 8005620:	9301      	str	r3, [sp, #4]
 8005622:	fa1f f38a 	uxth.w	r3, sl
 8005626:	1a5b      	subs	r3, r3, r1
 8005628:	0c00      	lsrs	r0, r0, #16
 800562a:	4463      	add	r3, ip
 800562c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005630:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005634:	b29b      	uxth	r3, r3
 8005636:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800563a:	4576      	cmp	r6, lr
 800563c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005640:	f849 3b04 	str.w	r3, [r9], #4
 8005644:	d8e6      	bhi.n	8005614 <__mdiff+0x88>
 8005646:	1b33      	subs	r3, r6, r4
 8005648:	3b15      	subs	r3, #21
 800564a:	f023 0303 	bic.w	r3, r3, #3
 800564e:	3415      	adds	r4, #21
 8005650:	3304      	adds	r3, #4
 8005652:	42a6      	cmp	r6, r4
 8005654:	bf38      	it	cc
 8005656:	2304      	movcc	r3, #4
 8005658:	441d      	add	r5, r3
 800565a:	445b      	add	r3, fp
 800565c:	461e      	mov	r6, r3
 800565e:	462c      	mov	r4, r5
 8005660:	4544      	cmp	r4, r8
 8005662:	d30e      	bcc.n	8005682 <__mdiff+0xf6>
 8005664:	f108 0103 	add.w	r1, r8, #3
 8005668:	1b49      	subs	r1, r1, r5
 800566a:	f021 0103 	bic.w	r1, r1, #3
 800566e:	3d03      	subs	r5, #3
 8005670:	45a8      	cmp	r8, r5
 8005672:	bf38      	it	cc
 8005674:	2100      	movcc	r1, #0
 8005676:	440b      	add	r3, r1
 8005678:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800567c:	b199      	cbz	r1, 80056a6 <__mdiff+0x11a>
 800567e:	6117      	str	r7, [r2, #16]
 8005680:	e79e      	b.n	80055c0 <__mdiff+0x34>
 8005682:	46e6      	mov	lr, ip
 8005684:	f854 1b04 	ldr.w	r1, [r4], #4
 8005688:	fa1f fc81 	uxth.w	ip, r1
 800568c:	44f4      	add	ip, lr
 800568e:	0c08      	lsrs	r0, r1, #16
 8005690:	4471      	add	r1, lr
 8005692:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005696:	b289      	uxth	r1, r1
 8005698:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800569c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80056a0:	f846 1b04 	str.w	r1, [r6], #4
 80056a4:	e7dc      	b.n	8005660 <__mdiff+0xd4>
 80056a6:	3f01      	subs	r7, #1
 80056a8:	e7e6      	b.n	8005678 <__mdiff+0xec>
 80056aa:	bf00      	nop
 80056ac:	0800635a 	.word	0x0800635a
 80056b0:	0800636b 	.word	0x0800636b

080056b4 <__d2b>:
 80056b4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80056b8:	2101      	movs	r1, #1
 80056ba:	4690      	mov	r8, r2
 80056bc:	4699      	mov	r9, r3
 80056be:	9e08      	ldr	r6, [sp, #32]
 80056c0:	f7ff fcd0 	bl	8005064 <_Balloc>
 80056c4:	4604      	mov	r4, r0
 80056c6:	b930      	cbnz	r0, 80056d6 <__d2b+0x22>
 80056c8:	4602      	mov	r2, r0
 80056ca:	f240 310f 	movw	r1, #783	@ 0x30f
 80056ce:	4b23      	ldr	r3, [pc, #140]	@ (800575c <__d2b+0xa8>)
 80056d0:	4823      	ldr	r0, [pc, #140]	@ (8005760 <__d2b+0xac>)
 80056d2:	f000 fa7f 	bl	8005bd4 <__assert_func>
 80056d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80056da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80056de:	b10d      	cbz	r5, 80056e4 <__d2b+0x30>
 80056e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056e4:	9301      	str	r3, [sp, #4]
 80056e6:	f1b8 0300 	subs.w	r3, r8, #0
 80056ea:	d024      	beq.n	8005736 <__d2b+0x82>
 80056ec:	4668      	mov	r0, sp
 80056ee:	9300      	str	r3, [sp, #0]
 80056f0:	f7ff fd7f 	bl	80051f2 <__lo0bits>
 80056f4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80056f8:	b1d8      	cbz	r0, 8005732 <__d2b+0x7e>
 80056fa:	f1c0 0320 	rsb	r3, r0, #32
 80056fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005702:	430b      	orrs	r3, r1
 8005704:	40c2      	lsrs	r2, r0
 8005706:	6163      	str	r3, [r4, #20]
 8005708:	9201      	str	r2, [sp, #4]
 800570a:	9b01      	ldr	r3, [sp, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	bf0c      	ite	eq
 8005710:	2201      	moveq	r2, #1
 8005712:	2202      	movne	r2, #2
 8005714:	61a3      	str	r3, [r4, #24]
 8005716:	6122      	str	r2, [r4, #16]
 8005718:	b1ad      	cbz	r5, 8005746 <__d2b+0x92>
 800571a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800571e:	4405      	add	r5, r0
 8005720:	6035      	str	r5, [r6, #0]
 8005722:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005728:	6018      	str	r0, [r3, #0]
 800572a:	4620      	mov	r0, r4
 800572c:	b002      	add	sp, #8
 800572e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005732:	6161      	str	r1, [r4, #20]
 8005734:	e7e9      	b.n	800570a <__d2b+0x56>
 8005736:	a801      	add	r0, sp, #4
 8005738:	f7ff fd5b 	bl	80051f2 <__lo0bits>
 800573c:	9b01      	ldr	r3, [sp, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	6163      	str	r3, [r4, #20]
 8005742:	3020      	adds	r0, #32
 8005744:	e7e7      	b.n	8005716 <__d2b+0x62>
 8005746:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800574a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800574e:	6030      	str	r0, [r6, #0]
 8005750:	6918      	ldr	r0, [r3, #16]
 8005752:	f7ff fd2f 	bl	80051b4 <__hi0bits>
 8005756:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800575a:	e7e4      	b.n	8005726 <__d2b+0x72>
 800575c:	0800635a 	.word	0x0800635a
 8005760:	0800636b 	.word	0x0800636b

08005764 <__ssputs_r>:
 8005764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005768:	461f      	mov	r7, r3
 800576a:	688e      	ldr	r6, [r1, #8]
 800576c:	4682      	mov	sl, r0
 800576e:	42be      	cmp	r6, r7
 8005770:	460c      	mov	r4, r1
 8005772:	4690      	mov	r8, r2
 8005774:	680b      	ldr	r3, [r1, #0]
 8005776:	d82d      	bhi.n	80057d4 <__ssputs_r+0x70>
 8005778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800577c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005780:	d026      	beq.n	80057d0 <__ssputs_r+0x6c>
 8005782:	6965      	ldr	r5, [r4, #20]
 8005784:	6909      	ldr	r1, [r1, #16]
 8005786:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800578a:	eba3 0901 	sub.w	r9, r3, r1
 800578e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005792:	1c7b      	adds	r3, r7, #1
 8005794:	444b      	add	r3, r9
 8005796:	106d      	asrs	r5, r5, #1
 8005798:	429d      	cmp	r5, r3
 800579a:	bf38      	it	cc
 800579c:	461d      	movcc	r5, r3
 800579e:	0553      	lsls	r3, r2, #21
 80057a0:	d527      	bpl.n	80057f2 <__ssputs_r+0x8e>
 80057a2:	4629      	mov	r1, r5
 80057a4:	f7ff fbd2 	bl	8004f4c <_malloc_r>
 80057a8:	4606      	mov	r6, r0
 80057aa:	b360      	cbz	r0, 8005806 <__ssputs_r+0xa2>
 80057ac:	464a      	mov	r2, r9
 80057ae:	6921      	ldr	r1, [r4, #16]
 80057b0:	f000 fa02 	bl	8005bb8 <memcpy>
 80057b4:	89a3      	ldrh	r3, [r4, #12]
 80057b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80057ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057be:	81a3      	strh	r3, [r4, #12]
 80057c0:	6126      	str	r6, [r4, #16]
 80057c2:	444e      	add	r6, r9
 80057c4:	6026      	str	r6, [r4, #0]
 80057c6:	463e      	mov	r6, r7
 80057c8:	6165      	str	r5, [r4, #20]
 80057ca:	eba5 0509 	sub.w	r5, r5, r9
 80057ce:	60a5      	str	r5, [r4, #8]
 80057d0:	42be      	cmp	r6, r7
 80057d2:	d900      	bls.n	80057d6 <__ssputs_r+0x72>
 80057d4:	463e      	mov	r6, r7
 80057d6:	4632      	mov	r2, r6
 80057d8:	4641      	mov	r1, r8
 80057da:	6820      	ldr	r0, [r4, #0]
 80057dc:	f000 f9c2 	bl	8005b64 <memmove>
 80057e0:	2000      	movs	r0, #0
 80057e2:	68a3      	ldr	r3, [r4, #8]
 80057e4:	1b9b      	subs	r3, r3, r6
 80057e6:	60a3      	str	r3, [r4, #8]
 80057e8:	6823      	ldr	r3, [r4, #0]
 80057ea:	4433      	add	r3, r6
 80057ec:	6023      	str	r3, [r4, #0]
 80057ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057f2:	462a      	mov	r2, r5
 80057f4:	f000 fa32 	bl	8005c5c <_realloc_r>
 80057f8:	4606      	mov	r6, r0
 80057fa:	2800      	cmp	r0, #0
 80057fc:	d1e0      	bne.n	80057c0 <__ssputs_r+0x5c>
 80057fe:	4650      	mov	r0, sl
 8005800:	6921      	ldr	r1, [r4, #16]
 8005802:	f7ff fb31 	bl	8004e68 <_free_r>
 8005806:	230c      	movs	r3, #12
 8005808:	f8ca 3000 	str.w	r3, [sl]
 800580c:	89a3      	ldrh	r3, [r4, #12]
 800580e:	f04f 30ff 	mov.w	r0, #4294967295
 8005812:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005816:	81a3      	strh	r3, [r4, #12]
 8005818:	e7e9      	b.n	80057ee <__ssputs_r+0x8a>
	...

0800581c <_svfiprintf_r>:
 800581c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005820:	4698      	mov	r8, r3
 8005822:	898b      	ldrh	r3, [r1, #12]
 8005824:	4607      	mov	r7, r0
 8005826:	061b      	lsls	r3, r3, #24
 8005828:	460d      	mov	r5, r1
 800582a:	4614      	mov	r4, r2
 800582c:	b09d      	sub	sp, #116	@ 0x74
 800582e:	d510      	bpl.n	8005852 <_svfiprintf_r+0x36>
 8005830:	690b      	ldr	r3, [r1, #16]
 8005832:	b973      	cbnz	r3, 8005852 <_svfiprintf_r+0x36>
 8005834:	2140      	movs	r1, #64	@ 0x40
 8005836:	f7ff fb89 	bl	8004f4c <_malloc_r>
 800583a:	6028      	str	r0, [r5, #0]
 800583c:	6128      	str	r0, [r5, #16]
 800583e:	b930      	cbnz	r0, 800584e <_svfiprintf_r+0x32>
 8005840:	230c      	movs	r3, #12
 8005842:	603b      	str	r3, [r7, #0]
 8005844:	f04f 30ff 	mov.w	r0, #4294967295
 8005848:	b01d      	add	sp, #116	@ 0x74
 800584a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800584e:	2340      	movs	r3, #64	@ 0x40
 8005850:	616b      	str	r3, [r5, #20]
 8005852:	2300      	movs	r3, #0
 8005854:	9309      	str	r3, [sp, #36]	@ 0x24
 8005856:	2320      	movs	r3, #32
 8005858:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800585c:	2330      	movs	r3, #48	@ 0x30
 800585e:	f04f 0901 	mov.w	r9, #1
 8005862:	f8cd 800c 	str.w	r8, [sp, #12]
 8005866:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005a00 <_svfiprintf_r+0x1e4>
 800586a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800586e:	4623      	mov	r3, r4
 8005870:	469a      	mov	sl, r3
 8005872:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005876:	b10a      	cbz	r2, 800587c <_svfiprintf_r+0x60>
 8005878:	2a25      	cmp	r2, #37	@ 0x25
 800587a:	d1f9      	bne.n	8005870 <_svfiprintf_r+0x54>
 800587c:	ebba 0b04 	subs.w	fp, sl, r4
 8005880:	d00b      	beq.n	800589a <_svfiprintf_r+0x7e>
 8005882:	465b      	mov	r3, fp
 8005884:	4622      	mov	r2, r4
 8005886:	4629      	mov	r1, r5
 8005888:	4638      	mov	r0, r7
 800588a:	f7ff ff6b 	bl	8005764 <__ssputs_r>
 800588e:	3001      	adds	r0, #1
 8005890:	f000 80a7 	beq.w	80059e2 <_svfiprintf_r+0x1c6>
 8005894:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005896:	445a      	add	r2, fp
 8005898:	9209      	str	r2, [sp, #36]	@ 0x24
 800589a:	f89a 3000 	ldrb.w	r3, [sl]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 809f 	beq.w	80059e2 <_svfiprintf_r+0x1c6>
 80058a4:	2300      	movs	r3, #0
 80058a6:	f04f 32ff 	mov.w	r2, #4294967295
 80058aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058ae:	f10a 0a01 	add.w	sl, sl, #1
 80058b2:	9304      	str	r3, [sp, #16]
 80058b4:	9307      	str	r3, [sp, #28]
 80058b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80058bc:	4654      	mov	r4, sl
 80058be:	2205      	movs	r2, #5
 80058c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058c4:	484e      	ldr	r0, [pc, #312]	@ (8005a00 <_svfiprintf_r+0x1e4>)
 80058c6:	f7fe fc70 	bl	80041aa <memchr>
 80058ca:	9a04      	ldr	r2, [sp, #16]
 80058cc:	b9d8      	cbnz	r0, 8005906 <_svfiprintf_r+0xea>
 80058ce:	06d0      	lsls	r0, r2, #27
 80058d0:	bf44      	itt	mi
 80058d2:	2320      	movmi	r3, #32
 80058d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058d8:	0711      	lsls	r1, r2, #28
 80058da:	bf44      	itt	mi
 80058dc:	232b      	movmi	r3, #43	@ 0x2b
 80058de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058e2:	f89a 3000 	ldrb.w	r3, [sl]
 80058e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80058e8:	d015      	beq.n	8005916 <_svfiprintf_r+0xfa>
 80058ea:	4654      	mov	r4, sl
 80058ec:	2000      	movs	r0, #0
 80058ee:	f04f 0c0a 	mov.w	ip, #10
 80058f2:	9a07      	ldr	r2, [sp, #28]
 80058f4:	4621      	mov	r1, r4
 80058f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058fa:	3b30      	subs	r3, #48	@ 0x30
 80058fc:	2b09      	cmp	r3, #9
 80058fe:	d94b      	bls.n	8005998 <_svfiprintf_r+0x17c>
 8005900:	b1b0      	cbz	r0, 8005930 <_svfiprintf_r+0x114>
 8005902:	9207      	str	r2, [sp, #28]
 8005904:	e014      	b.n	8005930 <_svfiprintf_r+0x114>
 8005906:	eba0 0308 	sub.w	r3, r0, r8
 800590a:	fa09 f303 	lsl.w	r3, r9, r3
 800590e:	4313      	orrs	r3, r2
 8005910:	46a2      	mov	sl, r4
 8005912:	9304      	str	r3, [sp, #16]
 8005914:	e7d2      	b.n	80058bc <_svfiprintf_r+0xa0>
 8005916:	9b03      	ldr	r3, [sp, #12]
 8005918:	1d19      	adds	r1, r3, #4
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	9103      	str	r1, [sp, #12]
 800591e:	2b00      	cmp	r3, #0
 8005920:	bfbb      	ittet	lt
 8005922:	425b      	neglt	r3, r3
 8005924:	f042 0202 	orrlt.w	r2, r2, #2
 8005928:	9307      	strge	r3, [sp, #28]
 800592a:	9307      	strlt	r3, [sp, #28]
 800592c:	bfb8      	it	lt
 800592e:	9204      	strlt	r2, [sp, #16]
 8005930:	7823      	ldrb	r3, [r4, #0]
 8005932:	2b2e      	cmp	r3, #46	@ 0x2e
 8005934:	d10a      	bne.n	800594c <_svfiprintf_r+0x130>
 8005936:	7863      	ldrb	r3, [r4, #1]
 8005938:	2b2a      	cmp	r3, #42	@ 0x2a
 800593a:	d132      	bne.n	80059a2 <_svfiprintf_r+0x186>
 800593c:	9b03      	ldr	r3, [sp, #12]
 800593e:	3402      	adds	r4, #2
 8005940:	1d1a      	adds	r2, r3, #4
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	9203      	str	r2, [sp, #12]
 8005946:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800594a:	9305      	str	r3, [sp, #20]
 800594c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005a04 <_svfiprintf_r+0x1e8>
 8005950:	2203      	movs	r2, #3
 8005952:	4650      	mov	r0, sl
 8005954:	7821      	ldrb	r1, [r4, #0]
 8005956:	f7fe fc28 	bl	80041aa <memchr>
 800595a:	b138      	cbz	r0, 800596c <_svfiprintf_r+0x150>
 800595c:	2240      	movs	r2, #64	@ 0x40
 800595e:	9b04      	ldr	r3, [sp, #16]
 8005960:	eba0 000a 	sub.w	r0, r0, sl
 8005964:	4082      	lsls	r2, r0
 8005966:	4313      	orrs	r3, r2
 8005968:	3401      	adds	r4, #1
 800596a:	9304      	str	r3, [sp, #16]
 800596c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005970:	2206      	movs	r2, #6
 8005972:	4825      	ldr	r0, [pc, #148]	@ (8005a08 <_svfiprintf_r+0x1ec>)
 8005974:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005978:	f7fe fc17 	bl	80041aa <memchr>
 800597c:	2800      	cmp	r0, #0
 800597e:	d036      	beq.n	80059ee <_svfiprintf_r+0x1d2>
 8005980:	4b22      	ldr	r3, [pc, #136]	@ (8005a0c <_svfiprintf_r+0x1f0>)
 8005982:	bb1b      	cbnz	r3, 80059cc <_svfiprintf_r+0x1b0>
 8005984:	9b03      	ldr	r3, [sp, #12]
 8005986:	3307      	adds	r3, #7
 8005988:	f023 0307 	bic.w	r3, r3, #7
 800598c:	3308      	adds	r3, #8
 800598e:	9303      	str	r3, [sp, #12]
 8005990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005992:	4433      	add	r3, r6
 8005994:	9309      	str	r3, [sp, #36]	@ 0x24
 8005996:	e76a      	b.n	800586e <_svfiprintf_r+0x52>
 8005998:	460c      	mov	r4, r1
 800599a:	2001      	movs	r0, #1
 800599c:	fb0c 3202 	mla	r2, ip, r2, r3
 80059a0:	e7a8      	b.n	80058f4 <_svfiprintf_r+0xd8>
 80059a2:	2300      	movs	r3, #0
 80059a4:	f04f 0c0a 	mov.w	ip, #10
 80059a8:	4619      	mov	r1, r3
 80059aa:	3401      	adds	r4, #1
 80059ac:	9305      	str	r3, [sp, #20]
 80059ae:	4620      	mov	r0, r4
 80059b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059b4:	3a30      	subs	r2, #48	@ 0x30
 80059b6:	2a09      	cmp	r2, #9
 80059b8:	d903      	bls.n	80059c2 <_svfiprintf_r+0x1a6>
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0c6      	beq.n	800594c <_svfiprintf_r+0x130>
 80059be:	9105      	str	r1, [sp, #20]
 80059c0:	e7c4      	b.n	800594c <_svfiprintf_r+0x130>
 80059c2:	4604      	mov	r4, r0
 80059c4:	2301      	movs	r3, #1
 80059c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80059ca:	e7f0      	b.n	80059ae <_svfiprintf_r+0x192>
 80059cc:	ab03      	add	r3, sp, #12
 80059ce:	9300      	str	r3, [sp, #0]
 80059d0:	462a      	mov	r2, r5
 80059d2:	4638      	mov	r0, r7
 80059d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005a10 <_svfiprintf_r+0x1f4>)
 80059d6:	a904      	add	r1, sp, #16
 80059d8:	f7fd fe84 	bl	80036e4 <_printf_float>
 80059dc:	1c42      	adds	r2, r0, #1
 80059de:	4606      	mov	r6, r0
 80059e0:	d1d6      	bne.n	8005990 <_svfiprintf_r+0x174>
 80059e2:	89ab      	ldrh	r3, [r5, #12]
 80059e4:	065b      	lsls	r3, r3, #25
 80059e6:	f53f af2d 	bmi.w	8005844 <_svfiprintf_r+0x28>
 80059ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059ec:	e72c      	b.n	8005848 <_svfiprintf_r+0x2c>
 80059ee:	ab03      	add	r3, sp, #12
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	462a      	mov	r2, r5
 80059f4:	4638      	mov	r0, r7
 80059f6:	4b06      	ldr	r3, [pc, #24]	@ (8005a10 <_svfiprintf_r+0x1f4>)
 80059f8:	a904      	add	r1, sp, #16
 80059fa:	f7fe f911 	bl	8003c20 <_printf_i>
 80059fe:	e7ed      	b.n	80059dc <_svfiprintf_r+0x1c0>
 8005a00:	080064c0 	.word	0x080064c0
 8005a04:	080064c6 	.word	0x080064c6
 8005a08:	080064ca 	.word	0x080064ca
 8005a0c:	080036e5 	.word	0x080036e5
 8005a10:	08005765 	.word	0x08005765

08005a14 <__sflush_r>:
 8005a14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a1a:	0716      	lsls	r6, r2, #28
 8005a1c:	4605      	mov	r5, r0
 8005a1e:	460c      	mov	r4, r1
 8005a20:	d454      	bmi.n	8005acc <__sflush_r+0xb8>
 8005a22:	684b      	ldr	r3, [r1, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	dc02      	bgt.n	8005a2e <__sflush_r+0x1a>
 8005a28:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	dd48      	ble.n	8005ac0 <__sflush_r+0xac>
 8005a2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a30:	2e00      	cmp	r6, #0
 8005a32:	d045      	beq.n	8005ac0 <__sflush_r+0xac>
 8005a34:	2300      	movs	r3, #0
 8005a36:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005a3a:	682f      	ldr	r7, [r5, #0]
 8005a3c:	6a21      	ldr	r1, [r4, #32]
 8005a3e:	602b      	str	r3, [r5, #0]
 8005a40:	d030      	beq.n	8005aa4 <__sflush_r+0x90>
 8005a42:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a44:	89a3      	ldrh	r3, [r4, #12]
 8005a46:	0759      	lsls	r1, r3, #29
 8005a48:	d505      	bpl.n	8005a56 <__sflush_r+0x42>
 8005a4a:	6863      	ldr	r3, [r4, #4]
 8005a4c:	1ad2      	subs	r2, r2, r3
 8005a4e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a50:	b10b      	cbz	r3, 8005a56 <__sflush_r+0x42>
 8005a52:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a54:	1ad2      	subs	r2, r2, r3
 8005a56:	2300      	movs	r3, #0
 8005a58:	4628      	mov	r0, r5
 8005a5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a5c:	6a21      	ldr	r1, [r4, #32]
 8005a5e:	47b0      	blx	r6
 8005a60:	1c43      	adds	r3, r0, #1
 8005a62:	89a3      	ldrh	r3, [r4, #12]
 8005a64:	d106      	bne.n	8005a74 <__sflush_r+0x60>
 8005a66:	6829      	ldr	r1, [r5, #0]
 8005a68:	291d      	cmp	r1, #29
 8005a6a:	d82b      	bhi.n	8005ac4 <__sflush_r+0xb0>
 8005a6c:	4a28      	ldr	r2, [pc, #160]	@ (8005b10 <__sflush_r+0xfc>)
 8005a6e:	410a      	asrs	r2, r1
 8005a70:	07d6      	lsls	r6, r2, #31
 8005a72:	d427      	bmi.n	8005ac4 <__sflush_r+0xb0>
 8005a74:	2200      	movs	r2, #0
 8005a76:	6062      	str	r2, [r4, #4]
 8005a78:	6922      	ldr	r2, [r4, #16]
 8005a7a:	04d9      	lsls	r1, r3, #19
 8005a7c:	6022      	str	r2, [r4, #0]
 8005a7e:	d504      	bpl.n	8005a8a <__sflush_r+0x76>
 8005a80:	1c42      	adds	r2, r0, #1
 8005a82:	d101      	bne.n	8005a88 <__sflush_r+0x74>
 8005a84:	682b      	ldr	r3, [r5, #0]
 8005a86:	b903      	cbnz	r3, 8005a8a <__sflush_r+0x76>
 8005a88:	6560      	str	r0, [r4, #84]	@ 0x54
 8005a8a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a8c:	602f      	str	r7, [r5, #0]
 8005a8e:	b1b9      	cbz	r1, 8005ac0 <__sflush_r+0xac>
 8005a90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a94:	4299      	cmp	r1, r3
 8005a96:	d002      	beq.n	8005a9e <__sflush_r+0x8a>
 8005a98:	4628      	mov	r0, r5
 8005a9a:	f7ff f9e5 	bl	8004e68 <_free_r>
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005aa2:	e00d      	b.n	8005ac0 <__sflush_r+0xac>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	47b0      	blx	r6
 8005aaa:	4602      	mov	r2, r0
 8005aac:	1c50      	adds	r0, r2, #1
 8005aae:	d1c9      	bne.n	8005a44 <__sflush_r+0x30>
 8005ab0:	682b      	ldr	r3, [r5, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d0c6      	beq.n	8005a44 <__sflush_r+0x30>
 8005ab6:	2b1d      	cmp	r3, #29
 8005ab8:	d001      	beq.n	8005abe <__sflush_r+0xaa>
 8005aba:	2b16      	cmp	r3, #22
 8005abc:	d11d      	bne.n	8005afa <__sflush_r+0xe6>
 8005abe:	602f      	str	r7, [r5, #0]
 8005ac0:	2000      	movs	r0, #0
 8005ac2:	e021      	b.n	8005b08 <__sflush_r+0xf4>
 8005ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ac8:	b21b      	sxth	r3, r3
 8005aca:	e01a      	b.n	8005b02 <__sflush_r+0xee>
 8005acc:	690f      	ldr	r7, [r1, #16]
 8005ace:	2f00      	cmp	r7, #0
 8005ad0:	d0f6      	beq.n	8005ac0 <__sflush_r+0xac>
 8005ad2:	0793      	lsls	r3, r2, #30
 8005ad4:	bf18      	it	ne
 8005ad6:	2300      	movne	r3, #0
 8005ad8:	680e      	ldr	r6, [r1, #0]
 8005ada:	bf08      	it	eq
 8005adc:	694b      	ldreq	r3, [r1, #20]
 8005ade:	1bf6      	subs	r6, r6, r7
 8005ae0:	600f      	str	r7, [r1, #0]
 8005ae2:	608b      	str	r3, [r1, #8]
 8005ae4:	2e00      	cmp	r6, #0
 8005ae6:	ddeb      	ble.n	8005ac0 <__sflush_r+0xac>
 8005ae8:	4633      	mov	r3, r6
 8005aea:	463a      	mov	r2, r7
 8005aec:	4628      	mov	r0, r5
 8005aee:	6a21      	ldr	r1, [r4, #32]
 8005af0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005af4:	47e0      	blx	ip
 8005af6:	2800      	cmp	r0, #0
 8005af8:	dc07      	bgt.n	8005b0a <__sflush_r+0xf6>
 8005afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005afe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b02:	f04f 30ff 	mov.w	r0, #4294967295
 8005b06:	81a3      	strh	r3, [r4, #12]
 8005b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b0a:	4407      	add	r7, r0
 8005b0c:	1a36      	subs	r6, r6, r0
 8005b0e:	e7e9      	b.n	8005ae4 <__sflush_r+0xd0>
 8005b10:	dfbffffe 	.word	0xdfbffffe

08005b14 <_fflush_r>:
 8005b14:	b538      	push	{r3, r4, r5, lr}
 8005b16:	690b      	ldr	r3, [r1, #16]
 8005b18:	4605      	mov	r5, r0
 8005b1a:	460c      	mov	r4, r1
 8005b1c:	b913      	cbnz	r3, 8005b24 <_fflush_r+0x10>
 8005b1e:	2500      	movs	r5, #0
 8005b20:	4628      	mov	r0, r5
 8005b22:	bd38      	pop	{r3, r4, r5, pc}
 8005b24:	b118      	cbz	r0, 8005b2e <_fflush_r+0x1a>
 8005b26:	6a03      	ldr	r3, [r0, #32]
 8005b28:	b90b      	cbnz	r3, 8005b2e <_fflush_r+0x1a>
 8005b2a:	f7fe fa25 	bl	8003f78 <__sinit>
 8005b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d0f3      	beq.n	8005b1e <_fflush_r+0xa>
 8005b36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b38:	07d0      	lsls	r0, r2, #31
 8005b3a:	d404      	bmi.n	8005b46 <_fflush_r+0x32>
 8005b3c:	0599      	lsls	r1, r3, #22
 8005b3e:	d402      	bmi.n	8005b46 <_fflush_r+0x32>
 8005b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b42:	f7fe fb30 	bl	80041a6 <__retarget_lock_acquire_recursive>
 8005b46:	4628      	mov	r0, r5
 8005b48:	4621      	mov	r1, r4
 8005b4a:	f7ff ff63 	bl	8005a14 <__sflush_r>
 8005b4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b50:	4605      	mov	r5, r0
 8005b52:	07da      	lsls	r2, r3, #31
 8005b54:	d4e4      	bmi.n	8005b20 <_fflush_r+0xc>
 8005b56:	89a3      	ldrh	r3, [r4, #12]
 8005b58:	059b      	lsls	r3, r3, #22
 8005b5a:	d4e1      	bmi.n	8005b20 <_fflush_r+0xc>
 8005b5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b5e:	f7fe fb23 	bl	80041a8 <__retarget_lock_release_recursive>
 8005b62:	e7dd      	b.n	8005b20 <_fflush_r+0xc>

08005b64 <memmove>:
 8005b64:	4288      	cmp	r0, r1
 8005b66:	b510      	push	{r4, lr}
 8005b68:	eb01 0402 	add.w	r4, r1, r2
 8005b6c:	d902      	bls.n	8005b74 <memmove+0x10>
 8005b6e:	4284      	cmp	r4, r0
 8005b70:	4623      	mov	r3, r4
 8005b72:	d807      	bhi.n	8005b84 <memmove+0x20>
 8005b74:	1e43      	subs	r3, r0, #1
 8005b76:	42a1      	cmp	r1, r4
 8005b78:	d008      	beq.n	8005b8c <memmove+0x28>
 8005b7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b82:	e7f8      	b.n	8005b76 <memmove+0x12>
 8005b84:	4601      	mov	r1, r0
 8005b86:	4402      	add	r2, r0
 8005b88:	428a      	cmp	r2, r1
 8005b8a:	d100      	bne.n	8005b8e <memmove+0x2a>
 8005b8c:	bd10      	pop	{r4, pc}
 8005b8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b96:	e7f7      	b.n	8005b88 <memmove+0x24>

08005b98 <_sbrk_r>:
 8005b98:	b538      	push	{r3, r4, r5, lr}
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	4d05      	ldr	r5, [pc, #20]	@ (8005bb4 <_sbrk_r+0x1c>)
 8005b9e:	4604      	mov	r4, r0
 8005ba0:	4608      	mov	r0, r1
 8005ba2:	602b      	str	r3, [r5, #0]
 8005ba4:	f7fb fe30 	bl	8001808 <_sbrk>
 8005ba8:	1c43      	adds	r3, r0, #1
 8005baa:	d102      	bne.n	8005bb2 <_sbrk_r+0x1a>
 8005bac:	682b      	ldr	r3, [r5, #0]
 8005bae:	b103      	cbz	r3, 8005bb2 <_sbrk_r+0x1a>
 8005bb0:	6023      	str	r3, [r4, #0]
 8005bb2:	bd38      	pop	{r3, r4, r5, pc}
 8005bb4:	200003e8 	.word	0x200003e8

08005bb8 <memcpy>:
 8005bb8:	440a      	add	r2, r1
 8005bba:	4291      	cmp	r1, r2
 8005bbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bc0:	d100      	bne.n	8005bc4 <memcpy+0xc>
 8005bc2:	4770      	bx	lr
 8005bc4:	b510      	push	{r4, lr}
 8005bc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bca:	4291      	cmp	r1, r2
 8005bcc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bd0:	d1f9      	bne.n	8005bc6 <memcpy+0xe>
 8005bd2:	bd10      	pop	{r4, pc}

08005bd4 <__assert_func>:
 8005bd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005bd6:	4614      	mov	r4, r2
 8005bd8:	461a      	mov	r2, r3
 8005bda:	4b09      	ldr	r3, [pc, #36]	@ (8005c00 <__assert_func+0x2c>)
 8005bdc:	4605      	mov	r5, r0
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68d8      	ldr	r0, [r3, #12]
 8005be2:	b954      	cbnz	r4, 8005bfa <__assert_func+0x26>
 8005be4:	4b07      	ldr	r3, [pc, #28]	@ (8005c04 <__assert_func+0x30>)
 8005be6:	461c      	mov	r4, r3
 8005be8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005bec:	9100      	str	r1, [sp, #0]
 8005bee:	462b      	mov	r3, r5
 8005bf0:	4905      	ldr	r1, [pc, #20]	@ (8005c08 <__assert_func+0x34>)
 8005bf2:	f000 f86f 	bl	8005cd4 <fiprintf>
 8005bf6:	f000 f87f 	bl	8005cf8 <abort>
 8005bfa:	4b04      	ldr	r3, [pc, #16]	@ (8005c0c <__assert_func+0x38>)
 8005bfc:	e7f4      	b.n	8005be8 <__assert_func+0x14>
 8005bfe:	bf00      	nop
 8005c00:	20000018 	.word	0x20000018
 8005c04:	08006516 	.word	0x08006516
 8005c08:	080064e8 	.word	0x080064e8
 8005c0c:	080064db 	.word	0x080064db

08005c10 <_calloc_r>:
 8005c10:	b570      	push	{r4, r5, r6, lr}
 8005c12:	fba1 5402 	umull	r5, r4, r1, r2
 8005c16:	b93c      	cbnz	r4, 8005c28 <_calloc_r+0x18>
 8005c18:	4629      	mov	r1, r5
 8005c1a:	f7ff f997 	bl	8004f4c <_malloc_r>
 8005c1e:	4606      	mov	r6, r0
 8005c20:	b928      	cbnz	r0, 8005c2e <_calloc_r+0x1e>
 8005c22:	2600      	movs	r6, #0
 8005c24:	4630      	mov	r0, r6
 8005c26:	bd70      	pop	{r4, r5, r6, pc}
 8005c28:	220c      	movs	r2, #12
 8005c2a:	6002      	str	r2, [r0, #0]
 8005c2c:	e7f9      	b.n	8005c22 <_calloc_r+0x12>
 8005c2e:	462a      	mov	r2, r5
 8005c30:	4621      	mov	r1, r4
 8005c32:	f7fe fa3a 	bl	80040aa <memset>
 8005c36:	e7f5      	b.n	8005c24 <_calloc_r+0x14>

08005c38 <__ascii_mbtowc>:
 8005c38:	b082      	sub	sp, #8
 8005c3a:	b901      	cbnz	r1, 8005c3e <__ascii_mbtowc+0x6>
 8005c3c:	a901      	add	r1, sp, #4
 8005c3e:	b142      	cbz	r2, 8005c52 <__ascii_mbtowc+0x1a>
 8005c40:	b14b      	cbz	r3, 8005c56 <__ascii_mbtowc+0x1e>
 8005c42:	7813      	ldrb	r3, [r2, #0]
 8005c44:	600b      	str	r3, [r1, #0]
 8005c46:	7812      	ldrb	r2, [r2, #0]
 8005c48:	1e10      	subs	r0, r2, #0
 8005c4a:	bf18      	it	ne
 8005c4c:	2001      	movne	r0, #1
 8005c4e:	b002      	add	sp, #8
 8005c50:	4770      	bx	lr
 8005c52:	4610      	mov	r0, r2
 8005c54:	e7fb      	b.n	8005c4e <__ascii_mbtowc+0x16>
 8005c56:	f06f 0001 	mvn.w	r0, #1
 8005c5a:	e7f8      	b.n	8005c4e <__ascii_mbtowc+0x16>

08005c5c <_realloc_r>:
 8005c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c60:	4680      	mov	r8, r0
 8005c62:	4615      	mov	r5, r2
 8005c64:	460c      	mov	r4, r1
 8005c66:	b921      	cbnz	r1, 8005c72 <_realloc_r+0x16>
 8005c68:	4611      	mov	r1, r2
 8005c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c6e:	f7ff b96d 	b.w	8004f4c <_malloc_r>
 8005c72:	b92a      	cbnz	r2, 8005c80 <_realloc_r+0x24>
 8005c74:	f7ff f8f8 	bl	8004e68 <_free_r>
 8005c78:	2400      	movs	r4, #0
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c80:	f000 f841 	bl	8005d06 <_malloc_usable_size_r>
 8005c84:	4285      	cmp	r5, r0
 8005c86:	4606      	mov	r6, r0
 8005c88:	d802      	bhi.n	8005c90 <_realloc_r+0x34>
 8005c8a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005c8e:	d8f4      	bhi.n	8005c7a <_realloc_r+0x1e>
 8005c90:	4629      	mov	r1, r5
 8005c92:	4640      	mov	r0, r8
 8005c94:	f7ff f95a 	bl	8004f4c <_malloc_r>
 8005c98:	4607      	mov	r7, r0
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	d0ec      	beq.n	8005c78 <_realloc_r+0x1c>
 8005c9e:	42b5      	cmp	r5, r6
 8005ca0:	462a      	mov	r2, r5
 8005ca2:	4621      	mov	r1, r4
 8005ca4:	bf28      	it	cs
 8005ca6:	4632      	movcs	r2, r6
 8005ca8:	f7ff ff86 	bl	8005bb8 <memcpy>
 8005cac:	4621      	mov	r1, r4
 8005cae:	4640      	mov	r0, r8
 8005cb0:	f7ff f8da 	bl	8004e68 <_free_r>
 8005cb4:	463c      	mov	r4, r7
 8005cb6:	e7e0      	b.n	8005c7a <_realloc_r+0x1e>

08005cb8 <__ascii_wctomb>:
 8005cb8:	4603      	mov	r3, r0
 8005cba:	4608      	mov	r0, r1
 8005cbc:	b141      	cbz	r1, 8005cd0 <__ascii_wctomb+0x18>
 8005cbe:	2aff      	cmp	r2, #255	@ 0xff
 8005cc0:	d904      	bls.n	8005ccc <__ascii_wctomb+0x14>
 8005cc2:	228a      	movs	r2, #138	@ 0x8a
 8005cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc8:	601a      	str	r2, [r3, #0]
 8005cca:	4770      	bx	lr
 8005ccc:	2001      	movs	r0, #1
 8005cce:	700a      	strb	r2, [r1, #0]
 8005cd0:	4770      	bx	lr
	...

08005cd4 <fiprintf>:
 8005cd4:	b40e      	push	{r1, r2, r3}
 8005cd6:	b503      	push	{r0, r1, lr}
 8005cd8:	4601      	mov	r1, r0
 8005cda:	ab03      	add	r3, sp, #12
 8005cdc:	4805      	ldr	r0, [pc, #20]	@ (8005cf4 <fiprintf+0x20>)
 8005cde:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ce2:	6800      	ldr	r0, [r0, #0]
 8005ce4:	9301      	str	r3, [sp, #4]
 8005ce6:	f000 f83d 	bl	8005d64 <_vfiprintf_r>
 8005cea:	b002      	add	sp, #8
 8005cec:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cf0:	b003      	add	sp, #12
 8005cf2:	4770      	bx	lr
 8005cf4:	20000018 	.word	0x20000018

08005cf8 <abort>:
 8005cf8:	2006      	movs	r0, #6
 8005cfa:	b508      	push	{r3, lr}
 8005cfc:	f000 fa06 	bl	800610c <raise>
 8005d00:	2001      	movs	r0, #1
 8005d02:	f7fb fd0c 	bl	800171e <_exit>

08005d06 <_malloc_usable_size_r>:
 8005d06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d0a:	1f18      	subs	r0, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	bfbc      	itt	lt
 8005d10:	580b      	ldrlt	r3, [r1, r0]
 8005d12:	18c0      	addlt	r0, r0, r3
 8005d14:	4770      	bx	lr

08005d16 <__sfputc_r>:
 8005d16:	6893      	ldr	r3, [r2, #8]
 8005d18:	b410      	push	{r4}
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	6093      	str	r3, [r2, #8]
 8005d20:	da07      	bge.n	8005d32 <__sfputc_r+0x1c>
 8005d22:	6994      	ldr	r4, [r2, #24]
 8005d24:	42a3      	cmp	r3, r4
 8005d26:	db01      	blt.n	8005d2c <__sfputc_r+0x16>
 8005d28:	290a      	cmp	r1, #10
 8005d2a:	d102      	bne.n	8005d32 <__sfputc_r+0x1c>
 8005d2c:	bc10      	pop	{r4}
 8005d2e:	f000 b931 	b.w	8005f94 <__swbuf_r>
 8005d32:	6813      	ldr	r3, [r2, #0]
 8005d34:	1c58      	adds	r0, r3, #1
 8005d36:	6010      	str	r0, [r2, #0]
 8005d38:	7019      	strb	r1, [r3, #0]
 8005d3a:	4608      	mov	r0, r1
 8005d3c:	bc10      	pop	{r4}
 8005d3e:	4770      	bx	lr

08005d40 <__sfputs_r>:
 8005d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d42:	4606      	mov	r6, r0
 8005d44:	460f      	mov	r7, r1
 8005d46:	4614      	mov	r4, r2
 8005d48:	18d5      	adds	r5, r2, r3
 8005d4a:	42ac      	cmp	r4, r5
 8005d4c:	d101      	bne.n	8005d52 <__sfputs_r+0x12>
 8005d4e:	2000      	movs	r0, #0
 8005d50:	e007      	b.n	8005d62 <__sfputs_r+0x22>
 8005d52:	463a      	mov	r2, r7
 8005d54:	4630      	mov	r0, r6
 8005d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d5a:	f7ff ffdc 	bl	8005d16 <__sfputc_r>
 8005d5e:	1c43      	adds	r3, r0, #1
 8005d60:	d1f3      	bne.n	8005d4a <__sfputs_r+0xa>
 8005d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005d64 <_vfiprintf_r>:
 8005d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d68:	460d      	mov	r5, r1
 8005d6a:	4614      	mov	r4, r2
 8005d6c:	4698      	mov	r8, r3
 8005d6e:	4606      	mov	r6, r0
 8005d70:	b09d      	sub	sp, #116	@ 0x74
 8005d72:	b118      	cbz	r0, 8005d7c <_vfiprintf_r+0x18>
 8005d74:	6a03      	ldr	r3, [r0, #32]
 8005d76:	b90b      	cbnz	r3, 8005d7c <_vfiprintf_r+0x18>
 8005d78:	f7fe f8fe 	bl	8003f78 <__sinit>
 8005d7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d7e:	07d9      	lsls	r1, r3, #31
 8005d80:	d405      	bmi.n	8005d8e <_vfiprintf_r+0x2a>
 8005d82:	89ab      	ldrh	r3, [r5, #12]
 8005d84:	059a      	lsls	r2, r3, #22
 8005d86:	d402      	bmi.n	8005d8e <_vfiprintf_r+0x2a>
 8005d88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d8a:	f7fe fa0c 	bl	80041a6 <__retarget_lock_acquire_recursive>
 8005d8e:	89ab      	ldrh	r3, [r5, #12]
 8005d90:	071b      	lsls	r3, r3, #28
 8005d92:	d501      	bpl.n	8005d98 <_vfiprintf_r+0x34>
 8005d94:	692b      	ldr	r3, [r5, #16]
 8005d96:	b99b      	cbnz	r3, 8005dc0 <_vfiprintf_r+0x5c>
 8005d98:	4629      	mov	r1, r5
 8005d9a:	4630      	mov	r0, r6
 8005d9c:	f000 f938 	bl	8006010 <__swsetup_r>
 8005da0:	b170      	cbz	r0, 8005dc0 <_vfiprintf_r+0x5c>
 8005da2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005da4:	07dc      	lsls	r4, r3, #31
 8005da6:	d504      	bpl.n	8005db2 <_vfiprintf_r+0x4e>
 8005da8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dac:	b01d      	add	sp, #116	@ 0x74
 8005dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db2:	89ab      	ldrh	r3, [r5, #12]
 8005db4:	0598      	lsls	r0, r3, #22
 8005db6:	d4f7      	bmi.n	8005da8 <_vfiprintf_r+0x44>
 8005db8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005dba:	f7fe f9f5 	bl	80041a8 <__retarget_lock_release_recursive>
 8005dbe:	e7f3      	b.n	8005da8 <_vfiprintf_r+0x44>
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dc4:	2320      	movs	r3, #32
 8005dc6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005dca:	2330      	movs	r3, #48	@ 0x30
 8005dcc:	f04f 0901 	mov.w	r9, #1
 8005dd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005dd4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005f80 <_vfiprintf_r+0x21c>
 8005dd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ddc:	4623      	mov	r3, r4
 8005dde:	469a      	mov	sl, r3
 8005de0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005de4:	b10a      	cbz	r2, 8005dea <_vfiprintf_r+0x86>
 8005de6:	2a25      	cmp	r2, #37	@ 0x25
 8005de8:	d1f9      	bne.n	8005dde <_vfiprintf_r+0x7a>
 8005dea:	ebba 0b04 	subs.w	fp, sl, r4
 8005dee:	d00b      	beq.n	8005e08 <_vfiprintf_r+0xa4>
 8005df0:	465b      	mov	r3, fp
 8005df2:	4622      	mov	r2, r4
 8005df4:	4629      	mov	r1, r5
 8005df6:	4630      	mov	r0, r6
 8005df8:	f7ff ffa2 	bl	8005d40 <__sfputs_r>
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	f000 80a7 	beq.w	8005f50 <_vfiprintf_r+0x1ec>
 8005e02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e04:	445a      	add	r2, fp
 8005e06:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e08:	f89a 3000 	ldrb.w	r3, [sl]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f000 809f 	beq.w	8005f50 <_vfiprintf_r+0x1ec>
 8005e12:	2300      	movs	r3, #0
 8005e14:	f04f 32ff 	mov.w	r2, #4294967295
 8005e18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e1c:	f10a 0a01 	add.w	sl, sl, #1
 8005e20:	9304      	str	r3, [sp, #16]
 8005e22:	9307      	str	r3, [sp, #28]
 8005e24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e28:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e2a:	4654      	mov	r4, sl
 8005e2c:	2205      	movs	r2, #5
 8005e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e32:	4853      	ldr	r0, [pc, #332]	@ (8005f80 <_vfiprintf_r+0x21c>)
 8005e34:	f7fe f9b9 	bl	80041aa <memchr>
 8005e38:	9a04      	ldr	r2, [sp, #16]
 8005e3a:	b9d8      	cbnz	r0, 8005e74 <_vfiprintf_r+0x110>
 8005e3c:	06d1      	lsls	r1, r2, #27
 8005e3e:	bf44      	itt	mi
 8005e40:	2320      	movmi	r3, #32
 8005e42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e46:	0713      	lsls	r3, r2, #28
 8005e48:	bf44      	itt	mi
 8005e4a:	232b      	movmi	r3, #43	@ 0x2b
 8005e4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e50:	f89a 3000 	ldrb.w	r3, [sl]
 8005e54:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e56:	d015      	beq.n	8005e84 <_vfiprintf_r+0x120>
 8005e58:	4654      	mov	r4, sl
 8005e5a:	2000      	movs	r0, #0
 8005e5c:	f04f 0c0a 	mov.w	ip, #10
 8005e60:	9a07      	ldr	r2, [sp, #28]
 8005e62:	4621      	mov	r1, r4
 8005e64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e68:	3b30      	subs	r3, #48	@ 0x30
 8005e6a:	2b09      	cmp	r3, #9
 8005e6c:	d94b      	bls.n	8005f06 <_vfiprintf_r+0x1a2>
 8005e6e:	b1b0      	cbz	r0, 8005e9e <_vfiprintf_r+0x13a>
 8005e70:	9207      	str	r2, [sp, #28]
 8005e72:	e014      	b.n	8005e9e <_vfiprintf_r+0x13a>
 8005e74:	eba0 0308 	sub.w	r3, r0, r8
 8005e78:	fa09 f303 	lsl.w	r3, r9, r3
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	46a2      	mov	sl, r4
 8005e80:	9304      	str	r3, [sp, #16]
 8005e82:	e7d2      	b.n	8005e2a <_vfiprintf_r+0xc6>
 8005e84:	9b03      	ldr	r3, [sp, #12]
 8005e86:	1d19      	adds	r1, r3, #4
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	9103      	str	r1, [sp, #12]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	bfbb      	ittet	lt
 8005e90:	425b      	neglt	r3, r3
 8005e92:	f042 0202 	orrlt.w	r2, r2, #2
 8005e96:	9307      	strge	r3, [sp, #28]
 8005e98:	9307      	strlt	r3, [sp, #28]
 8005e9a:	bfb8      	it	lt
 8005e9c:	9204      	strlt	r2, [sp, #16]
 8005e9e:	7823      	ldrb	r3, [r4, #0]
 8005ea0:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ea2:	d10a      	bne.n	8005eba <_vfiprintf_r+0x156>
 8005ea4:	7863      	ldrb	r3, [r4, #1]
 8005ea6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ea8:	d132      	bne.n	8005f10 <_vfiprintf_r+0x1ac>
 8005eaa:	9b03      	ldr	r3, [sp, #12]
 8005eac:	3402      	adds	r4, #2
 8005eae:	1d1a      	adds	r2, r3, #4
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	9203      	str	r2, [sp, #12]
 8005eb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005eb8:	9305      	str	r3, [sp, #20]
 8005eba:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005f84 <_vfiprintf_r+0x220>
 8005ebe:	2203      	movs	r2, #3
 8005ec0:	4650      	mov	r0, sl
 8005ec2:	7821      	ldrb	r1, [r4, #0]
 8005ec4:	f7fe f971 	bl	80041aa <memchr>
 8005ec8:	b138      	cbz	r0, 8005eda <_vfiprintf_r+0x176>
 8005eca:	2240      	movs	r2, #64	@ 0x40
 8005ecc:	9b04      	ldr	r3, [sp, #16]
 8005ece:	eba0 000a 	sub.w	r0, r0, sl
 8005ed2:	4082      	lsls	r2, r0
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	3401      	adds	r4, #1
 8005ed8:	9304      	str	r3, [sp, #16]
 8005eda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ede:	2206      	movs	r2, #6
 8005ee0:	4829      	ldr	r0, [pc, #164]	@ (8005f88 <_vfiprintf_r+0x224>)
 8005ee2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ee6:	f7fe f960 	bl	80041aa <memchr>
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d03f      	beq.n	8005f6e <_vfiprintf_r+0x20a>
 8005eee:	4b27      	ldr	r3, [pc, #156]	@ (8005f8c <_vfiprintf_r+0x228>)
 8005ef0:	bb1b      	cbnz	r3, 8005f3a <_vfiprintf_r+0x1d6>
 8005ef2:	9b03      	ldr	r3, [sp, #12]
 8005ef4:	3307      	adds	r3, #7
 8005ef6:	f023 0307 	bic.w	r3, r3, #7
 8005efa:	3308      	adds	r3, #8
 8005efc:	9303      	str	r3, [sp, #12]
 8005efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f00:	443b      	add	r3, r7
 8005f02:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f04:	e76a      	b.n	8005ddc <_vfiprintf_r+0x78>
 8005f06:	460c      	mov	r4, r1
 8005f08:	2001      	movs	r0, #1
 8005f0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f0e:	e7a8      	b.n	8005e62 <_vfiprintf_r+0xfe>
 8005f10:	2300      	movs	r3, #0
 8005f12:	f04f 0c0a 	mov.w	ip, #10
 8005f16:	4619      	mov	r1, r3
 8005f18:	3401      	adds	r4, #1
 8005f1a:	9305      	str	r3, [sp, #20]
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f22:	3a30      	subs	r2, #48	@ 0x30
 8005f24:	2a09      	cmp	r2, #9
 8005f26:	d903      	bls.n	8005f30 <_vfiprintf_r+0x1cc>
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d0c6      	beq.n	8005eba <_vfiprintf_r+0x156>
 8005f2c:	9105      	str	r1, [sp, #20]
 8005f2e:	e7c4      	b.n	8005eba <_vfiprintf_r+0x156>
 8005f30:	4604      	mov	r4, r0
 8005f32:	2301      	movs	r3, #1
 8005f34:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f38:	e7f0      	b.n	8005f1c <_vfiprintf_r+0x1b8>
 8005f3a:	ab03      	add	r3, sp, #12
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	462a      	mov	r2, r5
 8005f40:	4630      	mov	r0, r6
 8005f42:	4b13      	ldr	r3, [pc, #76]	@ (8005f90 <_vfiprintf_r+0x22c>)
 8005f44:	a904      	add	r1, sp, #16
 8005f46:	f7fd fbcd 	bl	80036e4 <_printf_float>
 8005f4a:	4607      	mov	r7, r0
 8005f4c:	1c78      	adds	r0, r7, #1
 8005f4e:	d1d6      	bne.n	8005efe <_vfiprintf_r+0x19a>
 8005f50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f52:	07d9      	lsls	r1, r3, #31
 8005f54:	d405      	bmi.n	8005f62 <_vfiprintf_r+0x1fe>
 8005f56:	89ab      	ldrh	r3, [r5, #12]
 8005f58:	059a      	lsls	r2, r3, #22
 8005f5a:	d402      	bmi.n	8005f62 <_vfiprintf_r+0x1fe>
 8005f5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f5e:	f7fe f923 	bl	80041a8 <__retarget_lock_release_recursive>
 8005f62:	89ab      	ldrh	r3, [r5, #12]
 8005f64:	065b      	lsls	r3, r3, #25
 8005f66:	f53f af1f 	bmi.w	8005da8 <_vfiprintf_r+0x44>
 8005f6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f6c:	e71e      	b.n	8005dac <_vfiprintf_r+0x48>
 8005f6e:	ab03      	add	r3, sp, #12
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	462a      	mov	r2, r5
 8005f74:	4630      	mov	r0, r6
 8005f76:	4b06      	ldr	r3, [pc, #24]	@ (8005f90 <_vfiprintf_r+0x22c>)
 8005f78:	a904      	add	r1, sp, #16
 8005f7a:	f7fd fe51 	bl	8003c20 <_printf_i>
 8005f7e:	e7e4      	b.n	8005f4a <_vfiprintf_r+0x1e6>
 8005f80:	080064c0 	.word	0x080064c0
 8005f84:	080064c6 	.word	0x080064c6
 8005f88:	080064ca 	.word	0x080064ca
 8005f8c:	080036e5 	.word	0x080036e5
 8005f90:	08005d41 	.word	0x08005d41

08005f94 <__swbuf_r>:
 8005f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f96:	460e      	mov	r6, r1
 8005f98:	4614      	mov	r4, r2
 8005f9a:	4605      	mov	r5, r0
 8005f9c:	b118      	cbz	r0, 8005fa6 <__swbuf_r+0x12>
 8005f9e:	6a03      	ldr	r3, [r0, #32]
 8005fa0:	b90b      	cbnz	r3, 8005fa6 <__swbuf_r+0x12>
 8005fa2:	f7fd ffe9 	bl	8003f78 <__sinit>
 8005fa6:	69a3      	ldr	r3, [r4, #24]
 8005fa8:	60a3      	str	r3, [r4, #8]
 8005faa:	89a3      	ldrh	r3, [r4, #12]
 8005fac:	071a      	lsls	r2, r3, #28
 8005fae:	d501      	bpl.n	8005fb4 <__swbuf_r+0x20>
 8005fb0:	6923      	ldr	r3, [r4, #16]
 8005fb2:	b943      	cbnz	r3, 8005fc6 <__swbuf_r+0x32>
 8005fb4:	4621      	mov	r1, r4
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	f000 f82a 	bl	8006010 <__swsetup_r>
 8005fbc:	b118      	cbz	r0, 8005fc6 <__swbuf_r+0x32>
 8005fbe:	f04f 37ff 	mov.w	r7, #4294967295
 8005fc2:	4638      	mov	r0, r7
 8005fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	6922      	ldr	r2, [r4, #16]
 8005fca:	b2f6      	uxtb	r6, r6
 8005fcc:	1a98      	subs	r0, r3, r2
 8005fce:	6963      	ldr	r3, [r4, #20]
 8005fd0:	4637      	mov	r7, r6
 8005fd2:	4283      	cmp	r3, r0
 8005fd4:	dc05      	bgt.n	8005fe2 <__swbuf_r+0x4e>
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	4628      	mov	r0, r5
 8005fda:	f7ff fd9b 	bl	8005b14 <_fflush_r>
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	d1ed      	bne.n	8005fbe <__swbuf_r+0x2a>
 8005fe2:	68a3      	ldr	r3, [r4, #8]
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	60a3      	str	r3, [r4, #8]
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	1c5a      	adds	r2, r3, #1
 8005fec:	6022      	str	r2, [r4, #0]
 8005fee:	701e      	strb	r6, [r3, #0]
 8005ff0:	6962      	ldr	r2, [r4, #20]
 8005ff2:	1c43      	adds	r3, r0, #1
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d004      	beq.n	8006002 <__swbuf_r+0x6e>
 8005ff8:	89a3      	ldrh	r3, [r4, #12]
 8005ffa:	07db      	lsls	r3, r3, #31
 8005ffc:	d5e1      	bpl.n	8005fc2 <__swbuf_r+0x2e>
 8005ffe:	2e0a      	cmp	r6, #10
 8006000:	d1df      	bne.n	8005fc2 <__swbuf_r+0x2e>
 8006002:	4621      	mov	r1, r4
 8006004:	4628      	mov	r0, r5
 8006006:	f7ff fd85 	bl	8005b14 <_fflush_r>
 800600a:	2800      	cmp	r0, #0
 800600c:	d0d9      	beq.n	8005fc2 <__swbuf_r+0x2e>
 800600e:	e7d6      	b.n	8005fbe <__swbuf_r+0x2a>

08006010 <__swsetup_r>:
 8006010:	b538      	push	{r3, r4, r5, lr}
 8006012:	4b29      	ldr	r3, [pc, #164]	@ (80060b8 <__swsetup_r+0xa8>)
 8006014:	4605      	mov	r5, r0
 8006016:	6818      	ldr	r0, [r3, #0]
 8006018:	460c      	mov	r4, r1
 800601a:	b118      	cbz	r0, 8006024 <__swsetup_r+0x14>
 800601c:	6a03      	ldr	r3, [r0, #32]
 800601e:	b90b      	cbnz	r3, 8006024 <__swsetup_r+0x14>
 8006020:	f7fd ffaa 	bl	8003f78 <__sinit>
 8006024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006028:	0719      	lsls	r1, r3, #28
 800602a:	d422      	bmi.n	8006072 <__swsetup_r+0x62>
 800602c:	06da      	lsls	r2, r3, #27
 800602e:	d407      	bmi.n	8006040 <__swsetup_r+0x30>
 8006030:	2209      	movs	r2, #9
 8006032:	602a      	str	r2, [r5, #0]
 8006034:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006038:	f04f 30ff 	mov.w	r0, #4294967295
 800603c:	81a3      	strh	r3, [r4, #12]
 800603e:	e033      	b.n	80060a8 <__swsetup_r+0x98>
 8006040:	0758      	lsls	r0, r3, #29
 8006042:	d512      	bpl.n	800606a <__swsetup_r+0x5a>
 8006044:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006046:	b141      	cbz	r1, 800605a <__swsetup_r+0x4a>
 8006048:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800604c:	4299      	cmp	r1, r3
 800604e:	d002      	beq.n	8006056 <__swsetup_r+0x46>
 8006050:	4628      	mov	r0, r5
 8006052:	f7fe ff09 	bl	8004e68 <_free_r>
 8006056:	2300      	movs	r3, #0
 8006058:	6363      	str	r3, [r4, #52]	@ 0x34
 800605a:	89a3      	ldrh	r3, [r4, #12]
 800605c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006060:	81a3      	strh	r3, [r4, #12]
 8006062:	2300      	movs	r3, #0
 8006064:	6063      	str	r3, [r4, #4]
 8006066:	6923      	ldr	r3, [r4, #16]
 8006068:	6023      	str	r3, [r4, #0]
 800606a:	89a3      	ldrh	r3, [r4, #12]
 800606c:	f043 0308 	orr.w	r3, r3, #8
 8006070:	81a3      	strh	r3, [r4, #12]
 8006072:	6923      	ldr	r3, [r4, #16]
 8006074:	b94b      	cbnz	r3, 800608a <__swsetup_r+0x7a>
 8006076:	89a3      	ldrh	r3, [r4, #12]
 8006078:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800607c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006080:	d003      	beq.n	800608a <__swsetup_r+0x7a>
 8006082:	4621      	mov	r1, r4
 8006084:	4628      	mov	r0, r5
 8006086:	f000 f882 	bl	800618e <__smakebuf_r>
 800608a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800608e:	f013 0201 	ands.w	r2, r3, #1
 8006092:	d00a      	beq.n	80060aa <__swsetup_r+0x9a>
 8006094:	2200      	movs	r2, #0
 8006096:	60a2      	str	r2, [r4, #8]
 8006098:	6962      	ldr	r2, [r4, #20]
 800609a:	4252      	negs	r2, r2
 800609c:	61a2      	str	r2, [r4, #24]
 800609e:	6922      	ldr	r2, [r4, #16]
 80060a0:	b942      	cbnz	r2, 80060b4 <__swsetup_r+0xa4>
 80060a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80060a6:	d1c5      	bne.n	8006034 <__swsetup_r+0x24>
 80060a8:	bd38      	pop	{r3, r4, r5, pc}
 80060aa:	0799      	lsls	r1, r3, #30
 80060ac:	bf58      	it	pl
 80060ae:	6962      	ldrpl	r2, [r4, #20]
 80060b0:	60a2      	str	r2, [r4, #8]
 80060b2:	e7f4      	b.n	800609e <__swsetup_r+0x8e>
 80060b4:	2000      	movs	r0, #0
 80060b6:	e7f7      	b.n	80060a8 <__swsetup_r+0x98>
 80060b8:	20000018 	.word	0x20000018

080060bc <_raise_r>:
 80060bc:	291f      	cmp	r1, #31
 80060be:	b538      	push	{r3, r4, r5, lr}
 80060c0:	4605      	mov	r5, r0
 80060c2:	460c      	mov	r4, r1
 80060c4:	d904      	bls.n	80060d0 <_raise_r+0x14>
 80060c6:	2316      	movs	r3, #22
 80060c8:	6003      	str	r3, [r0, #0]
 80060ca:	f04f 30ff 	mov.w	r0, #4294967295
 80060ce:	bd38      	pop	{r3, r4, r5, pc}
 80060d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80060d2:	b112      	cbz	r2, 80060da <_raise_r+0x1e>
 80060d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060d8:	b94b      	cbnz	r3, 80060ee <_raise_r+0x32>
 80060da:	4628      	mov	r0, r5
 80060dc:	f000 f830 	bl	8006140 <_getpid_r>
 80060e0:	4622      	mov	r2, r4
 80060e2:	4601      	mov	r1, r0
 80060e4:	4628      	mov	r0, r5
 80060e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060ea:	f000 b817 	b.w	800611c <_kill_r>
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d00a      	beq.n	8006108 <_raise_r+0x4c>
 80060f2:	1c59      	adds	r1, r3, #1
 80060f4:	d103      	bne.n	80060fe <_raise_r+0x42>
 80060f6:	2316      	movs	r3, #22
 80060f8:	6003      	str	r3, [r0, #0]
 80060fa:	2001      	movs	r0, #1
 80060fc:	e7e7      	b.n	80060ce <_raise_r+0x12>
 80060fe:	2100      	movs	r1, #0
 8006100:	4620      	mov	r0, r4
 8006102:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006106:	4798      	blx	r3
 8006108:	2000      	movs	r0, #0
 800610a:	e7e0      	b.n	80060ce <_raise_r+0x12>

0800610c <raise>:
 800610c:	4b02      	ldr	r3, [pc, #8]	@ (8006118 <raise+0xc>)
 800610e:	4601      	mov	r1, r0
 8006110:	6818      	ldr	r0, [r3, #0]
 8006112:	f7ff bfd3 	b.w	80060bc <_raise_r>
 8006116:	bf00      	nop
 8006118:	20000018 	.word	0x20000018

0800611c <_kill_r>:
 800611c:	b538      	push	{r3, r4, r5, lr}
 800611e:	2300      	movs	r3, #0
 8006120:	4d06      	ldr	r5, [pc, #24]	@ (800613c <_kill_r+0x20>)
 8006122:	4604      	mov	r4, r0
 8006124:	4608      	mov	r0, r1
 8006126:	4611      	mov	r1, r2
 8006128:	602b      	str	r3, [r5, #0]
 800612a:	f7fb fae8 	bl	80016fe <_kill>
 800612e:	1c43      	adds	r3, r0, #1
 8006130:	d102      	bne.n	8006138 <_kill_r+0x1c>
 8006132:	682b      	ldr	r3, [r5, #0]
 8006134:	b103      	cbz	r3, 8006138 <_kill_r+0x1c>
 8006136:	6023      	str	r3, [r4, #0]
 8006138:	bd38      	pop	{r3, r4, r5, pc}
 800613a:	bf00      	nop
 800613c:	200003e8 	.word	0x200003e8

08006140 <_getpid_r>:
 8006140:	f7fb bad6 	b.w	80016f0 <_getpid>

08006144 <__swhatbuf_r>:
 8006144:	b570      	push	{r4, r5, r6, lr}
 8006146:	460c      	mov	r4, r1
 8006148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800614c:	4615      	mov	r5, r2
 800614e:	2900      	cmp	r1, #0
 8006150:	461e      	mov	r6, r3
 8006152:	b096      	sub	sp, #88	@ 0x58
 8006154:	da0c      	bge.n	8006170 <__swhatbuf_r+0x2c>
 8006156:	89a3      	ldrh	r3, [r4, #12]
 8006158:	2100      	movs	r1, #0
 800615a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800615e:	bf14      	ite	ne
 8006160:	2340      	movne	r3, #64	@ 0x40
 8006162:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006166:	2000      	movs	r0, #0
 8006168:	6031      	str	r1, [r6, #0]
 800616a:	602b      	str	r3, [r5, #0]
 800616c:	b016      	add	sp, #88	@ 0x58
 800616e:	bd70      	pop	{r4, r5, r6, pc}
 8006170:	466a      	mov	r2, sp
 8006172:	f000 f849 	bl	8006208 <_fstat_r>
 8006176:	2800      	cmp	r0, #0
 8006178:	dbed      	blt.n	8006156 <__swhatbuf_r+0x12>
 800617a:	9901      	ldr	r1, [sp, #4]
 800617c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006180:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006184:	4259      	negs	r1, r3
 8006186:	4159      	adcs	r1, r3
 8006188:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800618c:	e7eb      	b.n	8006166 <__swhatbuf_r+0x22>

0800618e <__smakebuf_r>:
 800618e:	898b      	ldrh	r3, [r1, #12]
 8006190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006192:	079d      	lsls	r5, r3, #30
 8006194:	4606      	mov	r6, r0
 8006196:	460c      	mov	r4, r1
 8006198:	d507      	bpl.n	80061aa <__smakebuf_r+0x1c>
 800619a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800619e:	6023      	str	r3, [r4, #0]
 80061a0:	6123      	str	r3, [r4, #16]
 80061a2:	2301      	movs	r3, #1
 80061a4:	6163      	str	r3, [r4, #20]
 80061a6:	b003      	add	sp, #12
 80061a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061aa:	466a      	mov	r2, sp
 80061ac:	ab01      	add	r3, sp, #4
 80061ae:	f7ff ffc9 	bl	8006144 <__swhatbuf_r>
 80061b2:	9f00      	ldr	r7, [sp, #0]
 80061b4:	4605      	mov	r5, r0
 80061b6:	4639      	mov	r1, r7
 80061b8:	4630      	mov	r0, r6
 80061ba:	f7fe fec7 	bl	8004f4c <_malloc_r>
 80061be:	b948      	cbnz	r0, 80061d4 <__smakebuf_r+0x46>
 80061c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061c4:	059a      	lsls	r2, r3, #22
 80061c6:	d4ee      	bmi.n	80061a6 <__smakebuf_r+0x18>
 80061c8:	f023 0303 	bic.w	r3, r3, #3
 80061cc:	f043 0302 	orr.w	r3, r3, #2
 80061d0:	81a3      	strh	r3, [r4, #12]
 80061d2:	e7e2      	b.n	800619a <__smakebuf_r+0xc>
 80061d4:	89a3      	ldrh	r3, [r4, #12]
 80061d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80061da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061de:	81a3      	strh	r3, [r4, #12]
 80061e0:	9b01      	ldr	r3, [sp, #4]
 80061e2:	6020      	str	r0, [r4, #0]
 80061e4:	b15b      	cbz	r3, 80061fe <__smakebuf_r+0x70>
 80061e6:	4630      	mov	r0, r6
 80061e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061ec:	f000 f81e 	bl	800622c <_isatty_r>
 80061f0:	b128      	cbz	r0, 80061fe <__smakebuf_r+0x70>
 80061f2:	89a3      	ldrh	r3, [r4, #12]
 80061f4:	f023 0303 	bic.w	r3, r3, #3
 80061f8:	f043 0301 	orr.w	r3, r3, #1
 80061fc:	81a3      	strh	r3, [r4, #12]
 80061fe:	89a3      	ldrh	r3, [r4, #12]
 8006200:	431d      	orrs	r5, r3
 8006202:	81a5      	strh	r5, [r4, #12]
 8006204:	e7cf      	b.n	80061a6 <__smakebuf_r+0x18>
	...

08006208 <_fstat_r>:
 8006208:	b538      	push	{r3, r4, r5, lr}
 800620a:	2300      	movs	r3, #0
 800620c:	4d06      	ldr	r5, [pc, #24]	@ (8006228 <_fstat_r+0x20>)
 800620e:	4604      	mov	r4, r0
 8006210:	4608      	mov	r0, r1
 8006212:	4611      	mov	r1, r2
 8006214:	602b      	str	r3, [r5, #0]
 8006216:	f7fb fad1 	bl	80017bc <_fstat>
 800621a:	1c43      	adds	r3, r0, #1
 800621c:	d102      	bne.n	8006224 <_fstat_r+0x1c>
 800621e:	682b      	ldr	r3, [r5, #0]
 8006220:	b103      	cbz	r3, 8006224 <_fstat_r+0x1c>
 8006222:	6023      	str	r3, [r4, #0]
 8006224:	bd38      	pop	{r3, r4, r5, pc}
 8006226:	bf00      	nop
 8006228:	200003e8 	.word	0x200003e8

0800622c <_isatty_r>:
 800622c:	b538      	push	{r3, r4, r5, lr}
 800622e:	2300      	movs	r3, #0
 8006230:	4d05      	ldr	r5, [pc, #20]	@ (8006248 <_isatty_r+0x1c>)
 8006232:	4604      	mov	r4, r0
 8006234:	4608      	mov	r0, r1
 8006236:	602b      	str	r3, [r5, #0]
 8006238:	f7fb facf 	bl	80017da <_isatty>
 800623c:	1c43      	adds	r3, r0, #1
 800623e:	d102      	bne.n	8006246 <_isatty_r+0x1a>
 8006240:	682b      	ldr	r3, [r5, #0]
 8006242:	b103      	cbz	r3, 8006246 <_isatty_r+0x1a>
 8006244:	6023      	str	r3, [r4, #0]
 8006246:	bd38      	pop	{r3, r4, r5, pc}
 8006248:	200003e8 	.word	0x200003e8

0800624c <_init>:
 800624c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800624e:	bf00      	nop
 8006250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006252:	bc08      	pop	{r3}
 8006254:	469e      	mov	lr, r3
 8006256:	4770      	bx	lr

08006258 <_fini>:
 8006258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800625a:	bf00      	nop
 800625c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800625e:	bc08      	pop	{r3}
 8006260:	469e      	mov	lr, r3
 8006262:	4770      	bx	lr
