

================================================================
== Vitis HLS Report for 'conv1_Pipeline_BW'
================================================================
* Date:           Wed Nov  1 16:45:19 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    100|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    255|    -|
|Register         |        -|    -|     616|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     616|    622|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_32_1_1_U118  |mux_8_3_32_1_1  |        0|   0|  0|  43|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  43|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln148_fu_262_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln151_fu_272_p2     |         +|   0|  0|  19|          12|          12|
    |and_ln153_fu_349_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln148_fu_256_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln153_1_fu_339_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln153_fu_333_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln153_fu_345_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 100|          62|          22|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  14|          3|    1|          3|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw_2                                              |   9|          2|    8|         16|
    |bw_fu_78                                                           |   9|          2|    8|         16|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |  14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |  14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |  14|          3|   32|         96|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 255|         55|  328|        965|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add15_i_reg_428                                                    |  32|   0|   32|          0|
    |ap_CS_fsm                                                          |   2|   0|    2|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                   |   1|   0|    1|          0|
    |bw_fu_78                                                           |   8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77_reg_376  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78_reg_382  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79_reg_388  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80_reg_394  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81_reg_400  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82_reg_406  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83_reg_412  |  12|   0|   12|          0|
    |icmp_ln148_reg_372                                                 |   1|   0|    1|          0|
    |icmp_ln153_1_reg_446                                               |   1|   0|    1|          0|
    |icmp_ln153_reg_441                                                 |   1|   0|    1|          0|
    |tmp_s_reg_423                                                      |  32|   0|   32|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77_reg_376  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78_reg_382  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79_reg_388  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80_reg_394  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81_reg_400  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82_reg_406  |  64|  32|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83_reg_412  |  64|  32|   12|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 616| 224|  252|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2133_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2133_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2133_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2133_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2133_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2141_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2141_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2141_p_opcode                                               |  out|    5|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2141_p_dout0                                                |   in|    1|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|grp_fu_2141_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                         conv1_Pipeline_BW|  return value|
|sub_ln151                                                          |   in|   12|     ap_none|                                                 sub_ln151|        scalar|
|trunc_ln10                                                         |   in|    3|     ap_none|                                                trunc_ln10|        scalar|
|bitcast_ln145                                                      |   in|   32|     ap_none|                                             bitcast_ln145|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   12|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 11 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bitcast_ln145_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln145"   --->   Operation 12 'read' 'bitcast_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln10_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln10"   --->   Operation 13 'read' 'trunc_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln151_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln151"   --->   Operation 14 'read' 'sub_ln151_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i37"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bw_2 = load i8 %bw" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 17 'load' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln148 = icmp_eq  i8 %bw_2, i8 255" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 18 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%add_ln148 = add i8 %bw_2, i8 1" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 19 'add' 'add_ln148' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %for.body8.i37.split, void %for.inc35.i.exitStub" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 20 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %bw_2" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 21 'zext' 'zext_ln151' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln151 = add i12 %sub_ln151_read, i12 %zext_ln151" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 22 'add' 'add_ln151' <Predicate = (!icmp_ln148)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln151_3 = zext i12 %add_ln151" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 23 'zext' 'zext_ln151_3' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln151_3" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln151_3" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 25 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln151_3" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 26 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln151_3" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 27 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln151_3" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 28 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln151_3" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 29 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln151_3" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 30 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln151_3" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 31 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 32 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 33 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 34 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 35 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 36 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 37 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 38 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 39 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 40 [1/1] (0.73ns)   --->   "%switch_ln151 = switch i3 %trunc_ln10_read, void %arrayidx12412.i.case.0, i3 6, void %arrayidx12412.i.case.6, i3 1, void %arrayidx12412.i.case.1, i3 2, void %arrayidx12412.i.case.2, i3 3, void %arrayidx12412.i.case.3, i3 4, void %arrayidx12412.i.case.4, i3 5, void %arrayidx12412.i.case.5" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 40 'switch' 'switch_ln151' <Predicate = (!icmp_ln148)> <Delay = 0.73>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln148 = store i8 %add_ln148, i8 %bw" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 41 'store' 'store_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.body8.i37" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 42 'br' 'br_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 43 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 44 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 45 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 46 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 47 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 48 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 49 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 50 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 51 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92, i3 %trunc_ln10_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 51 'mux' 'tmp_s' <Predicate = (!icmp_ln148)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (0.80ns)   --->   Input mux for Operation 52 '%add15_i = fadd i32 %tmp_s, i32 %bitcast_ln145_read'
ST_3 : Operation 52 [4/4] (5.62ns)   --->   "%add15_i = fadd i32 %tmp_s, i32 %bitcast_ln145_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 52 'fadd' 'add15_i' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 53 [3/4] (6.43ns)   --->   "%add15_i = fadd i32 %tmp_s, i32 %bitcast_ln145_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 53 'fadd' 'add15_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 54 [2/4] (6.43ns)   --->   "%add15_i = fadd i32 %tmp_s, i32 %bitcast_ln145_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 54 'fadd' 'add15_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln149 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_14" [src/conv1.cpp:149->src/conv1.cpp:70]   --->   Operation 55 'specpipeline' 'specpipeline_ln149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln148 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 57 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/4] (6.43ns)   --->   "%add15_i = fadd i32 %tmp_s, i32 %bitcast_ln145_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 58 'fadd' 'add15_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln148)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 59 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 60 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 5)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 61 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 62 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 4)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 63 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 64 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 3)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 65 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 66 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 2)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 67 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 68 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 69 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 70 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 6)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 71 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 7) | (trunc_ln10_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 72 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 7) | (trunc_ln10_read == 0)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln153 = bitcast i32 %add15_i" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 73 'bitcast' 'bitcast_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln153, i32 23, i32 30" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 74 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i32 %bitcast_ln153" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 75 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.76ns)   --->   "%icmp_ln153 = icmp_ne  i8 %tmp_15, i8 255" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 76 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.92ns)   --->   "%icmp_ln153_1 = icmp_eq  i23 %trunc_ln153, i23 0" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 77 'icmp' 'icmp_ln153_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.52ns)   --->   Input mux for Operation 78 '%tmp_16 = fcmp_olt  i32 %add15_i, i32 0'
ST_7 : Operation 78 [2/2] (2.25ns)   --->   "%tmp_16 = fcmp_olt  i32 %add15_i, i32 0" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 78 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.25> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln153)   --->   "%or_ln153 = or i1 %icmp_ln153_1, i1 %icmp_ln153" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 79 'or' 'or_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/2] (2.78ns)   --->   "%tmp_16 = fcmp_olt  i32 %add15_i, i32 0" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 80 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln153 = and i1 %or_ln153, i1 %tmp_16" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 81 'and' 'and_ln153' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %and_ln153, void %for.inc.i40, void %if.then.i" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 82 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.73ns)   --->   "%switch_ln154 = switch i3 %trunc_ln10_read, void %arrayidx12412.i.case.0123, i3 6, void %arrayidx12412.i.case.6129, i3 1, void %arrayidx12412.i.case.1124, i3 2, void %arrayidx12412.i.case.2125, i3 3, void %arrayidx12412.i.case.3126, i3 4, void %arrayidx12412.i.case.4127, i3 5, void %arrayidx12412.i.case.5128" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 83 'switch' 'switch_ln154' <Predicate = (and_ln153)> <Delay = 0.73>
ST_8 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 84 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 5 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.i.exit122" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 85 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 5 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 86 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 4 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.i.exit122" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 87 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 4 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 88 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 3 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.i.exit122" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 89 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 3 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 90 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 2 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.i.exit122" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 91 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 2 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 92 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 1 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.i.exit122" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 93 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 1 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 94 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 6 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.i.exit122" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 95 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 6 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 96 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 7 & and_ln153) | (trunc_ln10_read == 0 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.i.exit122" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 97 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 7 & and_ln153) | (trunc_ln10_read == 0 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.inc.i40" [src/conv1.cpp:155->src/conv1.cpp:70]   --->   Operation 98 'br' 'br_ln155' <Predicate = (and_ln153)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln151]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitcast_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw                                                        (alloca           ) [ 010000000]
bitcast_ln145_read                                        (read             ) [ 011111100]
trunc_ln10_read                                           (read             ) [ 011111111]
sub_ln151_read                                            (read             ) [ 000000000]
store_ln0                                                 (store            ) [ 000000000]
br_ln0                                                    (br               ) [ 000000000]
bw_2                                                      (load             ) [ 000000000]
icmp_ln148                                                (icmp             ) [ 011111100]
add_ln148                                                 (add              ) [ 000000000]
br_ln148                                                  (br               ) [ 000000000]
zext_ln151                                                (zext             ) [ 000000000]
add_ln151                                                 (add              ) [ 000000000]
zext_ln151_3                                              (zext             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84 (getelementptr    ) [ 001000000]
switch_ln151                                              (switch           ) [ 000000000]
store_ln148                                               (store            ) [ 000000000]
br_ln148                                                  (br               ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92 (load             ) [ 000000000]
tmp_s                                                     (mux              ) [ 011111100]
specpipeline_ln149                                        (specpipeline     ) [ 000000000]
speclooptripcount_ln148                                   (speclooptripcount) [ 000000000]
specloopname_ln148                                        (specloopname     ) [ 000000000]
add15_i                                                   (fadd             ) [ 011000011]
store_ln151                                               (store            ) [ 000000000]
br_ln151                                                  (br               ) [ 000000000]
store_ln151                                               (store            ) [ 000000000]
br_ln151                                                  (br               ) [ 000000000]
store_ln151                                               (store            ) [ 000000000]
br_ln151                                                  (br               ) [ 000000000]
store_ln151                                               (store            ) [ 000000000]
br_ln151                                                  (br               ) [ 000000000]
store_ln151                                               (store            ) [ 000000000]
br_ln151                                                  (br               ) [ 000000000]
store_ln151                                               (store            ) [ 000000000]
br_ln151                                                  (br               ) [ 000000000]
store_ln151                                               (store            ) [ 000000000]
br_ln151                                                  (br               ) [ 000000000]
bitcast_ln153                                             (bitcast          ) [ 000000000]
tmp_15                                                    (partselect       ) [ 000000000]
trunc_ln153                                               (trunc            ) [ 000000000]
icmp_ln153                                                (icmp             ) [ 001000001]
icmp_ln153_1                                              (icmp             ) [ 001000001]
or_ln153                                                  (or               ) [ 000000000]
tmp_16                                                    (fcmp             ) [ 000000000]
and_ln153                                                 (and              ) [ 001000001]
br_ln153                                                  (br               ) [ 000000000]
switch_ln154                                              (switch           ) [ 000000000]
store_ln154                                               (store            ) [ 000000000]
br_ln154                                                  (br               ) [ 000000000]
store_ln154                                               (store            ) [ 000000000]
br_ln154                                                  (br               ) [ 000000000]
store_ln154                                               (store            ) [ 000000000]
br_ln154                                                  (br               ) [ 000000000]
store_ln154                                               (store            ) [ 000000000]
br_ln154                                                  (br               ) [ 000000000]
store_ln154                                               (store            ) [ 000000000]
br_ln154                                                  (br               ) [ 000000000]
store_ln154                                               (store            ) [ 000000000]
br_ln154                                                  (br               ) [ 000000000]
store_ln154                                               (store            ) [ 000000000]
br_ln154                                                  (br               ) [ 000000000]
br_ln155                                                  (br               ) [ 000000000]
ret_ln0                                                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln151">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln151"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bitcast_ln145">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="bw_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="bitcast_ln145_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitcast_ln145_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln10_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln10_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sub_ln151_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="0"/>
<pin id="97" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln151_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="0"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="12" slack="0"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="12" slack="0"/>
<pin id="118" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="12" slack="0"/>
<pin id="125" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="12" slack="0"/>
<pin id="139" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="12" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="6"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85/1 store_ln151/7 store_ln154/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="6"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="174" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86/1 store_ln151/7 store_ln154/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="6"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87/1 store_ln151/7 store_ln154/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="6"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="0"/>
<pin id="191" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="192" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="194" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88/1 store_ln151/7 store_ln154/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="6"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="202" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="204" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89/1 store_ln151/7 store_ln154/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="6"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="212" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="214" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90/1 store_ln151/7 store_ln154/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="6"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="0"/>
<pin id="221" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="222" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="224" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91/1 store_ln151/7 store_ln154/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="2"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add15_i/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="bw_2_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw_2/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln148_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln148_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln151_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln151_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln151_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_3/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln148_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="0" index="3" bw="32" slack="0"/>
<pin id="300" dir="0" index="4" bw="32" slack="0"/>
<pin id="301" dir="0" index="5" bw="32" slack="0"/>
<pin id="302" dir="0" index="6" bw="32" slack="0"/>
<pin id="303" dir="0" index="7" bw="32" slack="0"/>
<pin id="304" dir="0" index="8" bw="32" slack="0"/>
<pin id="305" dir="0" index="9" bw="3" slack="1"/>
<pin id="306" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="bitcast_ln153_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln153/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_15_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="0" index="3" bw="6" slack="0"/>
<pin id="324" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln153_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln153/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln153_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln153_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="23" slack="0"/>
<pin id="341" dir="0" index="1" bw="23" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153_1/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln153_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="1"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln153/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="and_ln153_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln153/8 "/>
</bind>
</comp>

<comp id="355" class="1005" name="bw_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw "/>
</bind>
</comp>

<comp id="362" class="1005" name="bitcast_ln145_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2"/>
<pin id="364" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln145_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="trunc_ln10_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_read "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln148_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln148 "/>
</bind>
</comp>

<comp id="376" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="1"/>
<pin id="378" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77 "/>
</bind>
</comp>

<comp id="382" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="1"/>
<pin id="384" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78 "/>
</bind>
</comp>

<comp id="388" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="1"/>
<pin id="390" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79 "/>
</bind>
</comp>

<comp id="394" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="1"/>
<pin id="396" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80 "/>
</bind>
</comp>

<comp id="400" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="1"/>
<pin id="402" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81 "/>
</bind>
</comp>

<comp id="406" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="1"/>
<pin id="408" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82 "/>
</bind>
</comp>

<comp id="412" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="1"/>
<pin id="414" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83 "/>
</bind>
</comp>

<comp id="418" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="1"/>
<pin id="420" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_s_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="428" class="1005" name="add15_i_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15_i "/>
</bind>
</comp>

<comp id="441" class="1005" name="icmp_ln153_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln153_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln153_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="100" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="175"><net_src comp="107" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="185"><net_src comp="114" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="195"><net_src comp="121" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="205"><net_src comp="128" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="215"><net_src comp="135" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="225"><net_src comp="142" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="231"><net_src comp="149" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="234"><net_src comp="76" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="235"><net_src comp="76" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="237"><net_src comp="76" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="247"><net_src comp="76" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="253" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="94" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="289"><net_src comp="278" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="294"><net_src comp="262" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="308"><net_src comp="156" pin="7"/><net_sink comp="295" pin=1"/></net>

<net id="309"><net_src comp="166" pin="7"/><net_sink comp="295" pin=2"/></net>

<net id="310"><net_src comp="176" pin="7"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="186" pin="7"/><net_sink comp="295" pin=4"/></net>

<net id="312"><net_src comp="196" pin="7"/><net_sink comp="295" pin=5"/></net>

<net id="313"><net_src comp="206" pin="7"/><net_sink comp="295" pin=6"/></net>

<net id="314"><net_src comp="216" pin="7"/><net_sink comp="295" pin=7"/></net>

<net id="315"><net_src comp="226" pin="3"/><net_sink comp="295" pin=8"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="72" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="316" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="319" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="329" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="74" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="243" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="78" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="365"><net_src comp="82" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="370"><net_src comp="88" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="295" pin=9"/></net>

<net id="375"><net_src comp="256" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="100" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="385"><net_src comp="107" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="391"><net_src comp="114" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="397"><net_src comp="121" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="403"><net_src comp="128" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="409"><net_src comp="135" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="415"><net_src comp="142" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="421"><net_src comp="149" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="426"><net_src comp="295" pin="10"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="431"><net_src comp="239" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="439"><net_src comp="428" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="440"><net_src comp="428" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="444"><net_src comp="333" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="449"><net_src comp="339" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="345" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {}
 - Input state : 
	Port: conv1_Pipeline_BW : sub_ln151 | {1 }
	Port: conv1_Pipeline_BW : trunc_ln10 | {1 }
	Port: conv1_Pipeline_BW : bitcast_ln145 | {1 }
	Port: conv1_Pipeline_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {1 2 }
	Port: conv1_Pipeline_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {1 2 }
	Port: conv1_Pipeline_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {1 2 }
	Port: conv1_Pipeline_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {1 2 }
	Port: conv1_Pipeline_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {1 2 }
	Port: conv1_Pipeline_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {1 2 }
	Port: conv1_Pipeline_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: conv1_Pipeline_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw_2 : 1
		icmp_ln148 : 2
		add_ln148 : 2
		br_ln148 : 3
		zext_ln151 : 2
		add_ln151 : 3
		zext_ln151_3 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92 : 6
		store_ln148 : 3
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_15 : 1
		trunc_ln153 : 1
		icmp_ln153 : 2
		icmp_ln153_1 : 2
	State 8
		and_ln153 : 1
		br_ln153 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_239          |    2    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln148_fu_256       |    0    |    0    |    15   |
|   icmp   |       icmp_ln153_fu_333       |    0    |    0    |    15   |
|          |      icmp_ln153_1_fu_339      |    0    |    0    |    30   |
|----------|-------------------------------|---------|---------|---------|
|    mux   |          tmp_s_fu_295         |    0    |    0    |    43   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln148_fu_262       |    0    |    0    |    15   |
|          |        add_ln151_fu_272       |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln153_fu_345        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln153_fu_349       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          | bitcast_ln145_read_read_fu_82 |    0    |    0    |    0    |
|   read   |   trunc_ln10_read_read_fu_88  |    0    |    0    |    0    |
|          |   sub_ln151_read_read_fu_94   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_243          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |       zext_ln151_fu_268       |    0    |    0    |    0    |
|          |      zext_ln151_3_fu_278      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         tmp_15_fu_319         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln153_fu_329      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    2    |   227   |   355   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|                         add15_i_reg_428                         |   32   |
|                    bitcast_ln145_read_reg_362                   |   32   |
|                            bw_reg_355                           |    8   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77_reg_376|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78_reg_382|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79_reg_388|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80_reg_394|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81_reg_400|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82_reg_406|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83_reg_412|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84_reg_418|   12   |
|                        icmp_ln148_reg_372                       |    1   |
|                       icmp_ln153_1_reg_446                      |    1   |
|                        icmp_ln153_reg_441                       |    1   |
|                          tmp_s_reg_423                          |   32   |
|                     trunc_ln10_read_reg_367                     |    3   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   206  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_156 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_166 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_166 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_176 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_176 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_186 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_186 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_196 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_196 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_206 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_206 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_216 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_216 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_226 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   472  ||  6.405  ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   355  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   135  |
|  Register |    -   |    -   |   206  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   433  |   490  |
+-----------+--------+--------+--------+--------+
