<html><body><samp><pre>
<!@TC:1435088204>
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

<a name=compilerReport1>Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435088205> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435088205> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1435088205> | Setting time resolution to ns
@N: : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N::@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1435088205> | Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:262:18:262:23:@W:CD266:@XP_MSG">SimpleVGA.vhdl(262)</a><!@TM:1435088205> | hsync is not readable.  This may cause a simulation mismatch.</font>
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:263:18:263:23:@W:CD266:@XP_MSG">SimpleVGA.vhdl(263)</a><!@TM:1435088205> | vsync is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:CD630:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1435088205> | Synthesizing work.simplevga.vga 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:5:7:5:19:@N:CD630:@XP_MSG">LEDBoardFont.vhdl(5)</a><!@TM:1435088205> | Synthesizing work.ledboardfont.font 
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:148:36:148:57:@W:CD609:@XP_MSG">LEDBoardFont.vhdl(148)</a><!@TM:1435088205> | Index value 0 to 11 could be out of prefix range 0 to 7 </font>
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:148:36:148:60:@W:CD609:@XP_MSG">LEDBoardFont.vhdl(148)</a><!@TM:1435088205> | Index value 0 to 9 could be out of prefix range 0 to 7 </font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:124:12:124:17:@W:CD434:@XP_MSG">LEDBoardFont.vhdl(124)</a><!@TM:1435088205> | Signal charx in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:125:12:125:17:@W:CD434:@XP_MSG">LEDBoardFont.vhdl(125)</a><!@TM:1435088205> | Signal chary in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:126:12:126:21:@W:CD434:@XP_MSG">LEDBoardFont.vhdl(126)</a><!@TM:1435088205> | Signal charwidth in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:127:12:127:22:@W:CD434:@XP_MSG">LEDBoardFont.vhdl(127)</a><!@TM:1435088205> | Signal charheight in the sensitivity list is not used in the process</font>
Post processing for work.ledboardfont.font
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:4:7:4:10:@N:CD630:@XP_MSG">PLL.vhd(4)</a><!@TM:1435088205> | Synthesizing work.pll.behavior 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:14:10:14:23:@W:CD280:@XP_MSG">PLL.vhd(14)</a><!@TM:1435088205> | Unbound component SB_PLL40_CORE mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:14:10:14:23:@N:CD630:@XP_MSG">PLL.vhd(14)</a><!@TM:1435088205> | Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Input extfeedback of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Bit 0 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Bit 1 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Bit 2 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Bit 3 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Bit 4 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Bit 5 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Bit 6 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Bit 7 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Input latchinputvalue of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Input sdi of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435088205> | Input sclk of instance PLL_inst is floating</font>
Post processing for work.simplevga.vga
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL169:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Pruning register Row_4(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL169:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Pruning register Column_4(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:143:17:143:22:@W:CL179:@XP_MSG">LEDBoardFont.vhdl(143)</a><!@TM:1435088205> | Found combinational loop at un2_x[32]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:143:17:143:22:@W:CL179:@XP_MSG">LEDBoardFont.vhdl(143)</a><!@TM:1435088205> | Found combinational loop at un2_x[31]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:143:17:143:22:@W:CL179:@XP_MSG">LEDBoardFont.vhdl(143)</a><!@TM:1435088205> | Found combinational loop at un2_x[30]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:144:17:144:22:@W:CL179:@XP_MSG">LEDBoardFont.vhdl(144)</a><!@TM:1435088205> | Found combinational loop at un2_y[32]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:144:17:144:22:@W:CL179:@XP_MSG">LEDBoardFont.vhdl(144)</a><!@TM:1435088205> | Found combinational loop at un2_y[31]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:144:17:144:22:@W:CL179:@XP_MSG">LEDBoardFont.vhdl(144)</a><!@TM:1435088205> | Found combinational loop at un2_y[30]</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:144:17:144:22:@A:CL153:@XP_MSG">LEDBoardFont.vhdl(144)</a><!@TM:1435088205> | Unassigned bits of un1(2) are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:8:8:8:13:@W:CL159:@XP_MSG">LEDBoardFont.vhdl(8)</a><!@TM:1435088205> | Input CharX is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:9:8:9:13:@W:CL159:@XP_MSG">LEDBoardFont.vhdl(9)</a><!@TM:1435088205> | Input CharY is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:10:8:10:17:@W:CL159:@XP_MSG">LEDBoardFont.vhdl(10)</a><!@TM:1435088205> | Input CharWidth is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:11:8:11:18:@W:CL159:@XP_MSG">LEDBoardFont.vhdl(11)</a><!@TM:1435088205> | Input CharHeight is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:120:8:120:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(120)</a><!@TM:1435088205> | Register bit Reset is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Register bit CurrentChar(0) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Register bit CurrentChar(1) is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Register bit CurrentChar(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Register bit CurrentChar(3) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Register bit CurrentChar(4) is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Register bit CurrentChar(5) is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Register bit CurrentChar(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:142:8:142:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(142)</a><!@TM:1435088205> | Register bit CurrentChar(7) is always 0, optimizing ...</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:45 2015

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435088205> | Running in 32-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1435088205> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1435088205> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:45 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:45 2015

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435088207> | Running in 32-bit mode 
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1435088207> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1435088207> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:46 2015

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

Linked File: <a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt:@XP_FILE">SimpleVGA_iCEstick_scck.rpt</a>
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1435088208> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1435088208> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:142:8:142:10:@N:BN362:@XP_MSG">simplevga.vhdl(142)</a><!@TM:1435088208> | Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:142:8:142:10:@N:BN362:@XP_MSG">simplevga.vhdl(142)</a><!@TM:1435088208> | Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
Warning: Found 5 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:143:17:143:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(143)</a><!@TM:1435088208> | Found combinational loop during mapping at net CharacterDisplay.un2_x[32]</font>
1) instance un2_x[30:32] (view:work.LEDBoardFont(font)), output net "un2_x[32]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_x[32]
    input  pin CharacterDisplay.un2_x[30:32]/D0[0]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[0]
    net        CharacterDisplay.un2_x[32]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:143:17:143:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(143)</a><!@TM:1435088208> | Found combinational loop during mapping at net CharacterDisplay.un2_x[31]</font>
2) instance un2_x[30:32] (view:work.LEDBoardFont(font)), output net "un2_x[31]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_x[31]
    input  pin CharacterDisplay.un2_x[30:32]/D0[1]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[1]
    net        CharacterDisplay.un2_x[31]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:143:17:143:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(143)</a><!@TM:1435088208> | Found combinational loop during mapping at net CharacterDisplay.un2_x[30]</font>
3) instance un2_x[30:32] (view:work.LEDBoardFont(font)), output net "un2_x[30]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_x[30]
    input  pin CharacterDisplay.un2_x[30:32]/D0[2]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[2]
    net        CharacterDisplay.un2_x[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:144:17:144:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(144)</a><!@TM:1435088208> | Found combinational loop during mapping at net CharacterDisplay.un2_y[31]</font>
4) instance un2_y[30:31] (view:work.LEDBoardFont(font)), output net "un2_y[31]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_y[31]
    input  pin CharacterDisplay.un2_y[30:31]/D0[0]
    instance   CharacterDisplay.un2_y[30:31] (cell add)
    output pin CharacterDisplay.un2_y[30:31]/OUT[0]
    net        CharacterDisplay.un2_y[31]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:144:17:144:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(144)</a><!@TM:1435088208> | Found combinational loop during mapping at net CharacterDisplay.un2_y[30]</font>
5) instance un2_y[30:31] (view:work.LEDBoardFont(font)), output net "un2_y[30]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_y[30]
    input  pin CharacterDisplay.un2_y[30:31]/D0[1]
    instance   CharacterDisplay.un2_y[30:31] (cell add)
    output pin CharacterDisplay.un2_y[30:31]/OUT[1]
    net        CharacterDisplay.un2_y[30]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



<a name=mapperReport6>@S |Clock Summary</a>
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.7 MHz      60.007        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.286       inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1435088208> | Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:48 2015

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1435088216> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1435088216> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:143:17:143:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(143)</a><!@TM:1435088216> | Found combinational loop during mapping at net N_8</font>
1) instance CharacterDisplay.un2_x[30:32] (view:work.SimpleVGA(vga)), output net "N_8" in work.SimpleVGA(vga)
    net        N_8
    input  pin CharacterDisplay.un2_x[30:32]/D0[0]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[0]
    net        N_8
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:143:17:143:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(143)</a><!@TM:1435088216> | Found combinational loop during mapping at net N_9</font>
2) instance CharacterDisplay.un2_x[30:32] (view:work.SimpleVGA(vga)), output net "N_9" in work.SimpleVGA(vga)
    net        N_9
    input  pin CharacterDisplay.un2_x[30:32]/D0[1]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[1]
    net        N_9
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:143:17:143:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(143)</a><!@TM:1435088216> | Found combinational loop during mapping at net N_10</font>
3) instance CharacterDisplay.un2_x[30:32] (view:work.SimpleVGA(vga)), output net "N_10" in work.SimpleVGA(vga)
    net        N_10
    input  pin CharacterDisplay.un2_x[30:32]/D0[2]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[2]
    net        N_10
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:144:17:144:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(144)</a><!@TM:1435088216> | Found combinational loop during mapping at net CharacterDisplay.N_57_i</font>
4) instance CharacterDisplay.un2_y_1.SUM1 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.N_57_i" in work.SimpleVGA(vga)
    net        CharacterDisplay.N_57_i
    input  pin CharacterDisplay.N_57_i/I[0]
    instance   CharacterDisplay.N_57_i (cell inv)
    output pin CharacterDisplay.N_57_i/OUT[0]
    net        N_11
    input  pin CharacterDisplay.un2_y_1.SUM1/I[0]
    instance   CharacterDisplay.un2_y_1.SUM1 (cell xor)
    output pin CharacterDisplay.un2_y_1.SUM1/OUT
    net        CharacterDisplay.N_57_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:144:17:144:22:@W:BN137:@XP_MSG">ledboardfont.vhdl(144)</a><!@TM:1435088216> | Found combinational loop during mapping at net N_12</font>
5) instance CharacterDisplay.un2_y[1] (view:work.SimpleVGA(vga)), output net "N_12" in work.SimpleVGA(vga)
    net        N_12
    input  pin CharacterDisplay.un2_y[1]/I[0]
    instance   CharacterDisplay.un2_y[1] (cell inv)
    output pin CharacterDisplay.un2_y[1]/OUT[0]
    net        N_12
End of loops
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1435088216> | Auto Constrain mode is enabled 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:181:25:181:42:@N:MF236:@XP_MSG">simplevga.vhdl(181)</a><!@TM:1435088216> | Generating a type div divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:177:25:177:45:@N:MF236:@XP_MSG">simplevga.vhdl(177)</a><!@TM:1435088216> | Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:236:17:236:25:@N:MF237:@XP_MSG">simplevga.vhdl(236)</a><!@TM:1435088216> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:236:37:236:45:@N:MF237:@XP_MSG">simplevga.vhdl(236)</a><!@TM:1435088216> | Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:142:8:142:10:@N:BN362:@XP_MSG">simplevga.vhdl(142)</a><!@TM:1435088216> | Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:142:8:142:10:@N:BN362:@XP_MSG">simplevga.vhdl(142)</a><!@TM:1435088216> | Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:142:8:142:10:@N:BN362:@XP_MSG">simplevga.vhdl(142)</a><!@TM:1435088216> | Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:142:8:142:10:@N:BN362:@XP_MSG">simplevga.vhdl(142)</a><!@TM:1435088216> | Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 220 /        42
   2		0h:00m:03s		    -5.46ns		 220 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 220 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 220 /        42
------------------------------------------------------------

@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:109:4:109:14:@N:FX1017:@XP_MSG">simplevga.vhdl(109)</a><!@TM:1435088216> | SB_GB inserted on the net PixelClock.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1435088216> | SB_GB inserted on the net un15_beamy. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
<a href="@|S:Clock50MHz.PLL_inst@|E:beamY[2]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1435088216> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1435088216> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 3 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1435088216> | Found combinational loop during mapping at net G_254</font> 
1) instance SUM1_3_0_x2 (view:work.SimpleVGA(vga)), output net "G_254" in work.SimpleVGA(vga)
    net        G_254
    input  pin SUM1_3_0_x2/I0
    instance   SUM1_3_0_x2 (cell SB_LUT4)
    output pin SUM1_3_0_x2/O
    net        G_254
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1435088216> | Found combinational loop during mapping at net G_255</font> 
2) instance N_555_i (view:work.SimpleVGA(vga)), output net "G_255" in work.SimpleVGA(vga)
    net        G_255
    input  pin N_555_i/I0
    instance   N_555_i (cell SB_LUT4)
    output pin N_555_i/O
    net        G_255
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1435088216> | Found combinational loop during mapping at net G_256</font> 
3) instance N_75_i_i (view:work.SimpleVGA(vga)), output net "G_256" in work.SimpleVGA(vga)
    net        G_256
    input  pin N_75_i_i/I2
    instance   N_75_i_i (cell SB_LUT4)
    output pin N_75_i_i/O
    net        G_256
End of loops
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1435088216> | Found inferred clock SimpleVGA|Clock12MHz with period 27.20ns. Please declare a user-defined clock on object "p:Clock12MHz"</font> 

Found clock PLL|PLLOUTCORE_derived_clock with period 27.20ns 


<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Jun 23 21:36:55 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1435088216> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1435088216> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -18.399

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.8 MHz      15.6 MHz      27.199        63.997        -18.399     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.8 MHz      NA            27.199        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1435088216> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.199      -2.565  |  No paths    -      |  13.599      -18.399  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.399
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.755
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -15.963
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.776
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.915
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -11.008
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.888 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.369 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.923 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.685 
========================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel                 PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       N_31                      13.494       -18.399
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     27.093       -2.565 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]          27.093       16.161 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
=========================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srr:srsfU:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srs:fp:33493:43705:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.399

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.347      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.796      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.167      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.615      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.986      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.386      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.893      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.998 is 8.713(27.2%) logic and 23.285(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.880
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.386

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.462      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.911      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.282      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.730      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.893      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.279      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.595      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         18.965      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.414      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.319      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.577      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         20.963      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.333      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.782      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.153      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.602      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.973      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.373      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.880      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.985 is 8.686(27.2%) logic and 23.299(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.888
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.394

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      I1       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      O        Out     0.379     12.079      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.983      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.279     13.262      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.648      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.964      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.335      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.783      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.688      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.946      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.332      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.648      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         19.019      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.467      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.372      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.342      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.791      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.162      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.611      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.982      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.381      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.888      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.994 is 8.789(27.5%) logic and 23.205(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.381

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      I1       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      O        Out     0.379     12.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.926      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.279     13.204      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.590      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.906      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.277      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.726      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.631      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.888      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.590      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         18.961      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.410      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.314      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.328      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.777      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.148      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.597      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.968      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.368      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.875      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.980 is 8.761(27.4%) logic and 23.219(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.849
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.355

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI9FRN9       SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI9FRN9       SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I0       In      -         17.159      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.449     17.608      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         18.979      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.428      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.333      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.590      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         20.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.302      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.751      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.122      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.571      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.942      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.342      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.849      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.954 is 8.589(26.9%) logic and 23.365(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
<a name=resourceUsage17>Resource Usage Report for SimpleVGA </a>

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        133 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         228 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 228 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 228 = 228 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 38MB peak: 80MB)

Process took 0h:00m:07s realtime, 0h:00m:05s cputime
# Tue Jun 23 21:36:56 2015

###########################################################]

</pre></samp></body></html>
