[09/15 00:47:52      0s] 
[09/15 00:47:52      0s] Cadence Innovus(TM) Implementation System.
[09/15 00:47:52      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/15 00:47:52      0s] 
[09/15 00:47:52      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[09/15 00:47:52      0s] Options:	-log ./log/PD1_20250915_004752.log 
[09/15 00:47:52      0s] Date:		Mon Sep 15 00:47:52 2025
[09/15 00:47:52      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.33.2.el9_6.x86_64) (16cores*16cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[09/15 00:47:52      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[09/15 00:47:52      0s] 
[09/15 00:47:52      0s] License:
[09/15 00:47:53      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/15 00:47:53      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/15 00:48:05     19s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[09/15 00:48:06     20s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/15 00:48:06     20s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[09/15 00:48:06     20s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/15 00:48:06     20s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[09/15 00:48:06     20s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[09/15 00:48:06     20s] @(#)CDS: CPE v20.10-p006
[09/15 00:48:06     20s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/15 00:48:06     20s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[09/15 00:48:06     20s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[09/15 00:48:06     20s] @(#)CDS: RCDB 11.15.0
[09/15 00:48:06     20s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[09/15 00:48:06     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw.

[09/15 00:48:06     20s] Change the soft stacksize limit to 0.2%RAM (165 mbytes). Set global soft_stack_size_limit to change the value.
[09/15 00:48:07     21s] 
[09/15 00:48:07     21s] **INFO:  MMMC transition support version v31-84 
[09/15 00:48:07     21s] 
[09/15 00:48:07     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/15 00:48:07     21s] <CMD> suppressMessage ENCEXT-2799
[09/15 00:48:07     21s] <CMD> win
[09/15 00:48:40     25s] <CMD> is_common_ui_mode
[09/15 00:48:40     25s] <CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat croc_chip
[09/15 00:48:40     25s] #% Begin load design ... (date=09/15 00:48:40, mem=673.7M)
[09/15 00:48:40     25s] Set Default Input Pin Transition as 0.1 ps.
[09/15 00:48:41     25s] Loading design 'croc_chip' saved by 'Innovus' '20.10-p004_1' on 'Thu Sep 11 11:41:02 2025'.
[09/15 00:48:41     25s] % Begin Load MMMC data ... (date=09/15 00:48:41, mem=675.1M)
[09/15 00:48:41     25s] % End Load MMMC data ... (date=09/15 00:48:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=675.5M, current mem=675.5M)
[09/15 00:48:41     25s] 
[09/15 00:48:41     25s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/sg13g2_tech.lef ...
[09/15 00:48:41     25s] 
[09/15 00:48:41     25s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/sg13g2_stdcell_weltap.lef ...
[09/15 00:48:41     25s] Set DBUPerIGU to M1 pitch 480.
[09/15 00:48:41     25s] 
[09/15 00:48:41     25s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/sg13g2_io_notracks.lef ...
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/sg13g2_io.lef ...
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-58' for more detail.
[09/15 00:48:41     26s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/15 00:48:41     26s] To increase the message display limit, refer to the product command reference manual.
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/libs/lef/bondpad_70x70.lef ...
[09/15 00:48:41     26s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/15 00:48:41     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/15 00:48:41     26s] Type 'man IMPLF-61' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-200' for more detail.
[09/15 00:48:41     26s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/15 00:48:41     26s] To increase the message display limit, refer to the product command reference manual.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 00:48:41     26s] Type 'man IMPLF-201' for more detail.
[09/15 00:48:41     26s] 
[09/15 00:48:41     26s] viaInitial starts at Mon Sep 15 00:48:41 2025
viaInitial ends at Mon Sep 15 00:48:41 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/15 00:48:41     26s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/viewDefinition.tcl
[09/15 00:48:41     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib' ...
[09/15 00:48:41     26s] Read 78 cells in library 'sg13g2_stdcell_slow_1p08V_125C' 
[09/15 00:48:41     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib' ...
[09/15 00:48:41     26s] Read 14 cells in library 'sg13g2_io_slow_1p35V_3p0V_125C' 
[09/15 00:48:41     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
[09/15 00:48:41     26s] Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
[09/15 00:48:41     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:41     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:41     26s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C' 
[09/15 00:48:41     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:41     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:41     26s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C' 
[09/15 00:48:41     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:41     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:41     26s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C' 
[09/15 00:48:41     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:41     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:41     26s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C' 
[09/15 00:48:41     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:42     26s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C' 
[09/15 00:48:42     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:42     26s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C' 
[09/15 00:48:42     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:42     26s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C' 
[09/15 00:48:42     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:42     26s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
[09/15 00:48:42     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:42     26s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C' 
[09/15 00:48:42     26s] Reading sky130_wc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/15 00:48:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/15 00:48:42     26s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C' 
[09/15 00:48:42     26s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[09/15 00:48:42     26s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[09/15 00:48:42     26s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
[09/15 00:48:42     26s] Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
[09/15 00:48:42     26s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib' ...
[09/15 00:48:42     26s] Read 14 cells in library 'sg13g2_io_fast_1p65V_3p6V_m40C' 
[09/15 00:48:42     26s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Reading sky130_bc timing library '/ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/15 00:48:42     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/vantruong/final_pj/fn_prj_here/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/15 00:48:42     27s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C' 
[09/15 00:48:42     27s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:01.0, peak res=741.4M, current mem=699.9M)
[09/15 00:48:42     27s] *** End library_loading (cpu=0.02min, real=0.02min, mem=45.9M, fe_cpu=0.46min, fe_real=0.83min, fe_mem=722.6M) ***
[09/15 00:48:42     27s] % Begin Load netlist data ... (date=09/15 00:48:42, mem=699.9M)
[09/15 00:48:42     27s] *** Begin netlist parsing (mem=722.6M) ***
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/15 00:48:42     27s] Type 'man IMPVL-159' for more detail.
[09/15 00:48:42     27s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/15 00:48:42     27s] To increase the message display limit, refer to the product command reference manual.
[09/15 00:48:42     27s] Created 102 new cells from 26 timing libraries.
[09/15 00:48:42     27s] Reading netlist ...
[09/15 00:48:42     27s] Backslashed names will retain backslash and a trailing blank character.
[09/15 00:48:42     27s] Reading verilogBinary netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/vbin/croc_chip.v.bin'
[09/15 00:48:42     27s] Reading binary database version 2 in 1-threaded mode
[09/15 00:48:42     27s] 
[09/15 00:48:42     27s] *** Memory Usage v#1 (Current mem = 742.570M, initial mem = 273.906M) ***
[09/15 00:48:42     27s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=742.6M) ***
[09/15 00:48:42     27s] % End Load netlist data ... (date=09/15 00:48:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=720.5M, current mem=720.5M)
[09/15 00:48:42     27s] Set top cell to croc_chip.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:42     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:42     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:43     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:43     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:43     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:43     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:43     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:43     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:43     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:43     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:43     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:43     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:43     27s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/15 00:48:43     27s] Type 'man IMPTS-282' for more detail.
[09/15 00:48:43     27s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[09/15 00:48:43     27s] To increase the message display limit, refer to the product command reference manual.
[09/15 00:48:43     27s] Hooked 232 DB cells to tlib cells.
[09/15 00:48:43     27s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:01.0, peak res=732.7M, current mem=732.7M)
[09/15 00:48:43     27s] 1 empty module found.
[09/15 00:48:43     27s] Starting recursive module instantiation check.
[09/15 00:48:43     27s] No recursion found.
[09/15 00:48:43     27s] Building hierarchical netlist for Cell croc_chip ...
[09/15 00:48:43     27s] *** Netlist is unique.
[09/15 00:48:43     28s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[09/15 00:48:43     28s] ** info: there are 329 modules.
[09/15 00:48:43     28s] ** info: there are 44521 stdCell insts.
[09/15 00:48:43     28s] ** info: there are 64 Pad insts.
[09/15 00:48:43     28s] ** info: there are 2 macros.
[09/15 00:48:43     28s] 
[09/15 00:48:43     28s] *** Memory Usage v#1 (Current mem = 798.484M, initial mem = 273.906M) ***
[09/15 00:48:43     28s] *info: set bottom ioPad orient R0
[09/15 00:48:43     28s] Initializing I/O assignment ...
[09/15 00:48:43     28s] Adjusting Core to Bottom to: 168.1800.
[09/15 00:48:43     28s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/15 00:48:43     28s] Type 'man IMPFP-3961' for more detail.
[09/15 00:48:43     28s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/15 00:48:43     28s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/15 00:48:43     28s] Set Default Net Delay as 1000 ps.
[09/15 00:48:43     28s] Set Default Net Load as 0.5 pF. 
[09/15 00:48:43     28s] Set Default Input Pin Transition as 0.1 ps.
[09/15 00:48:43     28s] Loading preference file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/gui.pref.tcl ...
[09/15 00:48:43     28s] ##  Process: 130           (User Set)               
[09/15 00:48:43     28s] ##     Node: (not set)                           
[09/15 00:48:43     28s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/15 00:48:43     28s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/15 00:48:43     28s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/15 00:48:43     28s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/15 00:48:43     28s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/15 00:48:43     28s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/15 00:48:43     28s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[09/15 00:48:43     28s] Type 'man IMPOPT-3602' for more detail.
[09/15 00:48:43     28s] Effort level <high> specified for reg2reg path_group
[09/15 00:48:43     28s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[09/15 00:48:43     28s] Type 'man IMPOPT-3602' for more detail.
[09/15 00:48:43     28s] Effort level <low> specified for reg2out path_group
[09/15 00:48:43     28s] **WARN: (IMPOPT-3602):	The specified path group name reg2mem is not defined.
[09/15 00:48:43     28s] Type 'man IMPOPT-3602' for more detail.
[09/15 00:48:43     28s] Effort level <high> specified for reg2mem path_group
[09/15 00:48:43     28s] **WARN: (IMPOPT-3602):	The specified path group name mem2reg is not defined.
[09/15 00:48:43     28s] Type 'man IMPOPT-3602' for more detail.
[09/15 00:48:43     28s] Effort level <high> specified for mem2reg path_group
[09/15 00:48:43     28s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[09/15 00:48:43     28s] Type 'man IMPOPT-3602' for more detail.
[09/15 00:48:43     28s] Effort level <low> specified for in2reg path_group
[09/15 00:48:43     28s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[09/15 00:48:43     28s] Type 'man IMPOPT-3602' for more detail.
[09/15 00:48:43     28s] Effort level <low> specified for in2out path_group
[09/15 00:48:43     28s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/15 00:48:43     28s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/15 00:48:43     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/15 00:48:43     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/15 00:48:43     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/15 00:48:43     28s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/15 00:48:43     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/15 00:48:43     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/15 00:48:43     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/15 00:48:43     28s] Change floorplan default-technical-site to 'CoreSite'.
[09/15 00:48:43     28s] Extraction setup Delayed 
[09/15 00:48:43     28s] *Info: initialize multi-corner CTS.
[09/15 00:48:43     28s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=948.6M, current mem=780.5M)
[09/15 00:48:43     28s] Creating Cell Server ...(0, 1, 1, 1)
[09/15 00:48:43     28s] Summary for sequential cells identification: 
[09/15 00:48:43     28s]   Identified SBFF number: 3
[09/15 00:48:43     28s]   Identified MBFF number: 0
[09/15 00:48:43     28s]   Identified SB Latch number: 0
[09/15 00:48:43     28s]   Identified MB Latch number: 0
[09/15 00:48:43     28s]   Not identified SBFF number: 0
[09/15 00:48:43     28s]   Not identified MBFF number: 0
[09/15 00:48:43     28s]   Not identified SB Latch number: 0
[09/15 00:48:43     28s]   Not identified MB Latch number: 0
[09/15 00:48:43     28s]   Number of sequential cells which are not FFs: 7
[09/15 00:48:43     28s] Total number of combinational cells: 62
[09/15 00:48:43     28s] Total number of sequential cells: 10
[09/15 00:48:43     28s] Total number of tristate cells: 6
[09/15 00:48:43     28s] Total number of level shifter cells: 0
[09/15 00:48:43     28s] Total number of power gating cells: 0
[09/15 00:48:43     28s] Total number of isolation cells: 0
[09/15 00:48:43     28s] Total number of power switch cells: 0
[09/15 00:48:43     28s] Total number of pulse generator cells: 0
[09/15 00:48:43     28s] Total number of always on buffers: 0
[09/15 00:48:43     28s] Total number of retention cells: 0
[09/15 00:48:43     28s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/15 00:48:43     28s] Total number of usable buffers: 5
[09/15 00:48:43     28s] List of unusable buffers:
[09/15 00:48:43     28s] Total number of unusable buffers: 0
[09/15 00:48:43     28s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/15 00:48:43     28s] Total number of usable inverters: 5
[09/15 00:48:43     28s] List of unusable inverters:
[09/15 00:48:43     28s] Total number of unusable inverters: 0
[09/15 00:48:43     28s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/15 00:48:43     28s] Total number of identified usable delay cells: 3
[09/15 00:48:43     28s] List of identified unusable delay cells:
[09/15 00:48:43     28s] Total number of identified unusable delay cells: 0
[09/15 00:48:43     28s] Creating Cell Server, finished. 
[09/15 00:48:43     28s] 
[09/15 00:48:43     28s] Deleting Cell Server ...
[09/15 00:48:43     28s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=952.6M, current mem=952.6M)
[09/15 00:48:43     28s] Creating Cell Server ...(0, 0, 0, 0)
[09/15 00:48:43     28s] Summary for sequential cells identification: 
[09/15 00:48:43     28s]   Identified SBFF number: 3
[09/15 00:48:43     28s]   Identified MBFF number: 0
[09/15 00:48:43     28s]   Identified SB Latch number: 0
[09/15 00:48:43     28s]   Identified MB Latch number: 0
[09/15 00:48:43     28s]   Not identified SBFF number: 0
[09/15 00:48:43     28s]   Not identified MBFF number: 0
[09/15 00:48:43     28s]   Not identified SB Latch number: 0
[09/15 00:48:43     28s]   Not identified MB Latch number: 0
[09/15 00:48:43     28s]   Number of sequential cells which are not FFs: 7
[09/15 00:48:43     28s]  Visiting view : func_view_wc
[09/15 00:48:43     28s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/15 00:48:43     28s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/15 00:48:43     28s]  Visiting view : func_view_bc
[09/15 00:48:43     28s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/15 00:48:43     28s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/15 00:48:43     28s]  Setting StdDelay to 37.70
[09/15 00:48:43     28s] Creating Cell Server, finished. 
[09/15 00:48:43     28s] 
[09/15 00:48:43     28s] % Begin Load MMMC data ... (date=09/15 00:48:43, mem=953.3M)
[09/15 00:48:43     28s] % End Load MMMC data ... (date=09/15 00:48:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.3M, current mem=952.3M)
[09/15 00:48:43     28s] Reading floorplan file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/croc_chip.fp.gz (mem = 980.6M).
[09/15 00:48:43     28s] % Begin Load floorplan data ... (date=09/15 00:48:43, mem=952.9M)
[09/15 00:48:44     28s] *info: reset 51375 existing net BottomPreferredLayer and AvoidDetour
[09/15 00:48:44     28s] Deleting old partition specification.
[09/15 00:48:44     28s] Set FPlanBox to (0 0 1840320 1840020)
[09/15 00:48:44     28s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/15 00:48:44     28s] Type 'man IMPFP-3961' for more detail.
[09/15 00:48:44     28s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/15 00:48:44     28s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/15 00:48:44     28s]  ... processed partition successfully.
[09/15 00:48:44     28s] Reading binary special route file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/croc_chip.fp.spr.gz (Created by Innovus v20.10-p004_1 on Thu Sep 11 11:40:53 2025, version: 1)
[09/15 00:48:44     28s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=958.4M, current mem=958.4M)
[09/15 00:48:44     28s] There are 64 io inst loaded
[09/15 00:48:44     28s] There are 269 nets with weight being set
[09/15 00:48:44     28s] There are 271 nets with bottomPreferredRoutingLayer being set
[09/15 00:48:44     28s] There are 269 nets with avoidDetour being set
[09/15 00:48:44     28s] Extracting standard cell pins and blockage ...... 
[09/15 00:48:44     28s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/15 00:48:44     28s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/15 00:48:44     28s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/15 00:48:44     28s] Type 'man IMPTR-2108' for more detail.
[09/15 00:48:44     28s]  As a result, your trialRoute congestion could be incorrect.
[09/15 00:48:44     28s] Pin and blockage extraction finished
[09/15 00:48:44     28s] % End Load floorplan data ... (date=09/15 00:48:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=960.9M, current mem=960.9M)
[09/15 00:48:44     28s] Reading congestion map file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/croc_chip.route.congmap.gz ...
[09/15 00:48:44     28s] % Begin Load SymbolTable ... (date=09/15 00:48:44, mem=961.3M)
[09/15 00:48:44     28s] Suppress "**WARN ..." messages.
[09/15 00:48:44     28s] routingBox: (480 240) (1840000 1839840)
[09/15 00:48:44     28s] coreBox:    (348000 348000) (1492320 1492020)
[09/15 00:48:44     28s] Un-suppress "**WARN ..." messages.
[09/15 00:48:44     29s] % End Load SymbolTable ... (date=09/15 00:48:44, total cpu=0:00:00.2, real=0:00:00.0, peak res=973.9M, current mem=973.9M)
[09/15 00:48:44     29s] Loading place ...
[09/15 00:48:44     29s] % Begin Load placement data ... (date=09/15 00:48:44, mem=973.9M)
[09/15 00:48:44     29s] Reading placement file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/croc_chip.place.gz.
[09/15 00:48:44     29s] ** Reading stdCellPlacement_binary (Created by Innovus v20.10-p004_1 on Thu Sep 11 11:40:53 2025, version# 2) ...
[09/15 00:48:44     29s] Read Views for adaptive view pruning ...
[09/15 00:48:44     29s] Read 0 views from Binary DB for adaptive view pruning
[09/15 00:48:44     29s] *** Checked 6 GNC rules.
[09/15 00:48:44     29s] *** applyConnectGlobalNets disabled.
[09/15 00:48:44     29s] *** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1019.7M) ***
[09/15 00:48:44     29s] Total net length = 1.840e+06 (9.187e+05 9.214e+05) (ext = 0.000e+00)
[09/15 00:48:44     29s] % End Load placement data ... (date=09/15 00:48:44, total cpu=0:00:00.3, real=0:00:00.0, peak res=995.8M, current mem=993.3M)
[09/15 00:48:44     29s] Reading PG file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on       Thu Sep 11 11:40:53 2025)
[09/15 00:48:44     29s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1017.7M) ***
[09/15 00:48:45     29s] % Begin Load routing data ... (date=09/15 00:48:45, mem=995.0M)
[09/15 00:48:45     29s] Reading routing file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/croc_chip.route.gz.
[09/15 00:48:45     29s] Reading Innovus routing data (Created by Innovus v20.10-p004_1 on Thu Sep 11 11:40:53 2025 Format: 20.1) ...
[09/15 00:48:45     30s] *** Total 50010 nets are successfully restored.
[09/15 00:48:45     30s] *** Completed restoreRoute (cpu=0:00:00.5 real=0:00:00.0 mem=1079.7M) ***
[09/15 00:48:45     30s] % End Load routing data ... (date=09/15 00:48:45, total cpu=0:00:00.5, real=0:00:00.0, peak res=1057.9M, current mem=1057.9M)
[09/15 00:48:45     30s] Loading Drc markers ...
[09/15 00:48:45     30s] ... 4393 markers are loaded ...
[09/15 00:48:45     30s] ... 4174 geometry drc markers are loaded ...
[09/15 00:48:45     30s] ... 19 antenna drc markers are loaded ...
[09/15 00:48:45     30s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/15 00:48:45     30s] Reading property file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/croc_chip.prop
[09/15 00:48:45     30s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1088.7M) ***
[09/15 00:48:46     30s] Reading dirtyarea snapshot file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/croc_chip.db.da.gz (Create by Innovus v20.10-p004_1 on Thu Sep 11 11:40:54 2025, version: 4).
[09/15 00:48:46     30s] Set Default Input Pin Transition as 0.1 ps.
[09/15 00:48:46     30s] Extraction setup Started 
[09/15 00:48:46     30s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/15 00:48:46     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/15 00:48:46     30s] Type 'man IMPEXT-2773' for more detail.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/15 00:48:46     30s] Type 'man IMPEXT-2776' for more detail.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/15 00:48:46     30s] Type 'man IMPEXT-2776' for more detail.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/15 00:48:46     30s] Type 'man IMPEXT-2776' for more detail.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/15 00:48:46     30s] Type 'man IMPEXT-2776' for more detail.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/15 00:48:46     30s] Type 'man IMPEXT-2776' for more detail.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/15 00:48:46     30s] Type 'man IMPEXT-2776' for more detail.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/15 00:48:46     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/15 00:48:46     30s] Summary of Active RC-Corners : 
[09/15 00:48:46     30s]  
[09/15 00:48:46     30s]  Analysis View: func_view_wc
[09/15 00:48:46     30s]     RC-Corner Name        : default_rc_corner
[09/15 00:48:46     30s]     RC-Corner Index       : 0
[09/15 00:48:46     30s]     RC-Corner Temperature : 25 Celsius
[09/15 00:48:46     30s]     RC-Corner Cap Table   : ''
[09/15 00:48:46     30s]     RC-Corner PreRoute Res Factor         : 1
[09/15 00:48:46     30s]     RC-Corner PreRoute Cap Factor         : 1
[09/15 00:48:46     30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/15 00:48:46     30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/15 00:48:46     30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/15 00:48:46     30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/15 00:48:46     30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/15 00:48:46     30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/15 00:48:46     30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/15 00:48:46     30s]  
[09/15 00:48:46     30s]  Analysis View: func_view_bc
[09/15 00:48:46     30s]     RC-Corner Name        : default_rc_corner
[09/15 00:48:46     30s]     RC-Corner Index       : 0
[09/15 00:48:46     30s]     RC-Corner Temperature : 25 Celsius
[09/15 00:48:46     30s]     RC-Corner Cap Table   : ''
[09/15 00:48:46     30s]     RC-Corner PreRoute Res Factor         : 1
[09/15 00:48:46     30s]     RC-Corner PreRoute Cap Factor         : 1
[09/15 00:48:46     30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/15 00:48:46     30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/15 00:48:46     30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/15 00:48:46     30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/15 00:48:46     30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/15 00:48:46     30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/15 00:48:46     30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/15 00:48:46     30s] LayerId::1 widthSet size::1
[09/15 00:48:46     30s] LayerId::2 widthSet size::3
[09/15 00:48:46     30s] LayerId::3 widthSet size::3
[09/15 00:48:46     30s] LayerId::4 widthSet size::3
[09/15 00:48:46     30s] LayerId::5 widthSet size::3
[09/15 00:48:46     30s] LayerId::6 widthSet size::1
[09/15 00:48:46     30s] LayerId::7 widthSet size::1
[09/15 00:48:46     30s] Initializing multi-corner resistance tables ...
[09/15 00:48:46     30s] **Info: Trial Route has Max Route Layer 15/7.
[09/15 00:48:46     30s] {RT default_rc_corner 0 5 5 0}
[09/15 00:48:46     30s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.293562 ; uaWl: 0.999559 ; uaWlH: 0.468713 ; aWlH: 0.000060 ; Pmax: 0.896400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/15 00:48:46     30s] Start generating vias ..
[09/15 00:48:46     30s] #create default rule from bind_ndr_rule rule=0x7fcbc1744270 0x7fcba6f3cfe8
[09/15 00:48:46     30s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/15 00:48:46     30s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/15 00:48:46     30s] #Skip building auto via since it is not turned on.
[09/15 00:48:46     31s] Extracting standard cell pins and blockage ...... 
[09/15 00:48:46     31s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/15 00:48:46     31s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/15 00:48:46     31s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/15 00:48:46     31s] Type 'man IMPTR-2108' for more detail.
[09/15 00:48:46     31s]  As a result, your trialRoute congestion could be incorrect.
[09/15 00:48:47     31s] Pin and blockage extraction finished
[09/15 00:48:47     31s] Via generation completed.
[09/15 00:48:47     31s] % Begin Load power constraints ... (date=09/15 00:48:47, mem=1081.9M)
[09/15 00:48:47     31s] % End Load power constraints ... (date=09/15 00:48:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1088.6M, current mem=1088.6M)
[09/15 00:48:47     31s] % Begin load AAE data ... (date=09/15 00:48:47, mem=1152.7M)
[09/15 00:48:47     31s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[09/15 00:48:47     31s] AAE DB initialization (MEM=1209.06 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/15 00:48:47     31s] % End load AAE data ... (date=09/15 00:48:47, total cpu=0:00:00.4, real=0:00:00.0, peak res=1168.0M, current mem=1168.0M)
[09/15 00:48:47     31s] Restoring CCOpt config...
[09/15 00:48:47     31s]   Extracting original clock gating for clk_sys...
[09/15 00:48:47     31s]     clock_tree clk_sys contains 4983 sinks and 0 clock gates.
[09/15 00:48:47     31s]     Extraction for clk_sys complete.
[09/15 00:48:47     31s]   Extracting original clock gating for clk_sys done.
[09/15 00:48:47     31s]   Extracting original clock gating for clk_rtc...
[09/15 00:48:47     31s]     clock_tree clk_rtc contains 1 sinks and 0 clock gates.
[09/15 00:48:47     31s]     Extraction for clk_rtc complete.
[09/15 00:48:47     31s]   Extracting original clock gating for clk_rtc done.
[09/15 00:48:47     31s]   Extracting original clock gating for clk_jtg...
[09/15 00:48:47     31s]     clock_tree clk_jtg contains 290 sinks and 0 clock gates.
[09/15 00:48:47     31s]     Extraction for clk_jtg complete.
[09/15 00:48:47     31s]   Extracting original clock gating for clk_jtg done.
[09/15 00:48:47     31s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/15 00:48:47     31s]   The skew group clk_jtg/func_mode_ideal_wc was created. It contains 290 sinks and 1 sources.
[09/15 00:48:47     31s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/15 00:48:47     31s]   The skew group clk_rtc/func_mode_ideal_wc was created. It contains 1 sinks and 1 sources.
[09/15 00:48:47     31s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/15 00:48:47     31s]   The skew group clk_sys/func_mode_ideal_wc was created. It contains 4983 sinks and 1 sources.
[09/15 00:48:47     31s]   Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
[09/15 00:48:47     31s]   Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
[09/15 00:48:47     31s]   Added 1 ignore pin (of 1 specified) to skew group 7. Skew group now contains 1 ignore pin.
[09/15 00:48:47     31s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/15 00:48:47     31s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/15 00:48:47     31s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/15 00:48:47     31s] Restoring CCOpt config done.
[09/15 00:48:47     31s] Deleting Cell Server ...
[09/15 00:48:47     31s] Creating Cell Server ...(0, 1, 1, 1)
[09/15 00:48:47     31s] Summary for sequential cells identification: 
[09/15 00:48:47     31s]   Identified SBFF number: 3
[09/15 00:48:47     31s]   Identified MBFF number: 0
[09/15 00:48:47     31s]   Identified SB Latch number: 0
[09/15 00:48:47     31s]   Identified MB Latch number: 0
[09/15 00:48:47     31s]   Not identified SBFF number: 0
[09/15 00:48:47     31s]   Not identified MBFF number: 0
[09/15 00:48:47     31s]   Not identified SB Latch number: 0
[09/15 00:48:47     31s]   Not identified MB Latch number: 0
[09/15 00:48:47     31s]   Number of sequential cells which are not FFs: 7
[09/15 00:48:47     31s] Total number of combinational cells: 62
[09/15 00:48:47     31s] Total number of sequential cells: 10
[09/15 00:48:47     31s] Total number of tristate cells: 6
[09/15 00:48:47     31s] Total number of level shifter cells: 0
[09/15 00:48:47     31s] Total number of power gating cells: 0
[09/15 00:48:47     31s] Total number of isolation cells: 0
[09/15 00:48:47     31s] Total number of power switch cells: 0
[09/15 00:48:47     31s] Total number of pulse generator cells: 0
[09/15 00:48:47     31s] Total number of always on buffers: 0
[09/15 00:48:47     31s] Total number of retention cells: 0
[09/15 00:48:47     31s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/15 00:48:47     31s] Total number of usable buffers: 4
[09/15 00:48:47     31s] List of unusable buffers: sg13g2_buf_16
[09/15 00:48:47     31s] Total number of unusable buffers: 1
[09/15 00:48:47     31s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/15 00:48:47     31s] Total number of usable inverters: 4
[09/15 00:48:47     31s] List of unusable inverters: sg13g2_inv_16
[09/15 00:48:47     31s] Total number of unusable inverters: 1
[09/15 00:48:47     31s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/15 00:48:47     31s] Total number of identified usable delay cells: 3
[09/15 00:48:47     31s] List of identified unusable delay cells:
[09/15 00:48:47     31s] Total number of identified unusable delay cells: 0
[09/15 00:48:47     31s] Creating Cell Server, finished. 
[09/15 00:48:47     31s] 
[09/15 00:48:47     31s] Deleting Cell Server ...
[09/15 00:48:47     31s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[09/15 00:48:47     31s] timing_enable_default_delay_arc
[09/15 00:48:47     31s] #% End load design ... (date=09/15 00:48:47, total cpu=0:00:06.4, real=0:00:07.0, peak res=1187.9M, current mem=1178.8M)
[09/15 00:48:47     31s] 
[09/15 00:48:47     31s] *** Summary of all messages that are not suppressed in this session:
[09/15 00:48:47     31s] Severity  ID               Count  Summary                                  
[09/15 00:48:47     31s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[09/15 00:48:47     31s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/15 00:48:47     31s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/15 00:48:47     31s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/15 00:48:47     31s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/15 00:48:47     31s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[09/15 00:48:47     31s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[09/15 00:48:47     31s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/15 00:48:47     31s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[09/15 00:48:47     31s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[09/15 00:48:47     31s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[09/15 00:48:47     31s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[09/15 00:48:47     31s] WARNING   IMPOPT-3602          6  The specified path group name %s is not ...
[09/15 00:48:47     31s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[09/15 00:48:47     31s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[09/15 00:48:47     31s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[09/15 00:48:47     31s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[09/15 00:48:47     31s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[09/15 00:48:47     31s] *** Message Summary: 332 warning(s), 0 error(s)
[09/15 00:48:47     31s] 
[09/15 00:49:48     38s] <CMD> report_timing -path_group reg2reg -max_paths 3
[09/15 00:49:48     38s] Starting SI iteration 1 using Infinite Timing Windows
[09/15 00:49:48     38s] #################################################################################
[09/15 00:49:48     38s] # Design Stage: PostRoute
[09/15 00:49:48     38s] # Design Name: croc_chip
[09/15 00:49:48     38s] # Design Mode: 130nm
[09/15 00:49:48     38s] # Analysis Mode: MMMC OCV 
[09/15 00:49:48     38s] # Parasitics Mode: No SPEF/RCDB
[09/15 00:49:48     38s] # Signoff Settings: SI On 
[09/15 00:49:48     38s] #################################################################################
[09/15 00:49:48     38s] Extraction called for design 'croc_chip' of instances=107735 and nets=51375 using extraction engine 'postRoute' at effort level 'low' .
[09/15 00:49:48     38s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/15 00:49:48     38s] RC Extraction called in multi-corner(1) mode.
[09/15 00:49:48     38s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/15 00:49:48     38s] Type 'man IMPEXT-6197' for more detail.
[09/15 00:49:48     38s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/15 00:49:48     38s] * Layer Id             : 1 - M1
[09/15 00:49:48     38s]       Thickness        : 0.4
[09/15 00:49:48     38s]       Min Width        : 0.16
[09/15 00:49:48     38s]       Layer Dielectric : 4.1
[09/15 00:49:48     38s] * Layer Id             : 2 - M2
[09/15 00:49:48     38s]       Thickness        : 0.45
[09/15 00:49:48     38s]       Min Width        : 0.2
[09/15 00:49:48     38s]       Layer Dielectric : 4.1
[09/15 00:49:48     38s] * Layer Id             : 3 - M3
[09/15 00:49:48     38s]       Thickness        : 0.45
[09/15 00:49:48     38s]       Min Width        : 0.2
[09/15 00:49:48     38s]       Layer Dielectric : 4.1
[09/15 00:49:48     38s] * Layer Id             : 4 - M4
[09/15 00:49:48     38s]       Thickness        : 0.45
[09/15 00:49:48     38s]       Min Width        : 0.2
[09/15 00:49:48     38s]       Layer Dielectric : 4.1
[09/15 00:49:48     38s] * Layer Id             : 5 - M5
[09/15 00:49:48     38s]       Thickness        : 0.45
[09/15 00:49:48     38s]       Min Width        : 0.2
[09/15 00:49:48     38s]       Layer Dielectric : 4.1
[09/15 00:49:48     38s] * Layer Id             : 6 - M6
[09/15 00:49:48     38s]       Thickness        : 2
[09/15 00:49:48     38s]       Min Width        : 1.64
[09/15 00:49:48     38s]       Layer Dielectric : 4.1
[09/15 00:49:48     38s] * Layer Id             : 7 - M7
[09/15 00:49:48     38s]       Thickness        : 3
[09/15 00:49:48     38s]       Min Width        : 2
[09/15 00:49:48     38s]       Layer Dielectric : 4.1
[09/15 00:49:48     38s] extractDetailRC Option : -outfile /tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb.d  -basic
[09/15 00:49:48     38s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/15 00:49:48     38s]       RC Corner Indexes            0   
[09/15 00:49:48     38s] Capacitance Scaling Factor   : 1.00000 
[09/15 00:49:48     38s] Coupling Cap. Scaling Factor : 1.00000 
[09/15 00:49:48     38s] Resistance Scaling Factor    : 1.00000 
[09/15 00:49:48     38s] Clock Cap. Scaling Factor    : 1.00000 
[09/15 00:49:48     38s] Clock Res. Scaling Factor    : 1.00000 
[09/15 00:49:48     38s] Shrink Factor                : 1.00000
[09/15 00:49:48     39s] LayerId::1 widthSet size::1
[09/15 00:49:48     39s] LayerId::2 widthSet size::3
[09/15 00:49:48     39s] LayerId::3 widthSet size::3
[09/15 00:49:48     39s] LayerId::4 widthSet size::3
[09/15 00:49:48     39s] LayerId::5 widthSet size::3
[09/15 00:49:48     39s] LayerId::6 widthSet size::1
[09/15 00:49:48     39s] LayerId::7 widthSet size::1
[09/15 00:49:48     39s] Initializing multi-corner resistance tables ...
[09/15 00:49:48     39s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.293562 ; uaWl: 0.999559 ; uaWlH: 0.468713 ; aWlH: 0.000060 ; Pmax: 0.896400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/15 00:49:49     39s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1245.2M)
[09/15 00:49:49     39s] Creating parasitic data file '/tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb.d' for storing RC.
[09/15 00:49:49     40s] Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 1360.4M)
[09/15 00:49:50     40s] Extracted 20.0003% (CPU Time= 0:00:01.9  MEM= 1366.4M)
[09/15 00:49:51     41s] Extracted 30.0002% (CPU Time= 0:00:03.0  MEM= 1380.4M)
[09/15 00:49:51     42s] Extracted 40.0003% (CPU Time= 0:00:03.3  MEM= 1385.4M)
[09/15 00:49:52     42s] Extracted 50.0004% (CPU Time= 0:00:03.8  MEM= 1390.4M)
[09/15 00:49:53     44s] Extracted 60.0003% (CPU Time= 0:00:05.1  MEM= 1393.4M)
[09/15 00:49:53     44s] Extracted 70.0003% (CPU Time= 0:00:05.4  MEM= 1394.4M)
[09/15 00:49:54     44s] Extracted 80.0002% (CPU Time= 0:00:05.7  MEM= 1395.4M)
[09/15 00:49:54     45s] Extracted 90.0003% (CPU Time= 0:00:06.4  MEM= 1400.4M)
[09/15 00:49:56     46s] Extracted 100% (CPU Time= 0:00:07.7  MEM= 1403.4M)
[09/15 00:49:56     46s] Number of Extracted Resistors     : 877988
[09/15 00:49:56     46s] Number of Extracted Ground Cap.   : 896592
[09/15 00:49:56     46s] Number of Extracted Coupling Cap. : 1848704
[09/15 00:49:56     46s] Opening parasitic data file '/tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb.d' for reading (mem: 1387.391M)
[09/15 00:49:56     46s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/15 00:49:56     46s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1387.4M)
[09/15 00:49:56     46s] Creating parasitic data file '/tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb_Filter.rcdb.d' for storing RC.
[09/15 00:49:56     47s] Closing parasitic data file '/tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb.d': 45179 access done (mem: 1387.391M)
[09/15 00:49:56     47s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1387.391M)
[09/15 00:49:56     47s] Opening parasitic data file '/tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb.d' for reading (mem: 1387.391M)
[09/15 00:49:56     47s] processing rcdb (/tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb.d) for hinst (top) of cell (croc_chip);
[09/15 00:49:57     48s] Closing parasitic data file '/tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb.d': 0 access done (mem: 1387.391M)
[09/15 00:49:57     48s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1387.391M)
[09/15 00:49:57     48s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.6  Real Time: 0:00:09.0  MEM: 1387.391M)
[09/15 00:49:58     49s] AAE_INFO: 1 threads acquired from CTE.
[09/15 00:49:58     49s] Setting infinite Tws ...
[09/15 00:49:58     49s] First Iteration Infinite Tw... 
[09/15 00:49:58     49s] Calculate early delays in OCV mode...
[09/15 00:49:58     49s] Calculate late delays in OCV mode...
[09/15 00:49:58     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 1387.4M, InitMEM = 1387.4M)
[09/15 00:49:58     49s] Start delay calculation (fullDC) (1 T). (MEM=1387.39)
[09/15 00:49:58     49s] LayerId::1 widthSet size::1
[09/15 00:49:58     49s] LayerId::2 widthSet size::3
[09/15 00:49:58     49s] LayerId::3 widthSet size::3
[09/15 00:49:58     49s] LayerId::4 widthSet size::3
[09/15 00:49:58     49s] LayerId::5 widthSet size::3
[09/15 00:49:58     49s] LayerId::6 widthSet size::1
[09/15 00:49:58     49s] LayerId::7 widthSet size::1
[09/15 00:49:58     49s] Initializing multi-corner resistance tables ...
[09/15 00:49:58     50s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.293562 ; uaWl: 0.999559 ; uaWlH: 0.468713 ; aWlH: 0.000060 ; Pmax: 0.896400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/15 00:49:59     50s] Start AAE Lib Loading. (MEM=1404.35)
[09/15 00:49:59     50s] End AAE Lib Loading. (MEM=1413.89 CPU=0:00:00.1 Real=0:00:00.0)
[09/15 00:49:59     50s] End AAE Lib Interpolated Model. (MEM=1413.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/15 00:49:59     50s] Opening parasitic data file '/tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb.d' for reading (mem: 1423.430M)
[09/15 00:49:59     50s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1423.4M)
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/15 00:50:00     51s] Type 'man IMPESI-3194' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/15 00:50:00     51s] Type 'man IMPESI-3199' for more detail.
[09/15 00:50:00     51s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/15 00:50:00     51s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/15 00:50:00     51s] To increase the message display limit, refer to the product command reference manual.
[09/15 00:50:00     51s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/15 00:50:00     51s] To increase the message display limit, refer to the product command reference manual.
[09/15 00:50:00     51s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[09/15 00:50:00     51s] To increase the message display limit, refer to the product command reference manual.
[09/15 00:50:15     66s] Total number of fetched objects 50040
[09/15 00:50:15     66s] AAE_INFO-618: Total number of nets in the design is 51375,  97.5 percent of the nets selected for SI analysis
[09/15 00:50:15     66s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/15 00:50:15     66s] End delay calculation. (MEM=1451.05 CPU=0:00:15.3 REAL=0:00:15.0)
[09/15 00:50:15     66s] End delay calculation (fullDC). (MEM=1451.05 CPU=0:00:16.9 REAL=0:00:17.0)
[09/15 00:50:15     66s] *** CDM Built up (cpu=0:00:28.1  real=0:00:27.0  mem= 1451.0M) ***
[09/15 00:50:18     69s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1443.0M)
[09/15 00:50:18     69s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/15 00:50:18     69s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1443.0M)
[09/15 00:50:18     69s] Starting SI iteration 2
[09/15 00:50:18     69s] Calculate early delays in OCV mode...
[09/15 00:50:18     69s] Calculate late delays in OCV mode...
[09/15 00:50:18     69s] Start delay calculation (fullDC) (1 T). (MEM=1427.16)
[09/15 00:50:19     69s] End AAE Lib Interpolated Model. (MEM=1427.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/15 00:50:21     72s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 6. 
[09/15 00:50:21     72s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50040. 
[09/15 00:50:21     72s] Total number of fetched objects 50040
[09/15 00:50:21     72s] AAE_INFO-618: Total number of nets in the design is 51375,  4.6 percent of the nets selected for SI analysis
[09/15 00:50:21     72s] End delay calculation. (MEM=1466.33 CPU=0:00:02.3 REAL=0:00:02.0)
[09/15 00:50:21     72s] End delay calculation (fullDC). (MEM=1466.33 CPU=0:00:02.4 REAL=0:00:03.0)
[09/15 00:50:21     72s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1466.3M) ***
[09/15 00:51:39     81s] <CMD> set_table_style -nosplit -no_frame_fix_width 
[09/15 00:51:57     82s] <CMD> report_timing -path_group reg2reg -max_paths 3 > timing1
[09/15 00:52:07     83s] expected floating-point number but got "Network"
[09/15 00:55:40    104s] expected floating-point number but got "Network"
[09/15 10:37:54   3897s] <CMD> verify_drc -limit 0
[09/15 10:37:54   3897s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/15 10:37:54   3897s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/15 10:37:54   3897s]  *** Starting Verify DRC (MEM: 1466.3) ***
[09/15 10:37:54   3897s] 
[09/15 10:37:54   3897s] #create default rule from bind_ndr_rule rule=0x7fcbc1744270 0x7fcb87fbcfe8
[09/15 10:37:54   3898s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadTriOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadTriOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadTriOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadTriOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadTriOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadTriOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadTriOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadTriOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadTriOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadTriOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadTriOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadTriOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadOut30mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadOut16mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadOut4mA does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIn does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIn does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIn does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIn does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_Filler10000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_Filler10000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_Filler10000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_Filler10000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_Filler4000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_Filler4000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_Filler4000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_Filler4000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_Filler2000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_Filler2000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_Filler2000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_Filler2000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_Filler1000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_Filler1000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_Filler1000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_Filler1000 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_Filler400 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_Filler400 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_Filler400 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_Filler400 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_Filler200 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_Filler200 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_Filler200 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_Filler200 does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_Corner does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_Corner does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_Corner does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_Corner does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_512x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_512x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_512x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_256x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_256x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_256x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_1024x8_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_1024x8_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_1024x8_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_1024x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_1024x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_1024x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_256x48_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_256x48_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_256x48_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_1024x16_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_1024x16_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_1024x16_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_64x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_64x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_64x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_4096x16_c3_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_4096x16_c3_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_4096x16_c3_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_4096x8_c3_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_4096x8_c3_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_4096x8_c3_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW RM_IHPSG13_1P_2048x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VDDARRAY in CELL_VIEW RM_IHPSG13_1P_2048x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] #WARNING (NRDB-733) PIN VSS in CELL_VIEW RM_IHPSG13_1P_2048x64_c2_bm_bist does not have physical port.
[09/15 10:37:54   3898s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/15 10:37:54   3898s]   VERIFY DRC ...... Starting Verification
[09/15 10:37:54   3898s]   VERIFY DRC ...... Initializing
[09/15 10:37:54   3898s]   VERIFY DRC ...... Deleting Existing Violations
[09/15 10:37:54   3898s]   VERIFY DRC ...... Creating Sub-Areas
[09/15 10:37:54   3898s]   VERIFY DRC ...... Using new threading
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 184.960 184.960} 1 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {369.920 0.000 554.880 184.960} 3 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {554.880 0.000 739.840 184.960} 4 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {739.840 0.000 924.800 184.960} 5 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {1109.760 0.000 1294.720 184.960} 7 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area : 13 complete 9 Viols.
[09/15 10:37:54   3898s]   VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 14 complete 11 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 15 complete 18 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 16 complete 20 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 17 complete 21 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 22 complete 2 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area : 23 complete 114 Viols.
[09/15 10:37:55   3898s]   VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100
[09/15 10:37:55   3899s]   VERIFY DRC ...... Sub-Area : 24 complete 16 Viols.
[09/15 10:37:55   3899s]   VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100
[09/15 10:37:55   3899s]   VERIFY DRC ...... Sub-Area : 25 complete 16 Viols.
[09/15 10:37:55   3899s]   VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100
[09/15 10:37:55   3899s]   VERIFY DRC ...... Sub-Area : 26 complete 21 Viols.
[09/15 10:37:55   3899s]   VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area : 27 complete 27 Viols.
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area : 32 complete 2 Viols.
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area : 33 complete 88 Viols.
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area : 34 complete 13 Viols.
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area : 35 complete 17 Viols.
[09/15 10:37:56   3899s]   VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100
[09/15 10:37:56   3900s]   VERIFY DRC ...... Sub-Area : 36 complete 66 Viols.
[09/15 10:37:56   3900s]   VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100
[09/15 10:37:56   3900s]   VERIFY DRC ...... Sub-Area : 37 complete 6 Viols.
[09/15 10:37:56   3900s]   VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area : 38 complete 37 Viols.
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area : 42 complete 17 Viols.
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area : 43 complete 157 Viols.
[09/15 10:37:57   3900s]   VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100
[09/15 10:37:57   3901s]   VERIFY DRC ...... Sub-Area : 44 complete 159 Viols.
[09/15 10:37:57   3901s]   VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100
[09/15 10:37:58   3901s]   VERIFY DRC ...... Sub-Area : 45 complete 177 Viols.
[09/15 10:37:58   3901s]   VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100
[09/15 10:37:58   3902s]   VERIFY DRC ...... Sub-Area : 46 complete 234 Viols.
[09/15 10:37:58   3902s]   VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100
[09/15 10:37:59   3902s]   VERIFY DRC ...... Sub-Area : 47 complete 174 Viols.
[09/15 10:37:59   3902s]   VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100
[09/15 10:37:59   3903s]   VERIFY DRC ...... Sub-Area : 48 complete 178 Viols.
[09/15 10:37:59   3903s]   VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100
[09/15 10:37:59   3903s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[09/15 10:37:59   3903s]   VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100
[09/15 10:37:59   3903s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[09/15 10:37:59   3903s]   VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100
[09/15 10:37:59   3903s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[09/15 10:37:59   3903s]   VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100
[09/15 10:38:00   3903s]   VERIFY DRC ...... Sub-Area : 52 complete 10 Viols.
[09/15 10:38:00   3903s]   VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100
[09/15 10:38:00   3903s]   VERIFY DRC ...... Sub-Area : 53 complete 127 Viols.
[09/15 10:38:00   3903s]   VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100
[09/15 10:38:01   3904s]   VERIFY DRC ...... Sub-Area : 54 complete 166 Viols.
[09/15 10:38:01   3904s]   VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100
[09/15 10:38:01   3904s]   VERIFY DRC ...... Sub-Area : 55 complete 205 Viols.
[09/15 10:38:01   3904s]   VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100
[09/15 10:38:01   3905s]   VERIFY DRC ...... Sub-Area : 56 complete 165 Viols.
[09/15 10:38:01   3905s]   VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100
[09/15 10:38:02   3905s]   VERIFY DRC ...... Sub-Area : 57 complete 180 Viols.
[09/15 10:38:02   3905s]   VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area : 58 complete 132 Viols.
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area : 62 complete 9 Viols.
[09/15 10:38:02   3906s]   VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100
[09/15 10:38:03   3906s]   VERIFY DRC ...... Sub-Area : 63 complete 135 Viols.
[09/15 10:38:03   3906s]   VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100
[09/15 10:38:03   3907s]   VERIFY DRC ...... Sub-Area : 64 complete 136 Viols.
[09/15 10:38:03   3907s]   VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100
[09/15 10:38:04   3907s]   VERIFY DRC ...... Sub-Area : 65 complete 114 Viols.
[09/15 10:38:04   3907s]   VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100
[09/15 10:38:04   3908s]   VERIFY DRC ...... Sub-Area : 66 complete 101 Viols.
[09/15 10:38:04   3908s]   VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area : 67 complete 99 Viols.
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area : 68 complete 153 Viols.
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area : 72 complete 10 Viols.
[09/15 10:38:05   3908s]   VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100
[09/15 10:38:06   3909s]   VERIFY DRC ...... Sub-Area : 73 complete 111 Viols.
[09/15 10:38:06   3909s]   VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100
[09/15 10:38:06   3909s]   VERIFY DRC ...... Sub-Area : 74 complete 121 Viols.
[09/15 10:38:06   3909s]   VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100
[09/15 10:38:07   3910s]   VERIFY DRC ...... Sub-Area : 75 complete 117 Viols.
[09/15 10:38:07   3910s]   VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100
[09/15 10:38:07   3910s]   VERIFY DRC ...... Sub-Area : 76 complete 194 Viols.
[09/15 10:38:07   3910s]   VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100
[09/15 10:38:07   3911s]   VERIFY DRC ...... Sub-Area : 77 complete 127 Viols.
[09/15 10:38:07   3911s]   VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 78 complete 161 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 86 complete 1 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100
[09/15 10:38:08   3911s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[09/15 10:38:08   3911s] 
[09/15 10:38:08   3911s]   Verification Complete : 4174 Viols.
[09/15 10:38:08   3911s] 
[09/15 10:38:08   3912s]  Violation Summary By Layer and Type:
[09/15 10:38:08   3912s] 
[09/15 10:38:08   3912s] 	         MetSpc   Totals
[09/15 10:38:08   3912s] 	Metal1     4174     4174
[09/15 10:38:08   3912s] 	Totals     4174     4174
[09/15 10:38:08   3912s] 
[09/15 10:38:08   3912s]  *** End Verify DRC (CPU: 0:00:13.8  ELAPSED TIME: 14.00  MEM: 59.0M) ***
[09/15 10:38:08   3912s] 
[09/15 10:38:29   3914s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/15 10:38:29   3914s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/15 10:38:29   3914s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/15 10:39:26   3920s] <CMD> optDesign -postroute -drc
[09/15 10:39:26   3920s] 
[09/15 10:39:26   3920s] Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr]
[09/15 10:39:26   3920s]                  [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS]
[09/15 10:39:26   3920s]                  [-prefix <fileNamePrefix>] [-selectedNets <fileName>]
[09/15 10:39:26   3920s]                  [-selectedTerms <fileName>] [-setup] [-targeted] [-timingDebugReport]
[09/15 10:39:26   3920s]                  [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]
[09/15 10:39:26   3920s] 
[09/15 10:39:26   3920s] **ERROR: (IMPTCM-48):	"-drc" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

[09/15 10:46:51   3966s] ### Time Record (routeDesign) is installed.
[09/15 10:46:51   3966s] <CMD> report_message -start_cmd
[09/15 10:46:51   3966s] <CMD> report_message -end_cmd
[09/15 10:46:51   3966s] ### Time Record (routeDesign) is uninstalled.
[09/15 10:46:51   3966s] ### 
[09/15 10:46:51   3966s] ###   Scalability Statistics
[09/15 10:46:51   3966s] ### 
[09/15 10:46:51   3966s] ### ------------------------+----------------+----------------+----------------+
[09/15 10:46:51   3966s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[09/15 10:46:51   3966s] ### ------------------------+----------------+----------------+----------------+
[09/15 10:46:51   3966s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[09/15 10:46:51   3966s] ### ------------------------+----------------+----------------+----------------+
[09/15 10:46:51   3966s] ### 
[09/15 10:48:51   3976s] <CMD> route_fix_signoff_drc
[09/15 10:48:51   3976s] #% Begin route_fix_signoff_drc (date=09/15 10:48:51, mem=1490.5M)
[09/15 10:48:51   3976s] 
[09/15 10:48:51   3976s] route_fix_signoff_drc
[09/15 10:48:51   3976s] 
[09/15 10:48:51   3976s] ### Time Record (route_fix_signoff_drc) is installed.
[09/15 10:48:51   3976s] #Start route_fix_signoff_drc on Mon Sep 15 10:48:51 2025
[09/15 10:48:51   3976s] #
[09/15 10:48:51   3977s] ### Time Record (Pre Callback) is installed.
[09/15 10:48:52   3977s] Closing parasitic data file '/tmp/innovus_temp_13886_ictc-eda-be-9-ldap-1_vantruong_0nQIHw/croc_chip_13886_WDzHj0.rcdb.d': 45179 access done (mem: 1535.461M)
[09/15 10:48:52   3977s] ### Time Record (Pre Callback) is uninstalled.
[09/15 10:48:52   3977s] ### Time Record (DB Import) is installed.
[09/15 10:48:52   3977s] LayerId::1 widthSet size::1
[09/15 10:48:52   3977s] LayerId::2 widthSet size::3
[09/15 10:48:52   3977s] LayerId::3 widthSet size::3
[09/15 10:48:52   3977s] LayerId::4 widthSet size::3
[09/15 10:48:52   3977s] LayerId::5 widthSet size::3
[09/15 10:48:52   3977s] LayerId::6 widthSet size::1
[09/15 10:48:52   3977s] LayerId::7 widthSet size::1
[09/15 10:48:52   3977s] Initializing multi-corner resistance tables ...
[09/15 10:48:52   3977s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.293562 ; uaWl: 0.999559 ; uaWlH: 0.468713 ; aWlH: 0.000060 ; Pmax: 0.896400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:48:52   3977s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/15 10:48:52   3977s] #To increase the message display limit, refer to the product command reference manual.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:48:52   3977s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/15 10:48:52   3977s] #To increase the message display limit, refer to the product command reference manual.
[09/15 10:48:53   3978s] ### Net info: total nets: 51375
[09/15 10:48:53   3978s] ### Net info: dirty nets: 0
[09/15 10:48:53   3978s] ### Net info: marked as disconnected nets: 0
[09/15 10:48:53   3978s] #num needed restored net=48
[09/15 10:48:53   3978s] #need_extraction net=48 (total=51375)
[09/15 10:48:53   3978s] ### Net info: fully routed nets: 45131
[09/15 10:48:53   3978s] ### Net info: trivial (< 2 pins) nets: 6244
[09/15 10:48:53   3978s] ### Net info: unrouted nets: 0
[09/15 10:48:53   3978s] ### Net info: re-extraction nets: 0
[09/15 10:48:53   3978s] ### Net info: ignored nets: 0
[09/15 10:48:53   3978s] ### Net info: skip routing nets: 48
[09/15 10:48:53   3978s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:48:53   3978s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:48:53   3978s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:48:53   3978s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:48:53   3978s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:48:53   3978s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:48:54   3979s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/15 10:48:54   3979s] #To increase the message display limit, refer to the product command reference manual.
[09/15 10:48:54   3979s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/15 10:48:54   3979s] ### import design signature (3): route=139393031 flt_obj=0 vio=269212139 swire=282492057 shield_wire=1 net_attr=1854653056 dirty_area=536445136, del_dirty_area=0 cell=240579776 placement=485929554 pin_access=1
[09/15 10:48:54   3979s] ### Time Record (DB Import) is uninstalled.
[09/15 10:48:54   3979s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/15 10:48:54   3979s] #RTESIG:78da8d92c14b042118c53bf7577cb87b98a0ddd4d1d1b9061b044bc5505dc5d299862627
[09/15 10:48:54   3979s] #       d439ec7f9f6c042d4c639e7cf8e33dbfa7abf5f3ae0144f196e0cd27c64c11b86b68da90
[09/15 10:48:54   3979s] #       728369c9ae2856e9e8e91a9dafd6f70f8fa50084a008d1f7aebb8429580fc1c698d4c537
[09/15 10:48:54   3979s] #       c1688e205402d9e2e382a21d461d67395e73407a8ae3b25d95ec7eb068bdd3fe30cb494e
[09/15 10:48:54   3979s] #       a1d543b050bc8ce3307f354e30a0f07e202556ad51e155bd19a54c3f1aab68662cce5339
[09/15 10:48:54   3979s] #       59a82e5340d4ce686f126bddf4f117c900b9d1d9454ab01ad0cded7ebf6b32c9a2c210fd
[09/15 10:48:54   3979s] #       b438be10a9f2d091b2a3aaed87217d87df8a9e2876a2642e5e54f9fa459d2a3c521937c9
[09/15 10:48:54   3979s] #       597618c9ff9128d3a3658d6ab2f0a7cfbe00c384fd62
[09/15 10:48:54   3979s] #
[09/15 10:48:54   3979s] ### Time Record (Data Preparation) is installed.
[09/15 10:48:54   3979s] #Start routing data preparation on Mon Sep 15 10:48:54 2025
[09/15 10:48:54   3979s] #
[09/15 10:48:55   3980s] #Minimum voltage of a net in the design = 0.000.
[09/15 10:48:55   3980s] #Maximum voltage of a net in the design = 1.320.
[09/15 10:48:55   3980s] #Voltage range [0.000 - 1.320] has 51373 nets.
[09/15 10:48:55   3980s] #Voltage range [1.080 - 1.320] has 1 net.
[09/15 10:48:55   3980s] #Voltage range [0.000 - 0.000] has 1 net.
[09/15 10:48:55   3980s] ### Time Record (Cell Pin Access) is installed.
[09/15 10:48:55   3980s] #Restoring pin access data from file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/pd1/06complete.dat/croc_chip.apa ...
[09/15 10:48:55   3980s] #WARNING (NRDB-2002) Failed to read APA of cell sg13g2_mux2_1.
[09/15 10:48:55   3980s] #Could not restore pin access data
[09/15 10:48:55   3980s] #WARNING (NRDB-1026) Fail to import pin access information for croc_chip. Pin access information is recalculated.
[09/15 10:49:10   3995s] ### Time Record (Cell Pin Access) is uninstalled.
[09/15 10:49:11   3996s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/15 10:49:11   3996s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/15 10:49:11   3996s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/15 10:49:11   3996s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/15 10:49:11   3996s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/15 10:49:11   3996s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/15 10:49:11   3996s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/15 10:49:11   3996s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/15 10:49:11   3996s] #Monitoring time of adding inner blkg by smac
[09/15 10:49:11   3996s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.51 (MB), peak = 1554.65 (MB)
[09/15 10:49:12   3997s] #Regenerating Ggrids automatically.
[09/15 10:49:12   3997s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/15 10:49:12   3997s] #Using automatically generated G-grids.
[09/15 10:49:12   3997s] #Done routing data preparation.
[09/15 10:49:12   3997s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1756.07 (MB), peak = 1756.07 (MB)
[09/15 10:49:12   3997s] ### Time Record (Data Preparation) is uninstalled.
[09/15 10:49:12   3997s] ### Time Record (Detail Routing) is installed.
[09/15 10:49:12   3997s] #Start instance access analysis using 1 thread...
[09/15 10:49:12   3997s] ### Time Record (Instance Pin Access) is installed.
[09/15 10:49:13   3998s] #0 instance pins are hard to access
[09/15 10:49:13   3998s] #Instance access analysis statistics:
[09/15 10:49:13   3998s] #Cpu time = 00:00:00
[09/15 10:49:13   3998s] #Elapsed time = 00:00:00
[09/15 10:49:13   3998s] #Increased memory = 4.34 (MB)
[09/15 10:49:13   3998s] #Total memory = 1760.41 (MB)
[09/15 10:49:13   3998s] #Peak memory = 1769.38 (MB)
[09/15 10:49:13   3998s] ### Time Record (Instance Pin Access) is uninstalled.
[09/15 10:49:13   3998s] #Start reading timing information from file  ...
[09/15 10:49:13   3998s] #WARNING (NRCM-25) File  does not exist.
[09/15 10:49:13   3998s] #WARNING (NRDB-187) Cannot open file .
[09/15 10:49:13   3998s] #WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
[09/15 10:49:13   3998s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/15 10:49:21   4006s] #
[09/15 10:49:21   4006s] #Start Detail Routing..
[09/15 10:49:23   4008s] #   number of violations = 1421
[09/15 10:49:23   4008s] #
[09/15 10:49:23   4008s] #    By Layer and Type :
[09/15 10:49:23   4008s] #	         MetSpc   Totals
[09/15 10:49:23   4008s] #	Metal1     1421     1421
[09/15 10:49:23   4008s] #	Totals     1421     1421
[09/15 10:49:23   4008s] #    number of process antenna violations = 133
[09/15 10:49:23   4008s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.40 (MB), peak = 1796.82 (MB)
[09/15 10:49:24   4008s] #Complete Detail Routing.
[09/15 10:49:24   4008s] #Total number of nets with non-default rule or having extra spacing = 403
[09/15 10:49:24   4008s] #Total wire length = 2113978 um.
[09/15 10:49:24   4008s] #Total half perimeter of net bounding box = 1944354 um.
[09/15 10:49:24   4008s] #Total wire length on LAYER Metal1 = 0 um.
[09/15 10:49:24   4008s] #Total wire length on LAYER Metal2 = 591533 um.
[09/15 10:49:24   4008s] #Total wire length on LAYER Metal3 = 540336 um.
[09/15 10:49:24   4008s] #Total wire length on LAYER Metal4 = 583407 um.
[09/15 10:49:24   4008s] #Total wire length on LAYER Metal5 = 398703 um.
[09/15 10:49:24   4008s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/15 10:49:24   4008s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/15 10:49:24   4008s] #Total number of vias = 292706
[09/15 10:49:24   4008s] #Up-Via Summary (total 292706):
[09/15 10:49:24   4008s] #           
[09/15 10:49:24   4008s] #-----------------------
[09/15 10:49:24   4008s] # Metal1         141546
[09/15 10:49:24   4008s] # Metal2         100722
[09/15 10:49:24   4008s] # Metal3          38754
[09/15 10:49:24   4008s] # Metal4          11684
[09/15 10:49:24   4008s] #-----------------------
[09/15 10:49:24   4008s] #                292706 
[09/15 10:49:24   4008s] #
[09/15 10:49:24   4009s] #Total number of DRC violations = 1421
[09/15 10:49:24   4009s] #Total number of violations on LAYER Metal1 = 1421
[09/15 10:49:24   4009s] #Total number of violations on LAYER Metal2 = 0
[09/15 10:49:24   4009s] #Total number of violations on LAYER Metal3 = 0
[09/15 10:49:24   4009s] #Total number of violations on LAYER Metal4 = 0
[09/15 10:49:24   4009s] #Total number of violations on LAYER Metal5 = 0
[09/15 10:49:24   4009s] #Total number of violations on LAYER TopMetal1 = 0
[09/15 10:49:24   4009s] #Total number of violations on LAYER TopMetal2 = 0
[09/15 10:49:24   4009s] ### Time Record (Detail Routing) is uninstalled.
[09/15 10:49:24   4009s] #Cpu time = 00:00:29
[09/15 10:49:24   4009s] #Elapsed time = 00:00:30
[09/15 10:49:24   4009s] #Increased memory = 264.26 (MB)
[09/15 10:49:24   4009s] #Total memory = 1769.05 (MB)
[09/15 10:49:24   4009s] #Peak memory = 1796.82 (MB)
[09/15 10:49:24   4009s] ### Time Record (DB Export) is installed.
[09/15 10:49:24   4009s] ### export design design signature (6): route=1035658091 flt_obj=0 vio=253184331 swire=282492057 shield_wire=1 net_attr=1637517375 dirty_area=536445136, del_dirty_area=0 cell=240579776 placement=485929554 pin_access=2000017879
[09/15 10:49:25   4010s] ### Time Record (DB Export) is uninstalled.
[09/15 10:49:25   4010s] ### Time Record (Post Callback) is installed.
[09/15 10:49:25   4010s] ### Time Record (Post Callback) is uninstalled.
[09/15 10:49:25   4010s] #
[09/15 10:49:25   4010s] #route_fix_signoff_drc statistics:
[09/15 10:49:25   4010s] #Cpu time = 00:00:34
[09/15 10:49:25   4010s] #Elapsed time = 00:00:34
[09/15 10:49:25   4010s] #Increased memory = -79.57 (MB)
[09/15 10:49:25   4010s] #Total memory = 1411.05 (MB)
[09/15 10:49:25   4010s] #Peak memory = 1796.82 (MB)
[09/15 10:49:25   4010s] #Number of warnings = 76
[09/15 10:49:25   4010s] #Total number of warnings = 192
[09/15 10:49:25   4010s] #Number of fails = 0
[09/15 10:49:25   4010s] #Total number of fails = 0
[09/15 10:49:25   4010s] #Complete route_fix_signoff_drc on Mon Sep 15 10:49:25 2025
[09/15 10:49:25   4010s] #
[09/15 10:49:25   4010s] ### import design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2000017879
[09/15 10:49:25   4010s] ### Time Record (route_fix_signoff_drc) is uninstalled.
[09/15 10:49:25   4010s] ### 
[09/15 10:49:25   4010s] ###   Scalability Statistics
[09/15 10:49:25   4010s] ### 
[09/15 10:49:25   4010s] ### ------------------------+----------------+----------------+----------------+
[09/15 10:49:25   4010s] ###   route_fix_signoff_drc |        cpu time|    elapsed time|     scalability|
[09/15 10:49:25   4010s] ### ------------------------+----------------+----------------+----------------+
[09/15 10:49:25   4010s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/15 10:49:25   4010s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/15 10:49:25   4010s] ###   DB Import             |        00:00:03|        00:00:03|             1.0|
[09/15 10:49:25   4010s] ###   DB Export             |        00:00:01|        00:00:01|             1.0|
[09/15 10:49:25   4010s] ###   Cell Pin Access       |        00:00:15|        00:00:15|             1.0|
[09/15 10:49:25   4010s] ###   Instance Pin Access   |        00:00:00|        00:00:00|             1.0|
[09/15 10:49:25   4010s] ###   Data Preparation      |        00:00:03|        00:00:03|             1.0|
[09/15 10:49:25   4010s] ###   Detail Routing        |        00:00:11|        00:00:11|             1.0|
[09/15 10:49:25   4010s] ###   Entire Command        |        00:00:34|        00:00:34|             1.0|
[09/15 10:49:25   4010s] ### ------------------------+----------------+----------------+----------------+
[09/15 10:49:25   4010s] ### 
[09/15 10:49:25   4010s] #% End route_fix_signoff_drc (date=09/15 10:49:25, total cpu=0:00:33.8, real=0:00:34.0, peak res=1796.8M, current mem=1410.1M)
[09/15 10:49:30   4011s] <CMD> verify_drc -limit 0
[09/15 10:49:30   4011s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/15 10:49:30   4011s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/15 10:49:30   4011s]  *** Starting Verify DRC (MEM: 1558.1) ***
[09/15 10:49:30   4011s] 
[09/15 10:49:30   4011s]   VERIFY DRC ...... Starting Verification
[09/15 10:49:30   4011s]   VERIFY DRC ...... Initializing
[09/15 10:49:30   4011s]   VERIFY DRC ...... Deleting Existing Violations
[09/15 10:49:30   4011s]   VERIFY DRC ...... Creating Sub-Areas
[09/15 10:49:30   4011s]   VERIFY DRC ...... Using new threading
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 184.960 184.960} 1 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {369.920 0.000 554.880 184.960} 3 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {554.880 0.000 739.840 184.960} 4 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {739.840 0.000 924.800 184.960} 5 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {1109.760 0.000 1294.720 184.960} 7 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 13 complete 9 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 14 complete 11 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area : 15 complete 18 Viols.
[09/15 10:49:30   4011s]   VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area : 16 complete 20 Viols.
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area : 17 complete 21 Viols.
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area : 22 complete 2 Viols.
[09/15 10:49:31   4011s]   VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area : 23 complete 114 Viols.
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area : 24 complete 16 Viols.
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area : 25 complete 16 Viols.
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area : 26 complete 21 Viols.
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area : 27 complete 27 Viols.
[09/15 10:49:31   4012s]   VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area : 32 complete 2 Viols.
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area : 33 complete 88 Viols.
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area : 34 complete 13 Viols.
[09/15 10:49:32   4012s]   VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area : 35 complete 17 Viols.
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area : 36 complete 66 Viols.
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area : 37 complete 6 Viols.
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area : 38 complete 37 Viols.
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[09/15 10:49:32   4013s]   VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100
[09/15 10:49:33   4013s]   VERIFY DRC ...... Sub-Area : 42 complete 17 Viols.
[09/15 10:49:33   4013s]   VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100
[09/15 10:49:33   4013s]   VERIFY DRC ...... Sub-Area : 43 complete 157 Viols.
[09/15 10:49:33   4013s]   VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100
[09/15 10:49:33   4014s]   VERIFY DRC ...... Sub-Area : 44 complete 159 Viols.
[09/15 10:49:33   4014s]   VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100
[09/15 10:49:34   4014s]   VERIFY DRC ...... Sub-Area : 45 complete 177 Viols.
[09/15 10:49:34   4014s]   VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100
[09/15 10:49:34   4015s]   VERIFY DRC ...... Sub-Area : 46 complete 234 Viols.
[09/15 10:49:34   4015s]   VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100
[09/15 10:49:35   4015s]   VERIFY DRC ...... Sub-Area : 47 complete 174 Viols.
[09/15 10:49:35   4015s]   VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area : 48 complete 178 Viols.
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area : 52 complete 10 Viols.
[09/15 10:49:35   4016s]   VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100
[09/15 10:49:36   4016s]   VERIFY DRC ...... Sub-Area : 53 complete 127 Viols.
[09/15 10:49:36   4016s]   VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100
[09/15 10:49:36   4017s]   VERIFY DRC ...... Sub-Area : 54 complete 166 Viols.
[09/15 10:49:36   4017s]   VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100
[09/15 10:49:37   4017s]   VERIFY DRC ...... Sub-Area : 55 complete 205 Viols.
[09/15 10:49:37   4017s]   VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100
[09/15 10:49:37   4017s]   VERIFY DRC ...... Sub-Area : 56 complete 165 Viols.
[09/15 10:49:37   4017s]   VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100
[09/15 10:49:37   4018s]   VERIFY DRC ...... Sub-Area : 57 complete 180 Viols.
[09/15 10:49:37   4018s]   VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area : 58 complete 132 Viols.
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area : 62 complete 9 Viols.
[09/15 10:49:38   4018s]   VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100
[09/15 10:49:38   4019s]   VERIFY DRC ...... Sub-Area : 63 complete 135 Viols.
[09/15 10:49:38   4019s]   VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100
[09/15 10:49:39   4019s]   VERIFY DRC ...... Sub-Area : 64 complete 136 Viols.
[09/15 10:49:39   4019s]   VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100
[09/15 10:49:39   4020s]   VERIFY DRC ...... Sub-Area : 65 complete 114 Viols.
[09/15 10:49:39   4020s]   VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100
[09/15 10:49:40   4020s]   VERIFY DRC ...... Sub-Area : 66 complete 101 Viols.
[09/15 10:49:40   4020s]   VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100
[09/15 10:49:40   4021s]   VERIFY DRC ...... Sub-Area : 67 complete 99 Viols.
[09/15 10:49:40   4021s]   VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100
[09/15 10:49:40   4021s]   VERIFY DRC ...... Sub-Area : 68 complete 153 Viols.
[09/15 10:49:40   4021s]   VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100
[09/15 10:49:40   4021s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[09/15 10:49:40   4021s]   VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100
[09/15 10:49:41   4021s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[09/15 10:49:41   4021s]   VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100
[09/15 10:49:41   4021s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[09/15 10:49:41   4021s]   VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100
[09/15 10:49:41   4021s]   VERIFY DRC ...... Sub-Area : 72 complete 10 Viols.
[09/15 10:49:41   4021s]   VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100
[09/15 10:49:41   4021s]   VERIFY DRC ...... Sub-Area : 73 complete 111 Viols.
[09/15 10:49:41   4021s]   VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100
[09/15 10:49:41   4022s]   VERIFY DRC ...... Sub-Area : 74 complete 121 Viols.
[09/15 10:49:41   4022s]   VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100
[09/15 10:49:42   4022s]   VERIFY DRC ...... Sub-Area : 75 complete 117 Viols.
[09/15 10:49:42   4022s]   VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100
[09/15 10:49:42   4023s]   VERIFY DRC ...... Sub-Area : 76 complete 194 Viols.
[09/15 10:49:42   4023s]   VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100
[09/15 10:49:43   4023s]   VERIFY DRC ...... Sub-Area : 77 complete 127 Viols.
[09/15 10:49:43   4023s]   VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area : 78 complete 161 Viols.
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[09/15 10:49:43   4024s]   VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 86 complete 1 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100
[09/15 10:49:44   4024s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[09/15 10:49:44   4024s] 
[09/15 10:49:44   4024s]   Verification Complete : 4174 Viols.
[09/15 10:49:44   4024s] 
[09/15 10:49:44   4024s]  Violation Summary By Layer and Type:
[09/15 10:49:44   4024s] 
[09/15 10:49:44   4024s] 	         MetSpc   Totals
[09/15 10:49:44   4024s] 	Metal1     4174     4174
[09/15 10:49:44   4024s] 	Totals     4174     4174
[09/15 10:49:44   4024s] 
[09/15 10:49:44   4024s]  *** End Verify DRC (CPU: 0:00:13.3  ELAPSED TIME: 14.00  MEM: 0.0M) ***
[09/15 10:49:44   4024s] 
[09/15 10:49:55   4025s] <CMD> route_fix_signoff_drc
[09/15 10:49:55   4025s] #% Begin route_fix_signoff_drc (date=09/15 10:49:55, mem=1451.1M)
[09/15 10:49:55   4025s] 
[09/15 10:49:55   4025s] route_fix_signoff_drc
[09/15 10:49:55   4025s] 
[09/15 10:49:55   4025s] ### Time Record (route_fix_signoff_drc) is installed.
[09/15 10:49:55   4025s] #Start route_fix_signoff_drc on Mon Sep 15 10:49:55 2025
[09/15 10:49:55   4025s] #
[09/15 10:49:55   4025s] ### Time Record (Pre Callback) is installed.
[09/15 10:49:55   4025s] ### Time Record (Pre Callback) is uninstalled.
[09/15 10:49:55   4025s] ### Time Record (DB Import) is installed.
[09/15 10:49:55   4026s] LayerId::1 widthSet size::1
[09/15 10:49:55   4026s] LayerId::2 widthSet size::3
[09/15 10:49:55   4026s] LayerId::3 widthSet size::3
[09/15 10:49:55   4026s] LayerId::4 widthSet size::3
[09/15 10:49:55   4026s] LayerId::5 widthSet size::3
[09/15 10:49:55   4026s] LayerId::6 widthSet size::1
[09/15 10:49:55   4026s] LayerId::7 widthSet size::1
[09/15 10:49:55   4026s] Initializing multi-corner resistance tables ...
[09/15 10:49:55   4026s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.293562 ; uaWl: 0.999559 ; uaWlH: 0.468713 ; aWlH: 0.000060 ; Pmax: 0.896400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 10:49:55   4026s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/15 10:49:55   4026s] #To increase the message display limit, refer to the product command reference manual.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 10:49:56   4026s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/15 10:49:56   4026s] #To increase the message display limit, refer to the product command reference manual.
[09/15 10:49:56   4026s] ### Net info: total nets: 51375
[09/15 10:49:56   4026s] ### Net info: dirty nets: 0
[09/15 10:49:56   4026s] ### Net info: marked as disconnected nets: 0
[09/15 10:49:57   4027s] #num needed restored net=48
[09/15 10:49:57   4027s] #need_extraction net=48 (total=51375)
[09/15 10:49:57   4027s] ### Net info: fully routed nets: 45131
[09/15 10:49:57   4027s] ### Net info: trivial (< 2 pins) nets: 6244
[09/15 10:49:57   4027s] ### Net info: unrouted nets: 0
[09/15 10:49:57   4027s] ### Net info: re-extraction nets: 0
[09/15 10:49:57   4027s] ### Net info: ignored nets: 0
[09/15 10:49:57   4027s] ### Net info: skip routing nets: 48
[09/15 10:49:57   4027s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:49:57   4027s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:49:57   4027s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:49:57   4027s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:49:57   4027s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:49:57   4027s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/15 10:49:57   4028s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/15 10:49:57   4028s] #To increase the message display limit, refer to the product command reference manual.
[09/15 10:49:57   4028s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/15 10:49:57   4028s] ### import design signature (8): route=511191877 flt_obj=0 vio=1197624412 swire=282492057 shield_wire=1 net_attr=1852868129 dirty_area=537296158, del_dirty_area=0 cell=240579776 placement=485929554 pin_access=2000017879
[09/15 10:49:58   4028s] ### Time Record (DB Import) is uninstalled.
[09/15 10:49:58   4028s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/15 10:49:58   4028s] #RTESIG:78da8d924b4bc43014855dfb2b2e99595470c63c9b662b8c200c2a65741baa4d1f581369
[09/15 10:49:58   4028s] #       d2c5fc7bc388e0406dcc2a877c9c7befc95dad5f7625208ab7046f3e31e69ac04349e385
[09/15 10:49:58   4028s] #       b00da68cdf50ace3d3f32dba5cad1f9f0e4c024290f930f6b6bd86c99b11bc0921aaab6f
[09/15 10:49:58   4028s] #       82d314416801648b4f07b266705598e5841280aa29b865bb3cdafd60c18cb61a8fb35c21
[09/15 10:49:58   4028s] #       2834d5e00d64afce0df3ad098201f9f723615837b5f66fbaabb5ae7b571b4d13630911c3
[09/15 10:49:58   4028s] #       49428ac502a1b27535d6913576faf88be480acb36691925c01babbdfef7765a2b2cc3184
[09/15 10:49:58   4028s] #       715a1c5fca18b96f096ba96efa6188ebf05bd133c5cf54912a2ff374fc52c5f8bbbeed52
[09/15 10:49:58   4028s] #       662a467d724b8085e0c9a10bf18fce8af8b94923451676ffe20b472009bb
[09/15 10:49:58   4028s] #
[09/15 10:49:58   4028s] ### Time Record (Data Preparation) is installed.
[09/15 10:49:58   4028s] #Start routing data preparation on Mon Sep 15 10:49:58 2025
[09/15 10:49:58   4028s] #
[09/15 10:49:58   4028s] #Minimum voltage of a net in the design = 0.000.
[09/15 10:49:58   4028s] #Maximum voltage of a net in the design = 1.320.
[09/15 10:49:58   4028s] #Voltage range [0.000 - 1.320] has 51373 nets.
[09/15 10:49:58   4028s] #Voltage range [1.080 - 1.320] has 1 net.
[09/15 10:49:58   4028s] #Voltage range [0.000 - 0.000] has 1 net.
[09/15 10:49:58   4028s] ### Time Record (Cell Pin Access) is installed.
[09/15 10:49:58   4029s] ### Time Record (Cell Pin Access) is uninstalled.
[09/15 10:49:59   4030s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/15 10:49:59   4030s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/15 10:49:59   4030s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/15 10:49:59   4030s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/15 10:49:59   4030s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/15 10:49:59   4030s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/15 10:49:59   4030s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/15 10:49:59   4030s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/15 10:49:59   4030s] #Monitoring time of adding inner blkg by smac
[09/15 10:49:59   4030s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1505.39 (MB), peak = 1796.82 (MB)
[09/15 10:50:00   4031s] #Regenerating Ggrids automatically.
[09/15 10:50:00   4031s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/15 10:50:00   4031s] #Using automatically generated G-grids.
[09/15 10:50:00   4031s] #Done routing data preparation.
[09/15 10:50:00   4031s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1706.52 (MB), peak = 1796.82 (MB)
[09/15 10:50:00   4031s] ### Time Record (Data Preparation) is uninstalled.
[09/15 10:50:00   4031s] ### Time Record (Detail Routing) is installed.
[09/15 10:50:01   4031s] #Start instance access analysis using 1 thread...
[09/15 10:50:01   4031s] ### Time Record (Instance Pin Access) is installed.
[09/15 10:50:01   4031s] #0 instance pins are hard to access
[09/15 10:50:01   4031s] #Instance access analysis statistics:
[09/15 10:50:01   4031s] #Cpu time = 00:00:00
[09/15 10:50:01   4031s] #Elapsed time = 00:00:00
[09/15 10:50:01   4031s] #Increased memory = 4.29 (MB)
[09/15 10:50:01   4031s] #Total memory = 1710.80 (MB)
[09/15 10:50:01   4031s] #Peak memory = 1796.82 (MB)
[09/15 10:50:01   4031s] ### Time Record (Instance Pin Access) is uninstalled.
[09/15 10:50:01   4032s] #Start reading timing information from file  ...
[09/15 10:50:01   4032s] #WARNING (NRCM-25) File  does not exist.
[09/15 10:50:01   4032s] #WARNING (NRDB-187) Cannot open file .
[09/15 10:50:01   4032s] #WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
[09/15 10:50:01   4032s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/15 10:50:09   4039s] #
[09/15 10:50:09   4039s] #Start Detail Routing..
[09/15 10:50:11   4041s] #   number of violations = 1421
[09/15 10:50:11   4041s] #
[09/15 10:50:11   4041s] #    By Layer and Type :
[09/15 10:50:11   4041s] #	         MetSpc   Totals
[09/15 10:50:11   4041s] #	Metal1     1421     1421
[09/15 10:50:11   4041s] #	Totals     1421     1421
[09/15 10:50:11   4041s] #    number of process antenna violations = 133
[09/15 10:50:11   4041s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.48 (MB), peak = 1796.82 (MB)
[09/15 10:50:11   4042s] #Complete Detail Routing.
[09/15 10:50:11   4042s] #Total number of nets with non-default rule or having extra spacing = 403
[09/15 10:50:11   4042s] #Total wire length = 2113978 um.
[09/15 10:50:11   4042s] #Total half perimeter of net bounding box = 1944354 um.
[09/15 10:50:11   4042s] #Total wire length on LAYER Metal1 = 0 um.
[09/15 10:50:11   4042s] #Total wire length on LAYER Metal2 = 591533 um.
[09/15 10:50:11   4042s] #Total wire length on LAYER Metal3 = 540336 um.
[09/15 10:50:11   4042s] #Total wire length on LAYER Metal4 = 583407 um.
[09/15 10:50:11   4042s] #Total wire length on LAYER Metal5 = 398703 um.
[09/15 10:50:11   4042s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/15 10:50:11   4042s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/15 10:50:11   4042s] #Total number of vias = 292706
[09/15 10:50:11   4042s] #Up-Via Summary (total 292706):
[09/15 10:50:11   4042s] #           
[09/15 10:50:11   4042s] #-----------------------
[09/15 10:50:11   4042s] # Metal1         141546
[09/15 10:50:11   4042s] # Metal2         100722
[09/15 10:50:11   4042s] # Metal3          38754
[09/15 10:50:11   4042s] # Metal4          11684
[09/15 10:50:11   4042s] #-----------------------
[09/15 10:50:11   4042s] #                292706 
[09/15 10:50:11   4042s] #
[09/15 10:50:11   4042s] #Total number of DRC violations = 1421
[09/15 10:50:11   4042s] #Total number of violations on LAYER Metal1 = 1421
[09/15 10:50:11   4042s] #Total number of violations on LAYER Metal2 = 0
[09/15 10:50:11   4042s] #Total number of violations on LAYER Metal3 = 0
[09/15 10:50:11   4042s] #Total number of violations on LAYER Metal4 = 0
[09/15 10:50:11   4042s] #Total number of violations on LAYER Metal5 = 0
[09/15 10:50:11   4042s] #Total number of violations on LAYER TopMetal1 = 0
[09/15 10:50:11   4042s] #Total number of violations on LAYER TopMetal2 = 0
[09/15 10:50:11   4042s] ### Time Record (Detail Routing) is uninstalled.
[09/15 10:50:11   4042s] #Cpu time = 00:00:14
[09/15 10:50:11   4042s] #Elapsed time = 00:00:14
[09/15 10:50:11   4042s] #Increased memory = 228.16 (MB)
[09/15 10:50:11   4042s] #Total memory = 1722.48 (MB)
[09/15 10:50:11   4042s] #Peak memory = 1796.82 (MB)
[09/15 10:50:11   4042s] ### Time Record (DB Export) is installed.
[09/15 10:50:11   4042s] ### export design design signature (11): route=1035658091 flt_obj=0 vio=1378466455 swire=282492057 shield_wire=1 net_attr=1446619747 dirty_area=537296158, del_dirty_area=0 cell=240579776 placement=485929554 pin_access=2000017879
[09/15 10:50:13   4043s] ### Time Record (DB Export) is uninstalled.
[09/15 10:50:13   4043s] ### Time Record (Post Callback) is installed.
[09/15 10:50:13   4043s] ### Time Record (Post Callback) is uninstalled.
[09/15 10:50:13   4043s] #
[09/15 10:50:13   4043s] #route_fix_signoff_drc statistics:
[09/15 10:50:13   4043s] #Cpu time = 00:00:18
[09/15 10:50:13   4043s] #Elapsed time = 00:00:18
[09/15 10:50:13   4043s] #Increased memory = -19.45 (MB)
[09/15 10:50:13   4043s] #Total memory = 1431.64 (MB)
[09/15 10:50:13   4043s] #Peak memory = 1796.82 (MB)
[09/15 10:50:13   4043s] #Number of warnings = 74
[09/15 10:50:13   4043s] #Total number of warnings = 266
[09/15 10:50:13   4043s] #Number of fails = 0
[09/15 10:50:13   4043s] #Total number of fails = 0
[09/15 10:50:13   4043s] #Complete route_fix_signoff_drc on Mon Sep 15 10:50:13 2025
[09/15 10:50:13   4043s] #
[09/15 10:50:13   4043s] ### import design signature (12): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2000017879
[09/15 10:50:13   4043s] ### Time Record (route_fix_signoff_drc) is uninstalled.
[09/15 10:50:13   4043s] ### 
[09/15 10:50:13   4043s] ###   Scalability Statistics
[09/15 10:50:13   4043s] ### 
[09/15 10:50:13   4043s] ### ------------------------+----------------+----------------+----------------+
[09/15 10:50:13   4043s] ###   route_fix_signoff_drc |        cpu time|    elapsed time|     scalability|
[09/15 10:50:13   4043s] ### ------------------------+----------------+----------------+----------------+
[09/15 10:50:13   4043s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/15 10:50:13   4043s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/15 10:50:13   4043s] ###   DB Import             |        00:00:03|        00:00:03|             1.0|
[09/15 10:50:13   4043s] ###   DB Export             |        00:00:01|        00:00:01|             1.0|
[09/15 10:50:13   4043s] ###   Cell Pin Access       |        00:00:00|        00:00:00|             1.0|
[09/15 10:50:13   4043s] ###   Instance Pin Access   |        00:00:00|        00:00:00|             1.0|
[09/15 10:50:13   4043s] ###   Data Preparation      |        00:00:02|        00:00:02|             1.0|
[09/15 10:50:13   4043s] ###   Detail Routing        |        00:00:11|        00:00:11|             1.0|
[09/15 10:50:13   4043s] ###   Entire Command        |        00:00:18|        00:00:18|             1.0|
[09/15 10:50:13   4043s] ### ------------------------+----------------+----------------+----------------+
[09/15 10:50:13   4043s] ### 
[09/15 10:50:13   4043s] #% End route_fix_signoff_drc (date=09/15 10:50:13, total cpu=0:00:18.0, real=0:00:18.0, peak res=1746.9M, current mem=1430.8M)
[09/15 10:50:37   4046s] <CMD> verify_drc -limit 0
[09/15 10:50:37   4046s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/15 10:50:37   4046s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/15 10:50:37   4046s]  *** Starting Verify DRC (MEM: 1590.4) ***
[09/15 10:50:37   4046s] 
[09/15 10:50:37   4046s]   VERIFY DRC ...... Starting Verification
[09/15 10:50:37   4046s]   VERIFY DRC ...... Initializing
[09/15 10:50:37   4046s]   VERIFY DRC ...... Deleting Existing Violations
[09/15 10:50:37   4046s]   VERIFY DRC ...... Creating Sub-Areas
[09/15 10:50:37   4046s]   VERIFY DRC ...... Using new threading
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 184.960 184.960} 1 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {369.920 0.000 554.880 184.960} 3 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {554.880 0.000 739.840 184.960} 4 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {739.840 0.000 924.800 184.960} 5 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {1109.760 0.000 1294.720 184.960} 7 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 13 complete 9 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 14 complete 11 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 15 complete 18 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area : 16 complete 20 Viols.
[09/15 10:50:37   4046s]   VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area : 17 complete 21 Viols.
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area : 22 complete 2 Viols.
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area : 23 complete 114 Viols.
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area : 24 complete 16 Viols.
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area : 25 complete 16 Viols.
[09/15 10:50:38   4046s]   VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area : 26 complete 21 Viols.
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area : 27 complete 27 Viols.
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[09/15 10:50:38   4047s]   VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area : 32 complete 2 Viols.
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area : 33 complete 88 Viols.
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area : 34 complete 13 Viols.
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area : 35 complete 17 Viols.
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area : 36 complete 66 Viols.
[09/15 10:50:39   4047s]   VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100
[09/15 10:50:39   4048s]   VERIFY DRC ...... Sub-Area : 37 complete 6 Viols.
[09/15 10:50:39   4048s]   VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100
[09/15 10:50:39   4048s]   VERIFY DRC ...... Sub-Area : 38 complete 37 Viols.
[09/15 10:50:39   4048s]   VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area : 42 complete 17 Viols.
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area : 43 complete 157 Viols.
[09/15 10:50:40   4048s]   VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100
[09/15 10:50:40   4049s]   VERIFY DRC ...... Sub-Area : 44 complete 159 Viols.
[09/15 10:50:40   4049s]   VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100
[09/15 10:50:41   4049s]   VERIFY DRC ...... Sub-Area : 45 complete 177 Viols.
[09/15 10:50:41   4049s]   VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100
[09/15 10:50:41   4050s]   VERIFY DRC ...... Sub-Area : 46 complete 234 Viols.
[09/15 10:50:41   4050s]   VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100
[09/15 10:50:42   4050s]   VERIFY DRC ...... Sub-Area : 47 complete 174 Viols.
[09/15 10:50:42   4050s]   VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area : 48 complete 178 Viols.
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area : 52 complete 10 Viols.
[09/15 10:50:42   4051s]   VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100
[09/15 10:50:43   4051s]   VERIFY DRC ...... Sub-Area : 53 complete 127 Viols.
[09/15 10:50:43   4051s]   VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100
[09/15 10:50:43   4052s]   VERIFY DRC ...... Sub-Area : 54 complete 166 Viols.
[09/15 10:50:43   4052s]   VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100
[09/15 10:50:44   4052s]   VERIFY DRC ...... Sub-Area : 55 complete 205 Viols.
[09/15 10:50:44   4052s]   VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100
[09/15 10:50:44   4053s]   VERIFY DRC ...... Sub-Area : 56 complete 165 Viols.
[09/15 10:50:44   4053s]   VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area : 57 complete 180 Viols.
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area : 58 complete 132 Viols.
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area : 62 complete 9 Viols.
[09/15 10:50:45   4053s]   VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100
[09/15 10:50:46   4054s]   VERIFY DRC ...... Sub-Area : 63 complete 135 Viols.
[09/15 10:50:46   4054s]   VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100
[09/15 10:50:46   4054s]   VERIFY DRC ...... Sub-Area : 64 complete 136 Viols.
[09/15 10:50:46   4054s]   VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100
[09/15 10:50:47   4055s]   VERIFY DRC ...... Sub-Area : 65 complete 114 Viols.
[09/15 10:50:47   4055s]   VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100
[09/15 10:50:47   4055s]   VERIFY DRC ...... Sub-Area : 66 complete 101 Viols.
[09/15 10:50:47   4055s]   VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area : 67 complete 99 Viols.
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area : 68 complete 153 Viols.
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area : 72 complete 10 Viols.
[09/15 10:50:48   4056s]   VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100
[09/15 10:50:49   4057s]   VERIFY DRC ...... Sub-Area : 73 complete 111 Viols.
[09/15 10:50:49   4057s]   VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100
[09/15 10:50:49   4057s]   VERIFY DRC ...... Sub-Area : 74 complete 121 Viols.
[09/15 10:50:49   4057s]   VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100
[09/15 10:50:49   4058s]   VERIFY DRC ...... Sub-Area : 75 complete 117 Viols.
[09/15 10:50:49   4058s]   VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100
[09/15 10:50:50   4058s]   VERIFY DRC ...... Sub-Area : 76 complete 194 Viols.
[09/15 10:50:50   4058s]   VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100
[09/15 10:50:50   4059s]   VERIFY DRC ...... Sub-Area : 77 complete 127 Viols.
[09/15 10:50:50   4059s]   VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 78 complete 161 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 86 complete 1 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100
[09/15 10:50:51   4059s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[09/15 10:50:51   4059s] 
[09/15 10:50:51   4059s]   Verification Complete : 4174 Viols.
[09/15 10:50:51   4059s] 
[09/15 10:50:51   4059s]  Violation Summary By Layer and Type:
[09/15 10:50:51   4059s] 
[09/15 10:50:51   4059s] 	         MetSpc   Totals
[09/15 10:50:51   4059s] 	Metal1     4174     4174
[09/15 10:50:51   4059s] 	Totals     4174     4174
[09/15 10:50:51   4059s] 
[09/15 10:50:51   4059s]  *** End Verify DRC (CPU: 0:00:13.8  ELAPSED TIME: 14.00  MEM: 0.0M) ***
[09/15 10:50:51   4059s] 
[09/15 11:09:00   4168s] <CMD> route_fix_signoff_drc
[09/15 11:09:00   4168s] #% Begin route_fix_signoff_drc (date=09/15 11:09:00, mem=1459.5M)
[09/15 11:09:00   4168s] 
[09/15 11:09:00   4168s] route_fix_signoff_drc
[09/15 11:09:00   4168s] 
[09/15 11:09:00   4168s] ### Time Record (route_fix_signoff_drc) is installed.
[09/15 11:09:00   4168s] #Start route_fix_signoff_drc on Mon Sep 15 11:09:00 2025
[09/15 11:09:00   4168s] #
[09/15 11:09:00   4168s] ### Time Record (Pre Callback) is installed.
[09/15 11:09:00   4168s] ### Time Record (Pre Callback) is uninstalled.
[09/15 11:09:00   4168s] ### Time Record (DB Import) is installed.
[09/15 11:09:00   4169s] LayerId::1 widthSet size::1
[09/15 11:09:00   4169s] LayerId::2 widthSet size::3
[09/15 11:09:00   4169s] LayerId::3 widthSet size::3
[09/15 11:09:00   4169s] LayerId::4 widthSet size::3
[09/15 11:09:00   4169s] LayerId::5 widthSet size::3
[09/15 11:09:00   4169s] LayerId::6 widthSet size::1
[09/15 11:09:00   4169s] LayerId::7 widthSet size::1
[09/15 11:09:00   4169s] Initializing multi-corner resistance tables ...
[09/15 11:09:00   4169s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.293562 ; uaWl: 0.999559 ; uaWlH: 0.468713 ; aWlH: 0.000060 ; Pmax: 0.896400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/15 11:09:01   4169s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/15 11:09:01   4169s] #To increase the message display limit, refer to the product command reference manual.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/15 11:09:01   4169s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/15 11:09:01   4169s] #To increase the message display limit, refer to the product command reference manual.
[09/15 11:09:01   4169s] ### Net info: total nets: 51375
[09/15 11:09:01   4169s] ### Net info: dirty nets: 0
[09/15 11:09:01   4169s] ### Net info: marked as disconnected nets: 0
[09/15 11:09:02   4170s] #num needed restored net=48
[09/15 11:09:02   4170s] #need_extraction net=48 (total=51375)
[09/15 11:09:02   4170s] ### Net info: fully routed nets: 45131
[09/15 11:09:02   4170s] ### Net info: trivial (< 2 pins) nets: 6244
[09/15 11:09:02   4170s] ### Net info: unrouted nets: 0
[09/15 11:09:02   4170s] ### Net info: re-extraction nets: 0
[09/15 11:09:02   4170s] ### Net info: ignored nets: 0
[09/15 11:09:02   4170s] ### Net info: skip routing nets: 48
[09/15 11:09:02   4171s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 11:09:02   4171s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 11:09:02   4171s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 11:09:02   4171s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 11:09:02   4171s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 11:09:02   4171s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/15 11:09:03   4171s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/15 11:09:03   4171s] #To increase the message display limit, refer to the product command reference manual.
[09/15 11:09:03   4171s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/15 11:09:03   4171s] ### import design signature (13): route=511191877 flt_obj=0 vio=1197624412 swire=282492057 shield_wire=1 net_attr=1852868129 dirty_area=537296158, del_dirty_area=0 cell=240579776 placement=485929554 pin_access=2000017879
[09/15 11:09:03   4171s] ### Time Record (DB Import) is uninstalled.
[09/15 11:09:03   4171s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/15 11:09:03   4171s] #RTESIG:78da8d924b4bc43014855dfb2b2e99595470c63c9b662b8c200c2a65741baa4d1f581369
[09/15 11:09:03   4171s] #       d2c5fc7bc388e0406dcc2a877c9c7befc95dad5f7625208ab7046f3e31e69ac04349e385
[09/15 11:09:03   4171s] #       b00da68cdf50ace3d3f32dba5cad1f9f0e4c024290f930f6b6bd86c99b11bc0921aaab6f
[09/15 11:09:03   4171s] #       82d314416801648b4f07b266705598e5841280aa29b865bb3cdafd60c18cb61a8fb35c21
[09/15 11:09:03   4171s] #       2834d5e00d64afce0df3ad098201f9f723615837b5f66fbaabb5ae7b571b4d13630911c3
[09/15 11:09:03   4171s] #       49428ac502a1b27535d6913576faf88be480acb36691925c01babbdfef7765a2b2cc3184
[09/15 11:09:03   4171s] #       715a1c5fca18b96f096ba96efa6188ebf05bd133c5cf54912a2ff374fc52c5f8bbbeed52
[09/15 11:09:03   4171s] #       662a467d724b8085e0c9a10bf18fce8af8b94923451676ffe20b472009bb
[09/15 11:09:03   4171s] #
[09/15 11:09:03   4171s] ### Time Record (Data Preparation) is installed.
[09/15 11:09:03   4171s] #Start routing data preparation on Mon Sep 15 11:09:03 2025
[09/15 11:09:03   4171s] #
[09/15 11:09:03   4171s] #Minimum voltage of a net in the design = 0.000.
[09/15 11:09:03   4171s] #Maximum voltage of a net in the design = 1.320.
[09/15 11:09:03   4171s] #Voltage range [0.000 - 1.320] has 51373 nets.
[09/15 11:09:03   4171s] #Voltage range [1.080 - 1.320] has 1 net.
[09/15 11:09:03   4171s] #Voltage range [0.000 - 0.000] has 1 net.
[09/15 11:09:03   4172s] ### Time Record (Cell Pin Access) is installed.
[09/15 11:09:04   4172s] ### Time Record (Cell Pin Access) is uninstalled.
[09/15 11:09:05   4173s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/15 11:09:05   4173s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/15 11:09:05   4173s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/15 11:09:05   4173s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/15 11:09:05   4173s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/15 11:09:05   4173s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/15 11:09:05   4173s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/15 11:09:05   4173s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/15 11:09:05   4173s] #Monitoring time of adding inner blkg by smac
[09/15 11:09:05   4173s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.30 (MB), peak = 1796.82 (MB)
[09/15 11:09:06   4174s] #Regenerating Ggrids automatically.
[09/15 11:09:06   4174s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/15 11:09:06   4174s] #Using automatically generated G-grids.
[09/15 11:09:06   4174s] #Done routing data preparation.
[09/15 11:09:06   4174s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1718.42 (MB), peak = 1796.82 (MB)
[09/15 11:09:06   4174s] ### Time Record (Data Preparation) is uninstalled.
[09/15 11:09:06   4174s] ### Time Record (Detail Routing) is installed.
[09/15 11:09:06   4174s] #Start instance access analysis using 1 thread...
[09/15 11:09:06   4174s] ### Time Record (Instance Pin Access) is installed.
[09/15 11:09:06   4174s] #0 instance pins are hard to access
[09/15 11:09:06   4174s] #Instance access analysis statistics:
[09/15 11:09:06   4174s] #Cpu time = 00:00:00
[09/15 11:09:06   4174s] #Elapsed time = 00:00:00
[09/15 11:09:06   4174s] #Increased memory = 4.29 (MB)
[09/15 11:09:06   4174s] #Total memory = 1722.71 (MB)
[09/15 11:09:06   4174s] #Peak memory = 1796.82 (MB)
[09/15 11:09:06   4174s] ### Time Record (Instance Pin Access) is uninstalled.
[09/15 11:09:06   4175s] #Start reading timing information from file  ...
[09/15 11:09:06   4175s] #WARNING (NRCM-25) File  does not exist.
[09/15 11:09:06   4175s] #WARNING (NRDB-187) Cannot open file .
[09/15 11:09:06   4175s] #WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
[09/15 11:09:07   4175s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/15 11:09:14   4182s] #
[09/15 11:09:14   4182s] #Start Detail Routing..
[09/15 11:09:16   4184s] #   number of violations = 1421
[09/15 11:09:16   4184s] #
[09/15 11:09:16   4184s] #    By Layer and Type :
[09/15 11:09:16   4184s] #	         MetSpc   Totals
[09/15 11:09:16   4184s] #	Metal1     1421     1421
[09/15 11:09:16   4184s] #	Totals     1421     1421
[09/15 11:09:16   4184s] #    number of process antenna violations = 133
[09/15 11:09:16   4184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1758.35 (MB), peak = 1796.82 (MB)
[09/15 11:09:16   4184s] #Complete Detail Routing.
[09/15 11:09:16   4184s] #Total number of nets with non-default rule or having extra spacing = 403
[09/15 11:09:16   4184s] #Total wire length = 2113978 um.
[09/15 11:09:16   4184s] #Total half perimeter of net bounding box = 1944354 um.
[09/15 11:09:16   4184s] #Total wire length on LAYER Metal1 = 0 um.
[09/15 11:09:16   4184s] #Total wire length on LAYER Metal2 = 591533 um.
[09/15 11:09:16   4184s] #Total wire length on LAYER Metal3 = 540336 um.
[09/15 11:09:16   4184s] #Total wire length on LAYER Metal4 = 583407 um.
[09/15 11:09:16   4184s] #Total wire length on LAYER Metal5 = 398703 um.
[09/15 11:09:16   4184s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/15 11:09:16   4184s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/15 11:09:16   4184s] #Total number of vias = 292706
[09/15 11:09:16   4184s] #Up-Via Summary (total 292706):
[09/15 11:09:16   4184s] #           
[09/15 11:09:16   4184s] #-----------------------
[09/15 11:09:16   4184s] # Metal1         141546
[09/15 11:09:16   4184s] # Metal2         100722
[09/15 11:09:16   4184s] # Metal3          38754
[09/15 11:09:16   4184s] # Metal4          11684
[09/15 11:09:16   4184s] #-----------------------
[09/15 11:09:16   4184s] #                292706 
[09/15 11:09:16   4184s] #
[09/15 11:09:16   4184s] #Total number of DRC violations = 1421
[09/15 11:09:16   4184s] #Total number of violations on LAYER Metal1 = 1421
[09/15 11:09:16   4184s] #Total number of violations on LAYER Metal2 = 0
[09/15 11:09:16   4184s] #Total number of violations on LAYER Metal3 = 0
[09/15 11:09:16   4184s] #Total number of violations on LAYER Metal4 = 0
[09/15 11:09:16   4184s] #Total number of violations on LAYER Metal5 = 0
[09/15 11:09:16   4184s] #Total number of violations on LAYER TopMetal1 = 0
[09/15 11:09:16   4184s] #Total number of violations on LAYER TopMetal2 = 0
[09/15 11:09:16   4185s] ### Time Record (Detail Routing) is uninstalled.
[09/15 11:09:16   4185s] #Cpu time = 00:00:13
[09/15 11:09:16   4185s] #Elapsed time = 00:00:13
[09/15 11:09:16   4185s] #Increased memory = 224.39 (MB)
[09/15 11:09:16   4185s] #Total memory = 1732.54 (MB)
[09/15 11:09:16   4185s] #Peak memory = 1796.82 (MB)
[09/15 11:09:16   4185s] ### Time Record (DB Export) is installed.
[09/15 11:09:17   4185s] ### export design design signature (16): route=1035658091 flt_obj=0 vio=1378466455 swire=282492057 shield_wire=1 net_attr=1446619747 dirty_area=537296158, del_dirty_area=0 cell=240579776 placement=485929554 pin_access=2000017879
[09/15 11:09:18   4186s] ### Time Record (DB Export) is uninstalled.
[09/15 11:09:18   4186s] ### Time Record (Post Callback) is installed.
[09/15 11:09:18   4186s] ### Time Record (Post Callback) is uninstalled.
[09/15 11:09:18   4186s] #
[09/15 11:09:18   4186s] #route_fix_signoff_drc statistics:
[09/15 11:09:18   4186s] #Cpu time = 00:00:18
[09/15 11:09:18   4186s] #Elapsed time = 00:00:18
[09/15 11:09:18   4186s] #Increased memory = -12.69 (MB)
[09/15 11:09:18   4186s] #Total memory = 1446.80 (MB)
[09/15 11:09:18   4186s] #Peak memory = 1796.82 (MB)
[09/15 11:09:18   4186s] #Number of warnings = 74
[09/15 11:09:18   4186s] #Total number of warnings = 340
[09/15 11:09:18   4186s] #Number of fails = 0
[09/15 11:09:18   4186s] #Total number of fails = 0
[09/15 11:09:18   4186s] #Complete route_fix_signoff_drc on Mon Sep 15 11:09:18 2025
[09/15 11:09:18   4186s] #
[09/15 11:09:18   4186s] ### import design signature (17): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2000017879
[09/15 11:09:18   4186s] ### Time Record (route_fix_signoff_drc) is uninstalled.
[09/15 11:09:18   4186s] ### 
[09/15 11:09:18   4186s] ###   Scalability Statistics
[09/15 11:09:18   4186s] ### 
[09/15 11:09:18   4186s] ### ------------------------+----------------+----------------+----------------+
[09/15 11:09:18   4186s] ###   route_fix_signoff_drc |        cpu time|    elapsed time|     scalability|
[09/15 11:09:18   4186s] ### ------------------------+----------------+----------------+----------------+
[09/15 11:09:18   4186s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/15 11:09:18   4186s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/15 11:09:18   4186s] ###   DB Import             |        00:00:03|        00:00:03|             1.0|
[09/15 11:09:18   4186s] ###   DB Export             |        00:00:01|        00:00:01|             1.0|
[09/15 11:09:18   4186s] ###   Cell Pin Access       |        00:00:00|        00:00:00|             1.0|
[09/15 11:09:18   4186s] ###   Instance Pin Access   |        00:00:00|        00:00:00|             1.0|
[09/15 11:09:18   4186s] ###   Data Preparation      |        00:00:02|        00:00:02|             1.0|
[09/15 11:09:18   4186s] ###   Detail Routing        |        00:00:10|        00:00:10|             1.0|
[09/15 11:09:18   4186s] ###   Entire Command        |        00:00:18|        00:00:18|             1.0|
[09/15 11:09:18   4186s] ### ------------------------+----------------+----------------+----------------+
[09/15 11:09:18   4186s] ### 
[09/15 11:09:18   4186s] #% End route_fix_signoff_drc (date=09/15 11:09:18, total cpu=0:00:17.6, real=0:00:18.0, peak res=1749.7M, current mem=1446.4M)
[09/15 22:29:26   8276s] <CMD> win
[09/15 22:30:43   8284s] <CMD> zoomBox 38.18300 203.12100 1777.82500 1923.54000
[09/15 22:30:43   8284s] <CMD> zoomBox 158.32400 453.97500 1637.02000 1916.33200
[09/15 22:30:44   8284s] <CMD> zoomBox 386.19400 745.60800 1454.55300 1802.16200
[09/15 22:30:44   8284s] <CMD> zoomBox 613.95700 1040.94100 1270.06400 1689.79800
[09/15 22:30:44   8284s] <CMD> zoomBox 722.59500 1158.96800 1196.63200 1627.76700
[09/15 22:30:45   8285s] <CMD> zoomBox 834.43400 1277.54400 1125.55300 1565.44600
[09/15 22:30:45   8285s] <CMD> zoomBox 861.13300 1305.85100 1108.58400 1550.56800
[09/15 22:30:46   8285s] <CMD> zoomBox 883.82700 1329.91200 1094.16100 1537.92200
[09/15 22:30:46   8285s] <CMD> zoomBox 919.51300 1367.74800 1071.48000 1518.03600
[09/15 22:30:48   8285s] <CMD> zoomBox 883.82400 1329.90900 1094.16100 1537.92200
[09/15 22:30:48   8285s] <CMD> zoomBox 766.06200 1205.05300 1169.00200 1603.54100
[09/15 22:30:49   8285s] <CMD> zoomBox 671.43800 1104.72800 1229.14000 1656.26800
[09/15 22:30:49   8286s] <CMD> selectObject Wire i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/_2075_(1033820,1421420,1034020,1430440)
[09/15 22:30:50   8286s] <CMD> fit
[09/15 22:31:37   8291s] <CMD> win
[09/15 22:32:33   8297s] <CMD> zoomBox 32.81200 209.22700 1511.50800 1671.58400
[09/15 22:32:36   8298s] <CMD> fit
[09/17 01:12:13  18960s] can't read "fp": no such variable
[09/17 01:12:13  18960s] can't read "fp": no such variable
[09/17 01:12:13  18960s] can't read "data": no such variable
[09/17 01:12:16  18960s] can't read "fp": no such variable
[09/17 01:12:16  18960s] can't read "fp": no such variable
[09/17 01:12:16  18960s] can't read "data": no such variable
