<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - MMC1 Question</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">MMC1 Question</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=3&amp;t=5293">http://forums.nesdev.com/viewtopic.php?f=3&amp;t=5293</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>teaguecl</b> [ Thu Jun 11, 2009 3:19 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>MMC1 Question</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I'm curious about the behavior of MMC1, and I was looking at the Nintendulator and Nestopia MMC1 source.  Oddly, I think they differ - which was quite a surprise.  Or maybe I'm not understanding it correctly.  Below is the code from Nintendulator.  
<br />
<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">void&nbsp; &nbsp;MAPINT&nbsp; &nbsp;MMC1_Write &#40;int Bank, int Addr, int Val&#41;<br />&#123;<br />&nbsp; &nbsp;u8 Reg = &#40;Bank &gt;&gt; 1&#41; &amp; 3;<br />&nbsp; &nbsp;if &#40;Val &amp; 0x80&#41;<br />&nbsp; &nbsp;&#123;<br />&nbsp; &nbsp;&nbsp; &nbsp;MMC1.Latch = MMC1.LatchPos = 0;<br />&nbsp; &nbsp;&nbsp; &nbsp;MMC1.Regs&#91;0&#93; |= 0x0C;<br />&nbsp; &nbsp;&nbsp; &nbsp;return;<br />&nbsp; &nbsp;&#125;<br />&nbsp; &nbsp;if &#40;Reg != LastReg&#41;<br />&nbsp; &nbsp;&nbsp; &nbsp;MMC1.Latch = MMC1.LatchPos = 0;<br />&nbsp; &nbsp;LastReg = Reg;<br />&nbsp; &nbsp;MMC1.Latch |= &#40;Val &amp; 1&#41; &lt;&lt; MMC1.LatchPos++;<br />&nbsp; &nbsp;if &#40;MMC1.LatchPos == 5&#41;<br />&nbsp; &nbsp;&#123;<br />&nbsp; &nbsp;&nbsp; &nbsp;MMC1.Regs&#91;Reg&#93; = MMC1.Latch &amp; 0x1F;<br />&nbsp; &nbsp;&nbsp; &nbsp;MMC1.Latch = MMC1.LatchPos = 0;<br />&nbsp; &nbsp;&nbsp; &nbsp;MMC1.Sync&#40;&#41;;<br />&nbsp; &nbsp;&#125;<br />&#125;</div><br /><br />I'm curious about the LastReg variable.  Does this look right?  It seems that it will reset the latch if you write to a different bank from the previous write.  I've never seen any documentation claiming this is the way it works.  In fact our wiki says that the following code is valid for loading the PRG bank reg, but I think it will not work properly on Nintendulator because of this LastReg feature.<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">But because only the fifth write sets the destination register, the following equivalent &#40;if obfuscated&#41; subroutine changes the PRG ROM bank in the same manner:<br /><br />setPRGBank:<br />&nbsp; sta $8765<br />&nbsp; lsr a<br />&nbsp; sta $FACE<br />&nbsp; lsr a<br />&nbsp; sta $BA11<br />&nbsp; lsr a<br />&nbsp; sta $AD2E<br />&nbsp; lsr a<br />&nbsp; sta $EAD5<br />&nbsp; rts<br /></div>
<br />
<br />Any insight into this?  Am I not understanding the Nintendulator code, or is Nestopia and the wiki incorrect?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Thu Jun 11, 2009 3:26 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />- I have two guesses: <em>empirical code</em> or <em>bus conflicts</em>.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Disch</b> [ Thu Jun 11, 2009 5:27 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Nintendulator employs a hack to make Bill &amp; Ted work.  This is not how the hardware works.
<br />
<br />Bill &amp; Ted does an ugly bit of code to reset the mapper:
<br />
<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">INC $FFFF<br /></div>
<br />
<br />where $FFFF contains $FF when read.  This writes $FF then $00 to address $FFFF.  However only the write of $FF should be acknowledged (apparently writes that are too close together are ignored).  If the write of $00 is acknowleged, then the game breaks because the register writes get all out of whack.
<br />
<br />Instead of checking the timestamp of the write vs. the timestamp of the previous write (which is how it should be done), Nintendulator employs a hack which just resets the shift reg if a different address was written to.
<br />
<br />So basically yeah.  Nintendulator is wrong.  NEStopia and the wiki are right.  Bill &amp; Ted's is dumb.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>teaguecl</b> [ Fri Jun 12, 2009 4:04 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Thanks Disch, that's exactly what I needed to know.  A couple of followup questions though:
<br />1. Why does INC $FFFF cause two writes?  I would think just one read, then an increment, and one write of $00 to $FFFF.
<br />2. any idea how far apart in time the writes need to be in order for them both to get acknowledged?  I'm doing some MMC1 hardware work and this timing constraint would be helpful.  It looks like the Nestopia source code might have the answer to this one.
<br />
<br />Thanks everyone

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Disch</b> [ Fri Jun 12, 2009 4:26 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />1)  See 6502_cpu.txt -- it outlines the reads/writes for every cycle of every instruction.  RMW Absolute performs two writes.  I couldn't tell you why they chose to do an additional write instead of a read.
<br />
<br />2)  No idea.  I suppose the exact time difference doesn't really matter.  All we really know is it's &gt; 1 cycle and &lt;= 4 cycles.
<br />
<br />I have it emulated as 2 CPU cycles.  This way RMW instructions will only perform the first (pre-modified) value, but two side-by-side STAs will work normally.  I'd wager NEStopia does something similar.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>cpow</b> [ Sun Jun 14, 2009 8:04 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">Disch wrote:</div><div class="quotecontent">1)  See 6502_cpu.txt -- it outlines the reads/writes for every cycle of every instruction.  RMW Absolute performs two writes.  I couldn't tell you why they chose to do an additional write instead of a read.<br /></div>
<br />So basically if your emulator is not cycle-accurate you will need to inherit the MMC1 hack in order to get one known game to work?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Disch</b> [ Sun Jun 14, 2009 8:34 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />not necessarily.  You can have instruction level accuracy and still have it work without this hack, as long as your CPU performs both writes.
<br />
<br />2 writes in same instruction = only use the first one
<br />1 write in instruction = use it
<br />
<br />
<br />If your CPU only performs the second write, or you have absolutly no way to check the timestamp or current instruction from your write handler -- then yeah you're kind of screwed.

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>