QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
Start time: 17:48:44 on Mar 24,2023
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/control/control.vhd proj/src/RegFile/mux_32t1_32b.vhd proj/src/RegFile/reg_N.vhd proj/src/RegFile/dffg.vhd proj/src/RegFile/reg_file.vhd proj/src/RegFile/decoder_5t32.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/branch/branch.vhd proj/src/prefetch/prefetch.vhd proj/src/prefetch/program_counter.vhd proj/src/ALU/mux2t1_N.vhd proj/src/ALU/full_adder.vhd proj/src/ALU/ALU.vhd proj/src/ALU/logic.vhd proj/src/ALU/invg.vhd proj/src/ALU/adder_subber.vhd proj/src/ALU/ripple_adder.vhd proj/src/ALU/ones_comp.vhd proj/src/ALU/shift.vhd proj/src/extender/extend_16t32.vhd proj/src/BufferReg/DMEM_WB_BufferReg.vhd proj/src/BufferReg/reg_N_buff.vhd proj/src/BufferReg/ID_EX_BufferReg.vhd proj/src/BufferReg/EX_DMEM_BufferReg.vhd proj/src/BufferReg/IF_ID_BufferReg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(16): (vcom-1615) Existing package 'MIPS_types' at line 16 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(32): (vcom-1615) Existing package body 'MIPS_types(body)' at line 32 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity control
-- Compiling architecture dataflow of control
-- Loading package MIPS_types
-- Compiling entity mux_32t1_32b
-- Compiling architecture dataflow of mux_32t1_32b
-- Compiling entity reg_N
-- Compiling architecture structural of reg_N
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity reg_file
-- Compiling architecture structural of reg_file
-- Compiling entity decoder_5t32
-- Compiling architecture dataflow of decoder_5t32
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity MIPS_Processor
-- Compiling architecture mixed of MIPS_Processor
-- Compiling entity branch
-- Compiling architecture structural of branch
-- Compiling entity prefetch
-- Compiling architecture mixed of prefetch
** Error (suppressible): proj/src/prefetch/prefetch.vhd(107): (vcom-1339) Selected signal assignment choices cover only 4 out of 81 cases.
** Note: proj/src/prefetch/prefetch.vhd(117): VHDL Compiler exiting
End time: 17:48:44 on Mar 24,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 2
