
*** Running vivado
    with args -log design_1_prbs_axis_master_32_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_prbs_axis_master_32_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb 22 11:59:13 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_prbs_axis_master_32_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/DAT096/vivado-library-zmod-v2-2019.1-2/vivado-library-zmod-v2-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Progs/Xilinx/Vivado/2024.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 369.188 ; gain = 1.949
Command: synth_design -top design_1_prbs_axis_master_32_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1089.758 ; gain = 466.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_prbs_axis_master_32_0_0' [z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_prbs_axis_master_32_0_0/synth/design_1_prbs_axis_master_32_0_0.vhd:66]
	Parameter DAC_WIDTH bound to: 14 - type: integer 
	Parameter MID_CODE bound to: 8192 - type: integer 
	Parameter AMP_CODE bound to: 2500 - type: integer 
	Parameter SEED bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'prbs_axis_master_32' declared at 'Z:/DAT096/signal generator/project_2/project_2.srcs/sources_1/new/prbs_axis_master_32.vhd:5' bound to instance 'U0' of component 'prbs_axis_master_32' [z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_prbs_axis_master_32_0_0/synth/design_1_prbs_axis_master_32_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'prbs_axis_master_32' [Z:/DAT096/signal generator/project_2/project_2.srcs/sources_1/new/prbs_axis_master_32.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Signal_generator' [Z:/DAT096/signal generator/project_2/project_2.srcs/sources_1/new/signal_generator.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Signal_generator' (0#1) [Z:/DAT096/signal generator/project_2/project_2.srcs/sources_1/new/signal_generator.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'prbs_axis_master_32' (0#1) [Z:/DAT096/signal generator/project_2/project_2.srcs/sources_1/new/prbs_axis_master_32.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_prbs_axis_master_32_0_0' (0#1) [z:/DAT096/signal generator/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_prbs_axis_master_32_0_0/synth/design_1_prbs_axis_master_32_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1196.352 ; gain = 572.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1196.352 ; gain = 572.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1196.352 ; gain = 572.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1196.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1261.836 ; gain = 0.035
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.836 ; gain = 638.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.836 ; gain = 638.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.836 ; gain = 638.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.836 ; gain = 638.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input   14 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_prbs_axis_master_32_0_0 has port m_axis_tvalid driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1261.836 ; gain = 638.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1395.934 ; gain = 772.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1395.934 ; gain = 772.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1405.984 ; gain = 782.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.688 ; gain = 998.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.688 ; gain = 998.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.688 ; gain = 998.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.688 ; gain = 998.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.688 ; gain = 998.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.688 ; gain = 998.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     2|
|3     |LUT4 |     2|
|4     |LUT6 |     2|
|5     |FDRE |    17|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.688 ; gain = 998.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1622.688 ; gain = 933.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.688 ; gain = 998.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1625.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ee662704
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.707 ; gain = 1228.512
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1625.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/DAT096/signal generator/project_2/project_2.runs/design_1_prbs_axis_master_32_0_0_synth_1/design_1_prbs_axis_master_32_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_prbs_axis_master_32_0_0_utilization_synth.rpt -pb design_1_prbs_axis_master_32_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 22 11:59:49 2026...
