// Seed: 1562167364
module module_0;
endmodule
module module_1 #(
    parameter id_15 = 32'd60,
    parameter id_5  = 32'd90
) (
    input uwire id_0,
    output wire id_1,
    input wor id_2,
    input tri id_3,
    input uwire id_4,
    input wand _id_5,
    input wire id_6,
    input tri0 id_7,
    output supply0 id_8,
    output wand id_9,
    output wire id_10
    , _id_15,
    output tri1 id_11,
    input wor id_12,
    input wor id_13
);
  logic id_16[{  (  id_15  )  {  -1  }  }  &  id_5 : -1];
  module_0 modCall_1 ();
  logic [-1 : 1] id_17;
  ;
endmodule
