# ğŸš€ Week 0: Tool Installation & Setup

Welcome aboard my RISC-V tapeout journey!  
This Week 0 marks the foundation of my digital design environmentâ€”where simulation meets synthesis.  
Whether you're a fellow explorer or just curious, this guide walks you through the essential tools I installed to kickstart RTL development.

---

## ğŸŒŸ Week 0 Milestones

- ğŸ“ Created this GitHub repository to document my tapeout progress  
- ğŸ¥ Summarized the kickoff video and outlined program goals  
- ğŸ§° Installed core tools for RTL simulation, synthesis, and waveform analysis  
- ğŸ§ª Verified system configuration and tool versions  
- ğŸ“¸ Captured screenshots for reproducibility and clarity  

All steps are documented with visuals to help others replicate the setup with confidence.

---

## ğŸ–¥ï¸ System Requirements

| Component     | Minimum Requirement         |
|---------------|-----------------------------|
| ğŸ’¾ RAM         | 6 GB                        |
| ğŸ—„ï¸ Storage     | 50 GB HDD                   |
| ğŸ§  CPU         | 4 vCPU                      |
| ğŸ§ OS          | Ubuntu 20.04 or higher      |

---

## ğŸ”§ Tools Installed

| ğŸ› ï¸ Tool            | ğŸ” Purpose                  | âœ… Status       |
|--------------------|-----------------------------|----------------|
| **Yosys**           | RTL synthesis               | âœ… Installed    |
| **Icarus Verilog**  | Verilog simulation          | âœ… Installed    |
| **GTKWave**         | Waveform visualization      | âœ… Installed    |

---

## ğŸ“¦ Installation Guide

### ğŸ”¹ Yosys â€“ Synthesis Tool

Yosys is an open-source tool used to convert Verilog RTL (Register Transfer Level) code into gate-level netlists. It supports a wide range of synthesis targets including ASIC and FPGA flows.

**Key Features:**
- Parses and elaborates Verilog designs
- Performs logic optimization and technology mapping
- Generates netlists compatible with backend tools like OpenROAD or commercial P&R tools
- Supports formal verification and linting

**Why Itâ€™s Important:**
Yosys bridges the gap between high-level design and physical implementation. Itâ€™s the first step toward turning your Verilog into real silicon.

```bash
sudo apt update
sudo apt install yosys
```
**Check version:**
```bash
yosys -version
```
![Image Alt](https://github.com/gitARRhub/India_RISC-V_Chip_Tapeout/blob/main/Week-0/Images/yosys%20installed.png?raw=true)
 
---

### ğŸ”¹ Icarus Verilog â€“ Simulation Engine

Icarus Verilog (iverilog) is a compiler and simulator for Verilog HDL. It compiles your design and testbench into an executable simulation model.

**Key Features:**
- Supports behavioral and RTL-level simulation
- Generates `.vcd` (Value Change Dump) files for waveform analysis
- Compatible with GTKWave for visual debugging
- Lightweight and easy to integrate into CI workflows

**Why Itâ€™s Important:**
Simulation is critical for verifying logic before synthesis. Icarus helps catch bugs early, validate functionality, and ensure your design behaves as expected.

```bash
sudo apt install iverilog
```
**Check version:**
```bash
iverilog -v
```
 ![Image Alt](https://github.com/gitARRhub/India_RISC-V_Chip_Tapeout/blob/main/Week-0/Images/iverilog%20installed.png?raw=true)
---

### ğŸ”¹ GTKWave â€“ Waveform Viewer

GTKWave is a graphical tool used to visualize simulation outputs. It reads `.vcd` files generated by simulators like Icarus Verilog and displays signal transitions over time.

**Key Features:**
- Interactive GUI for waveform navigation
- Supports multiple formats: `.vcd`, `.lxt`, `.fst`
- Allows zooming, signal grouping, and marker placement
- Useful for debugging timing issues and signal behavior

**Why Itâ€™s Important:**
GTKWave turns raw simulation data into visual insights. It helps you understand how signals evolve, spot glitches, and debug complex interactions.

```bash
sudo apt install gtkwave
```
**Check version:**
```bash
gtkwave -version
```
**Launch GUI:**
```bash
gtkwave
```

 ![Image Alt](https://github.com/gitARRhub/India_RISC-V_Chip_Tapeout/blob/main/Week-0/Images/gtk%20installed.png?raw=true)
---
