// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// config
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of status_rowNum
//        bit 31~0 - status_rowNum[31:0] (Read)
// 0x14 : Data signal of status_rowNum
//        bit 31~0 - status_rowNum[63:32] (Read)
// 0x18 : Control signal of status_rowNum
//        bit 0  - status_rowNum_ap_vld (Read/COR)
//        others - reserved
// 0x1c : Data signal of status_colNum
//        bit 31~0 - status_colNum[31:0] (Read)
// 0x20 : Data signal of status_colNum
//        bit 31~0 - status_colNum[63:32] (Read)
// 0x24 : Control signal of status_colNum
//        bit 0  - status_colNum_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XEVMUXDATATOXYTSSTREAM_CONFIG_ADDR_STATUS_ROWNUM_DATA 0x10
#define XEVMUXDATATOXYTSSTREAM_CONFIG_BITS_STATUS_ROWNUM_DATA 64
#define XEVMUXDATATOXYTSSTREAM_CONFIG_ADDR_STATUS_ROWNUM_CTRL 0x18
#define XEVMUXDATATOXYTSSTREAM_CONFIG_ADDR_STATUS_COLNUM_DATA 0x1c
#define XEVMUXDATATOXYTSSTREAM_CONFIG_BITS_STATUS_COLNUM_DATA 64
#define XEVMUXDATATOXYTSSTREAM_CONFIG_ADDR_STATUS_COLNUM_CTRL 0x24

