# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../midterm.srcs/sources_1/new/Q5_design.vhd" \
"../../../../midterm.srcs/sim_1/new/Q5_tb.vhd" \

# Do not sort compile order
nosort
