// Seed: 1358507559
module module_0 (
    input tri id_0
    , id_2
);
endmodule
module module_1 #(
    parameter id_13 = 32'd32,
    parameter id_5  = 32'd55,
    parameter id_8  = 32'd94
) (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    output wor id_4,
    input uwire _id_5,
    input tri id_6,
    input tri id_7,
    output supply0 _id_8,
    input uwire id_9,
    output wand id_10,
    output supply0 id_11,
    output supply0 id_12,
    input supply1 _id_13
);
  logic [id_13 : id_8] id_15;
  assign id_8 = id_15;
  wire id_16;
  wire [id_5 : -1] id_17;
  wire id_18;
  ;
  module_0 modCall_1 (id_6);
endmodule
