// Seed: 380896277
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri id_2,
    output supply1 id_3,
    input uwire id_4,
    output wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    output logic id_10,
    output logic id_11
);
  for (id_13 = id_13; id_6; id_11 = 1 == 1) begin : LABEL_0
    always id_10 <= id_8;
  end
  logic id_14;
  assign id_5 = 1 + -1 - id_0;
  wire id_15;
  assign id_13 = id_4;
  wire id_16;
  assign id_14 = id_15;
  wire id_17;
  assign id_16 = id_9;
  wire id_18;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output logic id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    input wor id_6,
    output supply1 id_7,
    input supply0 id_8
    , id_10
);
  assign id_1 = id_6;
  logic [-1 : 1] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_8,
      id_7,
      id_5,
      id_7,
      id_4,
      id_6,
      id_5,
      id_0,
      id_2,
      id_2
  );
  wire id_13;
  assign id_13 = id_10[-1 : 1];
  assign id_11 = id_1++;
  wire id_14;
  logic [-1 : 1] id_15;
  ;
  final begin : LABEL_0
    id_2 = id_14;
    `define pp_16 0
  end
endmodule
