    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Pin_Matrix_Switch_ISR_Time
Pin_Matrix_Switch_ISR_Time__0__MASK EQU 0x20
Pin_Matrix_Switch_ISR_Time__0__PC EQU CYREG_PRT1_PC5
Pin_Matrix_Switch_ISR_Time__0__PORT EQU 1
Pin_Matrix_Switch_ISR_Time__0__SHIFT EQU 5
Pin_Matrix_Switch_ISR_Time__AG EQU CYREG_PRT1_AG
Pin_Matrix_Switch_ISR_Time__AMUX EQU CYREG_PRT1_AMUX
Pin_Matrix_Switch_ISR_Time__BIE EQU CYREG_PRT1_BIE
Pin_Matrix_Switch_ISR_Time__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Matrix_Switch_ISR_Time__BYP EQU CYREG_PRT1_BYP
Pin_Matrix_Switch_ISR_Time__CTL EQU CYREG_PRT1_CTL
Pin_Matrix_Switch_ISR_Time__DM0 EQU CYREG_PRT1_DM0
Pin_Matrix_Switch_ISR_Time__DM1 EQU CYREG_PRT1_DM1
Pin_Matrix_Switch_ISR_Time__DM2 EQU CYREG_PRT1_DM2
Pin_Matrix_Switch_ISR_Time__DR EQU CYREG_PRT1_DR
Pin_Matrix_Switch_ISR_Time__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Matrix_Switch_ISR_Time__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Matrix_Switch_ISR_Time__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Matrix_Switch_ISR_Time__MASK EQU 0x20
Pin_Matrix_Switch_ISR_Time__PORT EQU 1
Pin_Matrix_Switch_ISR_Time__PRT EQU CYREG_PRT1_PRT
Pin_Matrix_Switch_ISR_Time__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Matrix_Switch_ISR_Time__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Matrix_Switch_ISR_Time__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Matrix_Switch_ISR_Time__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Matrix_Switch_ISR_Time__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Matrix_Switch_ISR_Time__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Matrix_Switch_ISR_Time__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Matrix_Switch_ISR_Time__PS EQU CYREG_PRT1_PS
Pin_Matrix_Switch_ISR_Time__SHIFT EQU 5
Pin_Matrix_Switch_ISR_Time__SLW EQU CYREG_PRT1_SLW

; Pin_Soft_Filter_Time
Pin_Soft_Filter_Time__0__MASK EQU 0x10
Pin_Soft_Filter_Time__0__PC EQU CYREG_PRT1_PC4
Pin_Soft_Filter_Time__0__PORT EQU 1
Pin_Soft_Filter_Time__0__SHIFT EQU 4
Pin_Soft_Filter_Time__AG EQU CYREG_PRT1_AG
Pin_Soft_Filter_Time__AMUX EQU CYREG_PRT1_AMUX
Pin_Soft_Filter_Time__BIE EQU CYREG_PRT1_BIE
Pin_Soft_Filter_Time__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Soft_Filter_Time__BYP EQU CYREG_PRT1_BYP
Pin_Soft_Filter_Time__CTL EQU CYREG_PRT1_CTL
Pin_Soft_Filter_Time__DM0 EQU CYREG_PRT1_DM0
Pin_Soft_Filter_Time__DM1 EQU CYREG_PRT1_DM1
Pin_Soft_Filter_Time__DM2 EQU CYREG_PRT1_DM2
Pin_Soft_Filter_Time__DR EQU CYREG_PRT1_DR
Pin_Soft_Filter_Time__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Soft_Filter_Time__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Soft_Filter_Time__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Soft_Filter_Time__MASK EQU 0x10
Pin_Soft_Filter_Time__PORT EQU 1
Pin_Soft_Filter_Time__PRT EQU CYREG_PRT1_PRT
Pin_Soft_Filter_Time__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Soft_Filter_Time__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Soft_Filter_Time__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Soft_Filter_Time__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Soft_Filter_Time__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Soft_Filter_Time__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Soft_Filter_Time__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Soft_Filter_Time__PS EQU CYREG_PRT1_PS
Pin_Soft_Filter_Time__SHIFT EQU 4
Pin_Soft_Filter_Time__SLW EQU CYREG_PRT1_SLW

; VDAC8_Debug_viDAC8
VDAC8_Debug_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_Debug_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_Debug_viDAC8__D EQU CYREG_DAC3_D
VDAC8_Debug_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_Debug_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_Debug_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_Debug_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_Debug_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_Debug_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_Debug_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_Debug_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_Debug_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_Debug_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_Debug_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_Debug_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_Debug_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_Debug_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_Debug_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_Debug_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_Debug_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_Debug_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_Debug_viDAC8__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC3_TR
VDAC8_Debug_viDAC8__TST EQU CYREG_DAC3_TST

; ADC_SAR_A_ADC_SAR
ADC_SAR_A_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_A_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_A_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_A_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_A_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_A_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_A_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_A_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_A_ADC_SAR__CSR7 EQU CYREG_SAR0_CSR7
ADC_SAR_A_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_A_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_A_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_A_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_A_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_A_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_A_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_A_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_A_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_A_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_A_ADC_SAR__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR0
ADC_SAR_A_ADC_SAR__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR1
ADC_SAR_A_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_A_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_A_theACLK
ADC_SAR_A_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_A_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_A_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_A_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_A_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_A_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_A_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_A_theACLK__PM_STBY_MSK EQU 0x02

; ADC_SAR_B_ADC_SAR
ADC_SAR_B_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_B_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_B_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_B_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_B_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_B_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_B_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_B_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_B_ADC_SAR__CSR7 EQU CYREG_SAR1_CSR7
ADC_SAR_B_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_B_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_B_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_B_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_B_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_B_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_B_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_B_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_B_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_B_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_B_ADC_SAR__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_SAR1_TR0
ADC_SAR_B_ADC_SAR__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_SAR1_TR1
ADC_SAR_B_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_B_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_B_theACLK
ADC_SAR_B_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_B_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_B_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_B_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_B_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_B_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_B_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_B_theACLK__PM_STBY_MSK EQU 0x01

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x10000000
USBUART_bus_reset__INTC_NUMBER EQU 28
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_28
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_Signal_Out
Clock_Signal_Out__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_Signal_Out__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_Signal_Out__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_Signal_Out__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Signal_Out__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Signal_Out__PM_ACT_MSK EQU 0x04
Clock_Signal_Out__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Signal_Out__PM_STBY_MSK EQU 0x04

; ISR_Debug_Fast_2
ISR_Debug_Fast_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Debug_Fast_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Debug_Fast_2__INTC_MASK EQU 0x01
ISR_Debug_Fast_2__INTC_NUMBER EQU 0
ISR_Debug_Fast_2__INTC_PRIOR_NUM EQU 7
ISR_Debug_Fast_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_Debug_Fast_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Debug_Fast_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Opamp_Debug_ABuf
Opamp_Debug_ABuf__CR EQU CYREG_ABUF3_CR
Opamp_Debug_ABuf__MX EQU CYREG_ABUF3_MX
Opamp_Debug_ABuf__NPUMP_ABUF_TR0 EQU CYREG_NPUMP_ABUF_TR0
Opamp_Debug_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_Debug_ABuf__PM_ACT_MSK EQU 0x08
Opamp_Debug_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_Debug_ABuf__PM_STBY_MSK EQU 0x08
Opamp_Debug_ABuf__RSVD EQU CYREG_ABUF3_RSVD
Opamp_Debug_ABuf__SW EQU CYREG_ABUF3_SW
Opamp_Debug_ABuf__TR0 EQU CYREG_ABUF3_TR0
Opamp_Debug_ABuf__TR1 EQU CYREG_ABUF3_TR1

; Pin_Opamp_A_plus
Pin_Opamp_A_plus__0__MASK EQU 0x10
Pin_Opamp_A_plus__0__PC EQU CYREG_PRT0_PC4
Pin_Opamp_A_plus__0__PORT EQU 0
Pin_Opamp_A_plus__0__SHIFT EQU 4
Pin_Opamp_A_plus__AG EQU CYREG_PRT0_AG
Pin_Opamp_A_plus__AMUX EQU CYREG_PRT0_AMUX
Pin_Opamp_A_plus__BIE EQU CYREG_PRT0_BIE
Pin_Opamp_A_plus__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Opamp_A_plus__BYP EQU CYREG_PRT0_BYP
Pin_Opamp_A_plus__CTL EQU CYREG_PRT0_CTL
Pin_Opamp_A_plus__DM0 EQU CYREG_PRT0_DM0
Pin_Opamp_A_plus__DM1 EQU CYREG_PRT0_DM1
Pin_Opamp_A_plus__DM2 EQU CYREG_PRT0_DM2
Pin_Opamp_A_plus__DR EQU CYREG_PRT0_DR
Pin_Opamp_A_plus__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Opamp_A_plus__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Opamp_A_plus__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Opamp_A_plus__PORT EQU 0
Pin_Opamp_A_plus__PRT EQU CYREG_PRT0_PRT
Pin_Opamp_A_plus__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Opamp_A_plus__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Opamp_A_plus__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Opamp_A_plus__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Opamp_A_plus__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Opamp_A_plus__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Opamp_A_plus__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Opamp_A_plus__PS EQU CYREG_PRT0_PS
Pin_Opamp_A_plus__SLW EQU CYREG_PRT0_SLW

; Pin_Opamp_B_plus
Pin_Opamp_B_plus__0__MASK EQU 0x04
Pin_Opamp_B_plus__0__PC EQU CYREG_PRT0_PC2
Pin_Opamp_B_plus__0__PORT EQU 0
Pin_Opamp_B_plus__0__SHIFT EQU 2
Pin_Opamp_B_plus__AG EQU CYREG_PRT0_AG
Pin_Opamp_B_plus__AMUX EQU CYREG_PRT0_AMUX
Pin_Opamp_B_plus__BIE EQU CYREG_PRT0_BIE
Pin_Opamp_B_plus__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Opamp_B_plus__BYP EQU CYREG_PRT0_BYP
Pin_Opamp_B_plus__CTL EQU CYREG_PRT0_CTL
Pin_Opamp_B_plus__DM0 EQU CYREG_PRT0_DM0
Pin_Opamp_B_plus__DM1 EQU CYREG_PRT0_DM1
Pin_Opamp_B_plus__DM2 EQU CYREG_PRT0_DM2
Pin_Opamp_B_plus__DR EQU CYREG_PRT0_DR
Pin_Opamp_B_plus__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Opamp_B_plus__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Opamp_B_plus__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Opamp_B_plus__PORT EQU 0
Pin_Opamp_B_plus__PRT EQU CYREG_PRT0_PRT
Pin_Opamp_B_plus__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Opamp_B_plus__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Opamp_B_plus__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Opamp_B_plus__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Opamp_B_plus__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Opamp_B_plus__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Opamp_B_plus__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Opamp_B_plus__PS EQU CYREG_PRT0_PS
Pin_Opamp_B_plus__SLW EQU CYREG_PRT0_SLW

; Opamp_Vref_ABuf
Opamp_Vref_ABuf__CR EQU CYREG_ABUF1_CR
Opamp_Vref_ABuf__MX EQU CYREG_ABUF1_MX
Opamp_Vref_ABuf__NPUMP_ABUF_TR0 EQU CYREG_NPUMP_ABUF_TR0
Opamp_Vref_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_Vref_ABuf__PM_ACT_MSK EQU 0x02
Opamp_Vref_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_Vref_ABuf__PM_STBY_MSK EQU 0x02
Opamp_Vref_ABuf__RSVD EQU CYREG_ABUF1_RSVD
Opamp_Vref_ABuf__SW EQU CYREG_ABUF1_SW
Opamp_Vref_ABuf__TR0 EQU CYREG_ABUF1_TR0
Opamp_Vref_ABuf__TR1 EQU CYREG_ABUF1_TR1

; PGA_Stage1_A_SC
PGA_Stage1_A_SC__BST EQU CYREG_SC2_BST
PGA_Stage1_A_SC__CLK EQU CYREG_SC2_CLK
PGA_Stage1_A_SC__CR0 EQU CYREG_SC2_CR0
PGA_Stage1_A_SC__CR1 EQU CYREG_SC2_CR1
PGA_Stage1_A_SC__CR2 EQU CYREG_SC2_CR2
PGA_Stage1_A_SC__MSK EQU CYREG_SC_MSK
PGA_Stage1_A_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_Stage1_A_SC__PM_ACT_MSK EQU 0x02
PGA_Stage1_A_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_Stage1_A_SC__PM_STBY_MSK EQU 0x02
PGA_Stage1_A_SC__SR EQU CYREG_SC_SR
PGA_Stage1_A_SC__SW0 EQU CYREG_SC2_SW0
PGA_Stage1_A_SC__SW10 EQU CYREG_SC2_SW10
PGA_Stage1_A_SC__SW2 EQU CYREG_SC2_SW2
PGA_Stage1_A_SC__SW3 EQU CYREG_SC2_SW3
PGA_Stage1_A_SC__SW4 EQU CYREG_SC2_SW4
PGA_Stage1_A_SC__SW6 EQU CYREG_SC2_SW6
PGA_Stage1_A_SC__SW7 EQU CYREG_SC2_SW7
PGA_Stage1_A_SC__SW8 EQU CYREG_SC2_SW8

; PGA_Stage1_B_SC
PGA_Stage1_B_SC__BST EQU CYREG_SC1_BST
PGA_Stage1_B_SC__CLK EQU CYREG_SC1_CLK
PGA_Stage1_B_SC__CR0 EQU CYREG_SC1_CR0
PGA_Stage1_B_SC__CR1 EQU CYREG_SC1_CR1
PGA_Stage1_B_SC__CR2 EQU CYREG_SC1_CR2
PGA_Stage1_B_SC__MSK EQU CYREG_SC_MSK
PGA_Stage1_B_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_Stage1_B_SC__PM_ACT_MSK EQU 0x04
PGA_Stage1_B_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_Stage1_B_SC__PM_STBY_MSK EQU 0x04
PGA_Stage1_B_SC__SR EQU CYREG_SC_SR
PGA_Stage1_B_SC__SW0 EQU CYREG_SC1_SW0
PGA_Stage1_B_SC__SW10 EQU CYREG_SC1_SW10
PGA_Stage1_B_SC__SW2 EQU CYREG_SC1_SW2
PGA_Stage1_B_SC__SW3 EQU CYREG_SC1_SW3
PGA_Stage1_B_SC__SW4 EQU CYREG_SC1_SW4
PGA_Stage1_B_SC__SW6 EQU CYREG_SC1_SW6
PGA_Stage1_B_SC__SW7 EQU CYREG_SC1_SW7
PGA_Stage1_B_SC__SW8 EQU CYREG_SC1_SW8

; PGA_Stage2_A_SC
PGA_Stage2_A_SC__BST EQU CYREG_SC0_BST
PGA_Stage2_A_SC__CLK EQU CYREG_SC0_CLK
PGA_Stage2_A_SC__CR0 EQU CYREG_SC0_CR0
PGA_Stage2_A_SC__CR1 EQU CYREG_SC0_CR1
PGA_Stage2_A_SC__CR2 EQU CYREG_SC0_CR2
PGA_Stage2_A_SC__MSK EQU CYREG_SC_MSK
PGA_Stage2_A_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_Stage2_A_SC__PM_ACT_MSK EQU 0x01
PGA_Stage2_A_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_Stage2_A_SC__PM_STBY_MSK EQU 0x01
PGA_Stage2_A_SC__SR EQU CYREG_SC_SR
PGA_Stage2_A_SC__SW0 EQU CYREG_SC0_SW0
PGA_Stage2_A_SC__SW10 EQU CYREG_SC0_SW10
PGA_Stage2_A_SC__SW2 EQU CYREG_SC0_SW2
PGA_Stage2_A_SC__SW3 EQU CYREG_SC0_SW3
PGA_Stage2_A_SC__SW4 EQU CYREG_SC0_SW4
PGA_Stage2_A_SC__SW6 EQU CYREG_SC0_SW6
PGA_Stage2_A_SC__SW7 EQU CYREG_SC0_SW7
PGA_Stage2_A_SC__SW8 EQU CYREG_SC0_SW8

; PGA_Stage2_B_SC
PGA_Stage2_B_SC__BST EQU CYREG_SC3_BST
PGA_Stage2_B_SC__CLK EQU CYREG_SC3_CLK
PGA_Stage2_B_SC__CR0 EQU CYREG_SC3_CR0
PGA_Stage2_B_SC__CR1 EQU CYREG_SC3_CR1
PGA_Stage2_B_SC__CR2 EQU CYREG_SC3_CR2
PGA_Stage2_B_SC__MSK EQU CYREG_SC_MSK
PGA_Stage2_B_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_Stage2_B_SC__PM_ACT_MSK EQU 0x08
PGA_Stage2_B_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_Stage2_B_SC__PM_STBY_MSK EQU 0x08
PGA_Stage2_B_SC__SR EQU CYREG_SC_SR
PGA_Stage2_B_SC__SW0 EQU CYREG_SC3_SW0
PGA_Stage2_B_SC__SW10 EQU CYREG_SC3_SW10
PGA_Stage2_B_SC__SW2 EQU CYREG_SC3_SW2
PGA_Stage2_B_SC__SW3 EQU CYREG_SC3_SW3
PGA_Stage2_B_SC__SW4 EQU CYREG_SC3_SW4
PGA_Stage2_B_SC__SW6 EQU CYREG_SC3_SW6
PGA_Stage2_B_SC__SW7 EQU CYREG_SC3_SW7
PGA_Stage2_B_SC__SW8 EQU CYREG_SC3_SW8

; Pin_Opamp_A_out
Pin_Opamp_A_out__0__MASK EQU 0x01
Pin_Opamp_A_out__0__PC EQU CYREG_PRT0_PC0
Pin_Opamp_A_out__0__PORT EQU 0
Pin_Opamp_A_out__0__SHIFT EQU 0
Pin_Opamp_A_out__AG EQU CYREG_PRT0_AG
Pin_Opamp_A_out__AMUX EQU CYREG_PRT0_AMUX
Pin_Opamp_A_out__BIE EQU CYREG_PRT0_BIE
Pin_Opamp_A_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Opamp_A_out__BYP EQU CYREG_PRT0_BYP
Pin_Opamp_A_out__CTL EQU CYREG_PRT0_CTL
Pin_Opamp_A_out__DM0 EQU CYREG_PRT0_DM0
Pin_Opamp_A_out__DM1 EQU CYREG_PRT0_DM1
Pin_Opamp_A_out__DM2 EQU CYREG_PRT0_DM2
Pin_Opamp_A_out__DR EQU CYREG_PRT0_DR
Pin_Opamp_A_out__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Opamp_A_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Opamp_A_out__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Opamp_A_out__PORT EQU 0
Pin_Opamp_A_out__PRT EQU CYREG_PRT0_PRT
Pin_Opamp_A_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Opamp_A_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Opamp_A_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Opamp_A_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Opamp_A_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Opamp_A_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Opamp_A_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Opamp_A_out__PS EQU CYREG_PRT0_PS
Pin_Opamp_A_out__SLW EQU CYREG_PRT0_SLW

; Pin_Opamp_B_out
Pin_Opamp_B_out__0__MASK EQU 0x02
Pin_Opamp_B_out__0__PC EQU CYREG_PRT0_PC1
Pin_Opamp_B_out__0__PORT EQU 0
Pin_Opamp_B_out__0__SHIFT EQU 1
Pin_Opamp_B_out__AG EQU CYREG_PRT0_AG
Pin_Opamp_B_out__AMUX EQU CYREG_PRT0_AMUX
Pin_Opamp_B_out__BIE EQU CYREG_PRT0_BIE
Pin_Opamp_B_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Opamp_B_out__BYP EQU CYREG_PRT0_BYP
Pin_Opamp_B_out__CTL EQU CYREG_PRT0_CTL
Pin_Opamp_B_out__DM0 EQU CYREG_PRT0_DM0
Pin_Opamp_B_out__DM1 EQU CYREG_PRT0_DM1
Pin_Opamp_B_out__DM2 EQU CYREG_PRT0_DM2
Pin_Opamp_B_out__DR EQU CYREG_PRT0_DR
Pin_Opamp_B_out__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Opamp_B_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Opamp_B_out__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Opamp_B_out__PORT EQU 0
Pin_Opamp_B_out__PRT EQU CYREG_PRT0_PRT
Pin_Opamp_B_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Opamp_B_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Opamp_B_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Opamp_B_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Opamp_B_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Opamp_B_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Opamp_B_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Opamp_B_out__PS EQU CYREG_PRT0_PS
Pin_Opamp_B_out__SLW EQU CYREG_PRT0_SLW

; Pin_Signal_In_A
Pin_Signal_In_A__0__MASK EQU 0x08
Pin_Signal_In_A__0__PC EQU CYREG_PRT0_PC3
Pin_Signal_In_A__0__PORT EQU 0
Pin_Signal_In_A__0__SHIFT EQU 3
Pin_Signal_In_A__AG EQU CYREG_PRT0_AG
Pin_Signal_In_A__AMUX EQU CYREG_PRT0_AMUX
Pin_Signal_In_A__BIE EQU CYREG_PRT0_BIE
Pin_Signal_In_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Signal_In_A__BYP EQU CYREG_PRT0_BYP
Pin_Signal_In_A__CTL EQU CYREG_PRT0_CTL
Pin_Signal_In_A__DM0 EQU CYREG_PRT0_DM0
Pin_Signal_In_A__DM1 EQU CYREG_PRT0_DM1
Pin_Signal_In_A__DM2 EQU CYREG_PRT0_DM2
Pin_Signal_In_A__DR EQU CYREG_PRT0_DR
Pin_Signal_In_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Signal_In_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Signal_In_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Signal_In_A__PORT EQU 0
Pin_Signal_In_A__PRT EQU CYREG_PRT0_PRT
Pin_Signal_In_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Signal_In_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Signal_In_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Signal_In_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Signal_In_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Signal_In_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Signal_In_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Signal_In_A__PS EQU CYREG_PRT0_PS
Pin_Signal_In_A__SLW EQU CYREG_PRT0_SLW

; Pin_Signal_In_B
Pin_Signal_In_B__0__MASK EQU 0x04
Pin_Signal_In_B__0__PC EQU CYREG_PRT1_PC2
Pin_Signal_In_B__0__PORT EQU 1
Pin_Signal_In_B__0__SHIFT EQU 2
Pin_Signal_In_B__AG EQU CYREG_PRT1_AG
Pin_Signal_In_B__AMUX EQU CYREG_PRT1_AMUX
Pin_Signal_In_B__BIE EQU CYREG_PRT1_BIE
Pin_Signal_In_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Signal_In_B__BYP EQU CYREG_PRT1_BYP
Pin_Signal_In_B__CTL EQU CYREG_PRT1_CTL
Pin_Signal_In_B__DM0 EQU CYREG_PRT1_DM0
Pin_Signal_In_B__DM1 EQU CYREG_PRT1_DM1
Pin_Signal_In_B__DM2 EQU CYREG_PRT1_DM2
Pin_Signal_In_B__DR EQU CYREG_PRT1_DR
Pin_Signal_In_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Signal_In_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Signal_In_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Signal_In_B__PORT EQU 1
Pin_Signal_In_B__PRT EQU CYREG_PRT1_PRT
Pin_Signal_In_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Signal_In_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Signal_In_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Signal_In_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Signal_In_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Signal_In_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Signal_In_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Signal_In_B__PS EQU CYREG_PRT1_PS
Pin_Signal_In_B__SLW EQU CYREG_PRT1_SLW

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ord_int
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x800000
USBUART_sof_int__INTC_NUMBER EQU 23
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ISR_Debug_Fast
ISR_Debug_Fast__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Debug_Fast__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Debug_Fast__INTC_MASK EQU 0x1000
ISR_Debug_Fast__INTC_NUMBER EQU 12
ISR_Debug_Fast__INTC_PRIOR_NUM EQU 7
ISR_Debug_Fast__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
ISR_Debug_Fast__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Debug_Fast__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ISR_Debug_Slow
ISR_Debug_Slow__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Debug_Slow__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Debug_Slow__INTC_MASK EQU 0x200
ISR_Debug_Slow__INTC_NUMBER EQU 9
ISR_Debug_Slow__INTC_PRIOR_NUM EQU 7
ISR_Debug_Slow__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
ISR_Debug_Slow__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Debug_Slow__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Matrix_Channel
Matrix_Channel_ctrl_reg__0__MASK EQU 0x01
Matrix_Channel_ctrl_reg__0__POS EQU 0
Matrix_Channel_ctrl_reg__1__MASK EQU 0x02
Matrix_Channel_ctrl_reg__1__POS EQU 1
Matrix_Channel_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Matrix_Channel_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Matrix_Channel_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Matrix_Channel_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Matrix_Channel_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Matrix_Channel_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Matrix_Channel_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Matrix_Channel_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Matrix_Channel_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Matrix_Channel_ctrl_reg__2__MASK EQU 0x04
Matrix_Channel_ctrl_reg__2__POS EQU 2
Matrix_Channel_ctrl_reg__3__MASK EQU 0x08
Matrix_Channel_ctrl_reg__3__POS EQU 3
Matrix_Channel_ctrl_reg__4__MASK EQU 0x10
Matrix_Channel_ctrl_reg__4__POS EQU 4
Matrix_Channel_ctrl_reg__5__MASK EQU 0x20
Matrix_Channel_ctrl_reg__5__POS EQU 5
Matrix_Channel_ctrl_reg__6__MASK EQU 0x40
Matrix_Channel_ctrl_reg__6__POS EQU 6
Matrix_Channel_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Matrix_Channel_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Matrix_Channel_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Matrix_Channel_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Matrix_Channel_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Matrix_Channel_ctrl_reg__MASK EQU 0x7F
Matrix_Channel_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Matrix_Channel_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Matrix_Channel_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; VDAC8_0_viDAC8
VDAC8_0_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_0_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_0_viDAC8__D EQU CYREG_DAC0_D
VDAC8_0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_0_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_0_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_0_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_0_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_0_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_0_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_0_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_0_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_0_viDAC8__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC0_TR
VDAC8_0_viDAC8__TST EQU CYREG_DAC0_TST

; ADC_SAR_A_IRQ
ADC_SAR_A_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_A_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_A_IRQ__INTC_MASK EQU 0x800
ADC_SAR_A_IRQ__INTC_NUMBER EQU 11
ADC_SAR_A_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_A_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
ADC_SAR_A_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_A_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_B_IRQ
ADC_SAR_B_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_B_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_B_IRQ__INTC_MASK EQU 0x10000
ADC_SAR_B_IRQ__INTC_NUMBER EQU 16
ADC_SAR_B_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_B_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
ADC_SAR_B_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_B_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_Debug_IRQ
Pin_Debug_IRQ__0__MASK EQU 0x80
Pin_Debug_IRQ__0__PC EQU CYREG_PRT1_PC7
Pin_Debug_IRQ__0__PORT EQU 1
Pin_Debug_IRQ__0__SHIFT EQU 7
Pin_Debug_IRQ__AG EQU CYREG_PRT1_AG
Pin_Debug_IRQ__AMUX EQU CYREG_PRT1_AMUX
Pin_Debug_IRQ__BIE EQU CYREG_PRT1_BIE
Pin_Debug_IRQ__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Debug_IRQ__BYP EQU CYREG_PRT1_BYP
Pin_Debug_IRQ__CTL EQU CYREG_PRT1_CTL
Pin_Debug_IRQ__DM0 EQU CYREG_PRT1_DM0
Pin_Debug_IRQ__DM1 EQU CYREG_PRT1_DM1
Pin_Debug_IRQ__DM2 EQU CYREG_PRT1_DM2
Pin_Debug_IRQ__DR EQU CYREG_PRT1_DR
Pin_Debug_IRQ__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Debug_IRQ__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Debug_IRQ__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Debug_IRQ__MASK EQU 0x80
Pin_Debug_IRQ__PORT EQU 1
Pin_Debug_IRQ__PRT EQU CYREG_PRT1_PRT
Pin_Debug_IRQ__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Debug_IRQ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Debug_IRQ__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Debug_IRQ__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Debug_IRQ__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Debug_IRQ__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Debug_IRQ__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Debug_IRQ__PS EQU CYREG_PRT1_PS
Pin_Debug_IRQ__SHIFT EQU 7
Pin_Debug_IRQ__SLW EQU CYREG_PRT1_SLW

; DMA_Filter_A
DMA_Filter_A__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_Filter_A__DRQ_NUMBER EQU 8
DMA_Filter_A__NUMBEROF_TDS EQU 0
DMA_Filter_A__PRIORITY EQU 2
DMA_Filter_A__TERMIN_EN EQU 0
DMA_Filter_A__TERMIN_SEL EQU 0
DMA_Filter_A__TERMOUT0_EN EQU 0
DMA_Filter_A__TERMOUT0_SEL EQU 0
DMA_Filter_A__TERMOUT1_EN EQU 0
DMA_Filter_A__TERMOUT1_SEL EQU 0

; DMA_Filter_B
DMA_Filter_B__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_Filter_B__DRQ_NUMBER EQU 9
DMA_Filter_B__NUMBEROF_TDS EQU 0
DMA_Filter_B__PRIORITY EQU 2
DMA_Filter_B__TERMIN_EN EQU 0
DMA_Filter_B__TERMIN_SEL EQU 0
DMA_Filter_B__TERMOUT0_EN EQU 1
DMA_Filter_B__TERMOUT0_SEL EQU 9
DMA_Filter_B__TERMOUT1_EN EQU 1
DMA_Filter_B__TERMOUT1_SEL EQU 10

; Opamp_A_ABuf
Opamp_A_ABuf__CR EQU CYREG_ABUF2_CR
Opamp_A_ABuf__MX EQU CYREG_ABUF2_MX
Opamp_A_ABuf__NPUMP_ABUF_TR0 EQU CYREG_NPUMP_ABUF_TR0
Opamp_A_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_A_ABuf__PM_ACT_MSK EQU 0x04
Opamp_A_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_A_ABuf__PM_STBY_MSK EQU 0x04
Opamp_A_ABuf__RSVD EQU CYREG_ABUF2_RSVD
Opamp_A_ABuf__SW EQU CYREG_ABUF2_SW
Opamp_A_ABuf__TR0 EQU CYREG_ABUF2_TR0
Opamp_A_ABuf__TR1 EQU CYREG_ABUF2_TR1

; Opamp_B_ABuf
Opamp_B_ABuf__CR EQU CYREG_ABUF0_CR
Opamp_B_ABuf__MX EQU CYREG_ABUF0_MX
Opamp_B_ABuf__NPUMP_ABUF_TR0 EQU CYREG_NPUMP_ABUF_TR0
Opamp_B_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_B_ABuf__PM_ACT_MSK EQU 0x01
Opamp_B_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_B_ABuf__PM_STBY_MSK EQU 0x01
Opamp_B_ABuf__RSVD EQU CYREG_ABUF0_RSVD
Opamp_B_ABuf__SW EQU CYREG_ABUF0_SW
Opamp_B_ABuf__TR0 EQU CYREG_ABUF0_TR0
Opamp_B_ABuf__TR1 EQU CYREG_ABUF0_TR1

; Pin_Reserved
Pin_Reserved__0__MASK EQU 0x01
Pin_Reserved__0__PC EQU CYREG_PRT15_PC0
Pin_Reserved__0__PORT EQU 15
Pin_Reserved__0__SHIFT EQU 0
Pin_Reserved__1__MASK EQU 0x02
Pin_Reserved__1__PC EQU CYREG_PRT15_PC1
Pin_Reserved__1__PORT EQU 15
Pin_Reserved__1__SHIFT EQU 1
Pin_Reserved__2__MASK EQU 0x04
Pin_Reserved__2__PC EQU CYREG_PRT15_PC2
Pin_Reserved__2__PORT EQU 15
Pin_Reserved__2__SHIFT EQU 2
Pin_Reserved__3__MASK EQU 0x08
Pin_Reserved__3__PC EQU CYREG_PRT15_PC3
Pin_Reserved__3__PORT EQU 15
Pin_Reserved__3__SHIFT EQU 3
Pin_Reserved__4__MASK EQU 0x10
Pin_Reserved__4__PC EQU CYREG_PRT15_PC4
Pin_Reserved__4__PORT EQU 15
Pin_Reserved__4__SHIFT EQU 4
Pin_Reserved__5__MASK EQU 0x20
Pin_Reserved__5__PC EQU CYREG_PRT15_PC5
Pin_Reserved__5__PORT EQU 15
Pin_Reserved__5__SHIFT EQU 5
Pin_Reserved__AG EQU CYREG_PRT15_AG
Pin_Reserved__AMUX EQU CYREG_PRT15_AMUX
Pin_Reserved__BIE EQU CYREG_PRT15_BIE
Pin_Reserved__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Reserved__BYP EQU CYREG_PRT15_BYP
Pin_Reserved__CTL EQU CYREG_PRT15_CTL
Pin_Reserved__DM0 EQU CYREG_PRT15_DM0
Pin_Reserved__DM1 EQU CYREG_PRT15_DM1
Pin_Reserved__DM2 EQU CYREG_PRT15_DM2
Pin_Reserved__DR EQU CYREG_PRT15_DR
Pin_Reserved__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Reserved__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Reserved__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Reserved__PORT EQU 15
Pin_Reserved__PRT EQU CYREG_PRT15_PRT
Pin_Reserved__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Reserved__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Reserved__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Reserved__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Reserved__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Reserved__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Reserved__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Reserved__PS EQU CYREG_PRT15_PS
Pin_Reserved__SLW EQU CYREG_PRT15_SLW

; Pin_Row_IO_A
Pin_Row_IO_A__0__MASK EQU 0x40
Pin_Row_IO_A__0__PC EQU CYREG_PRT0_PC6
Pin_Row_IO_A__0__PORT EQU 0
Pin_Row_IO_A__0__SHIFT EQU 6
Pin_Row_IO_A__AG EQU CYREG_PRT0_AG
Pin_Row_IO_A__AMUX EQU CYREG_PRT0_AMUX
Pin_Row_IO_A__BIE EQU CYREG_PRT0_BIE
Pin_Row_IO_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Row_IO_A__BYP EQU CYREG_PRT0_BYP
Pin_Row_IO_A__CTL EQU CYREG_PRT0_CTL
Pin_Row_IO_A__DM0 EQU CYREG_PRT0_DM0
Pin_Row_IO_A__DM1 EQU CYREG_PRT0_DM1
Pin_Row_IO_A__DM2 EQU CYREG_PRT0_DM2
Pin_Row_IO_A__DR EQU CYREG_PRT0_DR
Pin_Row_IO_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Row_IO_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Row_IO_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Row_IO_A__PORT EQU 0
Pin_Row_IO_A__PRT EQU CYREG_PRT0_PRT
Pin_Row_IO_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Row_IO_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Row_IO_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Row_IO_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Row_IO_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Row_IO_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Row_IO_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Row_IO_A__PS EQU CYREG_PRT0_PS
Pin_Row_IO_A__SLW EQU CYREG_PRT0_SLW

; Pin_Row_IO_B
Pin_Row_IO_B__0__MASK EQU 0x40
Pin_Row_IO_B__0__PC EQU CYREG_PRT1_PC6
Pin_Row_IO_B__0__PORT EQU 1
Pin_Row_IO_B__0__SHIFT EQU 6
Pin_Row_IO_B__AG EQU CYREG_PRT1_AG
Pin_Row_IO_B__AMUX EQU CYREG_PRT1_AMUX
Pin_Row_IO_B__BIE EQU CYREG_PRT1_BIE
Pin_Row_IO_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Row_IO_B__BYP EQU CYREG_PRT1_BYP
Pin_Row_IO_B__CTL EQU CYREG_PRT1_CTL
Pin_Row_IO_B__DM0 EQU CYREG_PRT1_DM0
Pin_Row_IO_B__DM1 EQU CYREG_PRT1_DM1
Pin_Row_IO_B__DM2 EQU CYREG_PRT1_DM2
Pin_Row_IO_B__DR EQU CYREG_PRT1_DR
Pin_Row_IO_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Row_IO_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Row_IO_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Row_IO_B__PORT EQU 1
Pin_Row_IO_B__PRT EQU CYREG_PRT1_PRT
Pin_Row_IO_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Row_IO_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Row_IO_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Row_IO_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Row_IO_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Row_IO_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Row_IO_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Row_IO_B__PS EQU CYREG_PRT1_PS
Pin_Row_IO_B__SLW EQU CYREG_PRT1_SLW

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x4000000
USBUART_ep_0__INTC_NUMBER EQU 26
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_26
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x20000000
USBUART_ep_1__INTC_NUMBER EQU 29
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x80000000
USBUART_ep_2__INTC_NUMBER EQU 31
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_31
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x8000000
USBUART_ep_3__INTC_NUMBER EQU 27
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_27
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_4
USBUART_ep_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_4__INTC_MASK EQU 0x04
USBUART_ep_4__INTC_NUMBER EQU 2
USBUART_ep_4__INTC_PRIOR_NUM EQU 7
USBUART_ep_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_5
USBUART_ep_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_5__INTC_MASK EQU 0x08
USBUART_ep_5__INTC_NUMBER EQU 3
USBUART_ep_5__INTC_PRIOR_NUM EQU 7
USBUART_ep_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_6
USBUART_ep_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_6__INTC_MASK EQU 0x80000
USBUART_ep_6__INTC_NUMBER EQU 19
USBUART_ep_6__INTC_PRIOR_NUM EQU 7
USBUART_ep_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
USBUART_ep_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_7
USBUART_ep_7__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_7__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_7__INTC_MASK EQU 0x1000000
USBUART_ep_7__INTC_NUMBER EQU 24
USBUART_ep_7__INTC_PRIOR_NUM EQU 7
USBUART_ep_7__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_7__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_7__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_8
USBUART_ep_8__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_8__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_8__INTC_MASK EQU 0x200000
USBUART_ep_8__INTC_NUMBER EQU 21
USBUART_ep_8__INTC_PRIOR_NUM EQU 7
USBUART_ep_8__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_ep_8__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_8__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__OSCLK_DR0 EQU CYREG_USB_OSCLK_DR0
USBUART_USB__OSCLK_DR1 EQU CYREG_USB_OSCLK_DR1
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USBUART_USB__USBIO_CR2 EQU CYREG_USB_USBIO_CR2

; Filter_DFB
Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_DFB__COHER EQU CYREG_DFB0_COHER
Filter_DFB__CR EQU CYREG_DFB0_CR
Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_DFB__PM_ACT_MSK EQU 0x10
Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_DFB__PM_STBY_MSK EQU 0x10
Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_DFB__SR EQU CYREG_DFB0_SR
Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

; ISR_Matrix
ISR_Matrix__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Matrix__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Matrix__INTC_MASK EQU 0x02
ISR_Matrix__INTC_NUMBER EQU 1
ISR_Matrix__INTC_PRIOR_NUM EQU 7
ISR_Matrix__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_Matrix__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Matrix__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_dm
USBUART_dm__0__MASK EQU 0x80
USBUART_dm__0__PC EQU CYREG_PRT15_PC7
USBUART_dm__0__PORT EQU 15
USBUART_dm__0__SHIFT EQU 7
USBUART_dm__AG EQU CYREG_PRT15_AG
USBUART_dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_dm__BIE EQU CYREG_PRT15_BIE
USBUART_dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_dm__BYP EQU CYREG_PRT15_BYP
USBUART_dm__CTL EQU CYREG_PRT15_CTL
USBUART_dm__dm__MASK EQU 0x80
USBUART_dm__dm__PC EQU CYREG_PRT15_PC7
USBUART_dm__dm__PORT EQU 15
USBUART_dm__dm__SHIFT EQU 7
USBUART_dm__DM0 EQU CYREG_PRT15_DM0
USBUART_dm__DM1 EQU CYREG_PRT15_DM1
USBUART_dm__DM2 EQU CYREG_PRT15_DM2
USBUART_dm__DR EQU CYREG_PRT15_DR
USBUART_dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_dm__PORT EQU 15
USBUART_dm__PRT EQU CYREG_PRT15_PRT
USBUART_dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_dm__PS EQU CYREG_PRT15_PS
USBUART_dm__SLW EQU CYREG_PRT15_SLW

; USBUART_dp
USBUART_dp__0__MASK EQU 0x40
USBUART_dp__0__PC EQU CYREG_PRT15_PC6
USBUART_dp__0__PORT EQU 15
USBUART_dp__0__SHIFT EQU 6
USBUART_dp__AG EQU CYREG_PRT15_AG
USBUART_dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_dp__BIE EQU CYREG_PRT15_BIE
USBUART_dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_dp__BYP EQU CYREG_PRT15_BYP
USBUART_dp__CTL EQU CYREG_PRT15_CTL
USBUART_dp__DM0 EQU CYREG_PRT15_DM0
USBUART_dp__DM1 EQU CYREG_PRT15_DM1
USBUART_dp__DM2 EQU CYREG_PRT15_DM2
USBUART_dp__dp__MASK EQU 0x40
USBUART_dp__dp__PC EQU CYREG_PRT15_PC6
USBUART_dp__dp__PORT EQU 15
USBUART_dp__dp__SHIFT EQU 6
USBUART_dp__DR EQU CYREG_PRT15_DR
USBUART_dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_dp__PORT EQU 15
USBUART_dp__PRT EQU CYREG_PRT15_PRT
USBUART_dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_dp__PS EQU CYREG_PRT15_PS
USBUART_dp__SLW EQU CYREG_PRT15_SLW

; DMA_ADC_A
DMA_ADC_A__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL3
DMA_ADC_A__DRQ_NUMBER EQU 12
DMA_ADC_A__NUMBEROF_TDS EQU 0
DMA_ADC_A__PRIORITY EQU 2
DMA_ADC_A__TERMIN_EN EQU 0
DMA_ADC_A__TERMIN_SEL EQU 0
DMA_ADC_A__TERMOUT0_EN EQU 1
DMA_ADC_A__TERMOUT0_SEL EQU 12
DMA_ADC_A__TERMOUT1_EN EQU 1
DMA_ADC_A__TERMOUT1_SEL EQU 6

; DMA_ADC_B
DMA_ADC_B__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL3
DMA_ADC_B__DRQ_NUMBER EQU 13
DMA_ADC_B__NUMBEROF_TDS EQU 0
DMA_ADC_B__PRIORITY EQU 2
DMA_ADC_B__TERMIN_EN EQU 0
DMA_ADC_B__TERMIN_SEL EQU 0
DMA_ADC_B__TERMOUT0_EN EQU 0
DMA_ADC_B__TERMOUT0_SEL EQU 0
DMA_ADC_B__TERMOUT1_EN EQU 0
DMA_ADC_B__TERMOUT1_SEL EQU 0

; DMA_Debug
DMA_Debug__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_Debug__DRQ_NUMBER EQU 2
DMA_Debug__NUMBEROF_TDS EQU 0
DMA_Debug__PRIORITY EQU 2
DMA_Debug__TERMIN_EN EQU 0
DMA_Debug__TERMIN_SEL EQU 0
DMA_Debug__TERMOUT0_EN EQU 0
DMA_Debug__TERMOUT0_SEL EQU 0
DMA_Debug__TERMOUT1_EN EQU 0
DMA_Debug__TERMOUT1_SEL EQU 0

; Matrix_CR
Matrix_CR_ctrl_reg__0__MASK EQU 0x01
Matrix_CR_ctrl_reg__0__POS EQU 0
Matrix_CR_ctrl_reg__1__MASK EQU 0x02
Matrix_CR_ctrl_reg__1__POS EQU 1
Matrix_CR_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Matrix_CR_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Matrix_CR_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Matrix_CR_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Matrix_CR_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Matrix_CR_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Matrix_CR_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Matrix_CR_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Matrix_CR_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Matrix_CR_ctrl_reg__2__MASK EQU 0x04
Matrix_CR_ctrl_reg__2__POS EQU 2
Matrix_CR_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Matrix_CR_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Matrix_CR_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Matrix_CR_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Matrix_CR_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Matrix_CR_ctrl_reg__MASK EQU 0x07
Matrix_CR_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Matrix_CR_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Matrix_CR_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; Matrix_SR
Matrix_SR_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Matrix_SR_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Matrix_SR_sts_reg__MASK EQU 0x00
Matrix_SR_sts_reg__MASK_REG EQU CYREG_B0_UDB14_MSK
Matrix_SR_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Matrix_SR_sts_reg__STATUS_REG EQU CYREG_B0_UDB14_ST

; Pin_Debug
Pin_Debug__0__MASK EQU 0x80
Pin_Debug__0__PC EQU CYREG_PRT3_PC7
Pin_Debug__0__PORT EQU 3
Pin_Debug__0__SHIFT EQU 7
Pin_Debug__AG EQU CYREG_PRT3_AG
Pin_Debug__AMUX EQU CYREG_PRT3_AMUX
Pin_Debug__BIE EQU CYREG_PRT3_BIE
Pin_Debug__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Debug__BYP EQU CYREG_PRT3_BYP
Pin_Debug__CTL EQU CYREG_PRT3_CTL
Pin_Debug__DM0 EQU CYREG_PRT3_DM0
Pin_Debug__DM1 EQU CYREG_PRT3_DM1
Pin_Debug__DM2 EQU CYREG_PRT3_DM2
Pin_Debug__DR EQU CYREG_PRT3_DR
Pin_Debug__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Debug__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Debug__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Debug__PORT EQU 3
Pin_Debug__PRT EQU CYREG_PRT3_PRT
Pin_Debug__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Debug__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Debug__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Debug__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Debug__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Debug__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Debug__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Debug__PS EQU CYREG_PRT3_PS
Pin_Debug__SLW EQU CYREG_PRT3_SLW

; Pin_Row_A
Pin_Row_A__0__MASK EQU 0x01
Pin_Row_A__0__PC EQU CYREG_PRT4_PC0
Pin_Row_A__0__PORT EQU 4
Pin_Row_A__0__SHIFT EQU 0
Pin_Row_A__1__MASK EQU 0x04
Pin_Row_A__1__PC EQU CYREG_PRT4_PC2
Pin_Row_A__1__PORT EQU 4
Pin_Row_A__1__SHIFT EQU 2
Pin_Row_A__2__MASK EQU 0x10
Pin_Row_A__2__PC EQU CYREG_PRT4_PC4
Pin_Row_A__2__PORT EQU 4
Pin_Row_A__2__SHIFT EQU 4
Pin_Row_A__3__MASK EQU 0x40
Pin_Row_A__3__PC EQU CYREG_PRT4_PC6
Pin_Row_A__3__PORT EQU 4
Pin_Row_A__3__SHIFT EQU 6
Pin_Row_A__4__MASK EQU 0x02
Pin_Row_A__4__PC EQU CYREG_PRT4_PC1
Pin_Row_A__4__PORT EQU 4
Pin_Row_A__4__SHIFT EQU 1
Pin_Row_A__5__MASK EQU 0x08
Pin_Row_A__5__PC EQU CYREG_PRT4_PC3
Pin_Row_A__5__PORT EQU 4
Pin_Row_A__5__SHIFT EQU 3
Pin_Row_A__6__MASK EQU 0x20
Pin_Row_A__6__PC EQU CYREG_PRT4_PC5
Pin_Row_A__6__PORT EQU 4
Pin_Row_A__6__SHIFT EQU 5
Pin_Row_A__7__MASK EQU 0x80
Pin_Row_A__7__PC EQU CYREG_PRT4_PC7
Pin_Row_A__7__PORT EQU 4
Pin_Row_A__7__SHIFT EQU 7
Pin_Row_A__AG EQU CYREG_PRT4_AG
Pin_Row_A__AMUX EQU CYREG_PRT4_AMUX
Pin_Row_A__BIE EQU CYREG_PRT4_BIE
Pin_Row_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_Row_A__BYP EQU CYREG_PRT4_BYP
Pin_Row_A__CTL EQU CYREG_PRT4_CTL
Pin_Row_A__DM0 EQU CYREG_PRT4_DM0
Pin_Row_A__DM1 EQU CYREG_PRT4_DM1
Pin_Row_A__DM2 EQU CYREG_PRT4_DM2
Pin_Row_A__DR EQU CYREG_PRT4_DR
Pin_Row_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_Row_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_Row_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_Row_A__PORT EQU 4
Pin_Row_A__PRT EQU CYREG_PRT4_PRT
Pin_Row_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_Row_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_Row_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_Row_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_Row_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_Row_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_Row_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_Row_A__PS EQU CYREG_PRT4_PS
Pin_Row_A__SLW EQU CYREG_PRT4_SLW

; Pin_Row_B
Pin_Row_B__0__MASK EQU 0x01
Pin_Row_B__0__PC EQU CYREG_PRT5_PC0
Pin_Row_B__0__PORT EQU 5
Pin_Row_B__0__SHIFT EQU 0
Pin_Row_B__1__MASK EQU 0x04
Pin_Row_B__1__PC EQU CYREG_PRT5_PC2
Pin_Row_B__1__PORT EQU 5
Pin_Row_B__1__SHIFT EQU 2
Pin_Row_B__2__MASK EQU 0x10
Pin_Row_B__2__PC EQU CYREG_PRT5_PC4
Pin_Row_B__2__PORT EQU 5
Pin_Row_B__2__SHIFT EQU 4
Pin_Row_B__3__MASK EQU 0x40
Pin_Row_B__3__PC EQU CYREG_PRT5_PC6
Pin_Row_B__3__PORT EQU 5
Pin_Row_B__3__SHIFT EQU 6
Pin_Row_B__4__MASK EQU 0x02
Pin_Row_B__4__PC EQU CYREG_PRT5_PC1
Pin_Row_B__4__PORT EQU 5
Pin_Row_B__4__SHIFT EQU 1
Pin_Row_B__5__MASK EQU 0x08
Pin_Row_B__5__PC EQU CYREG_PRT5_PC3
Pin_Row_B__5__PORT EQU 5
Pin_Row_B__5__SHIFT EQU 3
Pin_Row_B__6__MASK EQU 0x20
Pin_Row_B__6__PC EQU CYREG_PRT5_PC5
Pin_Row_B__6__PORT EQU 5
Pin_Row_B__6__SHIFT EQU 5
Pin_Row_B__7__MASK EQU 0x80
Pin_Row_B__7__PC EQU CYREG_PRT5_PC7
Pin_Row_B__7__PORT EQU 5
Pin_Row_B__7__SHIFT EQU 7
Pin_Row_B__AG EQU CYREG_PRT5_AG
Pin_Row_B__AMUX EQU CYREG_PRT5_AMUX
Pin_Row_B__BIE EQU CYREG_PRT5_BIE
Pin_Row_B__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_Row_B__BYP EQU CYREG_PRT5_BYP
Pin_Row_B__CTL EQU CYREG_PRT5_CTL
Pin_Row_B__DM0 EQU CYREG_PRT5_DM0
Pin_Row_B__DM1 EQU CYREG_PRT5_DM1
Pin_Row_B__DM2 EQU CYREG_PRT5_DM2
Pin_Row_B__DR EQU CYREG_PRT5_DR
Pin_Row_B__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_Row_B__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_Row_B__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_Row_B__PORT EQU 5
Pin_Row_B__PRT EQU CYREG_PRT5_PRT
Pin_Row_B__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_Row_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_Row_B__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_Row_B__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_Row_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_Row_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_Row_B__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_Row_B__PS EQU CYREG_PRT5_PS
Pin_Row_B__SLW EQU CYREG_PRT5_SLW

; Pin_Vref
Pin_Vref__0__MASK EQU 0x40
Pin_Vref__0__PC EQU CYREG_PRT3_PC6
Pin_Vref__0__PORT EQU 3
Pin_Vref__0__SHIFT EQU 6
Pin_Vref__AG EQU CYREG_PRT3_AG
Pin_Vref__AMUX EQU CYREG_PRT3_AMUX
Pin_Vref__BIE EQU CYREG_PRT3_BIE
Pin_Vref__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Vref__BYP EQU CYREG_PRT3_BYP
Pin_Vref__CTL EQU CYREG_PRT3_CTL
Pin_Vref__DM0 EQU CYREG_PRT3_DM0
Pin_Vref__DM1 EQU CYREG_PRT3_DM1
Pin_Vref__DM2 EQU CYREG_PRT3_DM2
Pin_Vref__DR EQU CYREG_PRT3_DR
Pin_Vref__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Vref__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Vref__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Vref__PORT EQU 3
Pin_Vref__PRT EQU CYREG_PRT3_PRT
Pin_Vref__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Vref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Vref__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Vref__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Vref__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Vref__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Vref__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Vref__PS EQU CYREG_PRT3_PS
Pin_Vref__SLW EQU CYREG_PRT3_SLW

; Pin_Col
Pin_Col__0__AG EQU CYREG_PRT6_AG
Pin_Col__0__AMUX EQU CYREG_PRT6_AMUX
Pin_Col__0__BIE EQU CYREG_PRT6_BIE
Pin_Col__0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Col__0__BYP EQU CYREG_PRT6_BYP
Pin_Col__0__CTL EQU CYREG_PRT6_CTL
Pin_Col__0__DM0 EQU CYREG_PRT6_DM0
Pin_Col__0__DM1 EQU CYREG_PRT6_DM1
Pin_Col__0__DM2 EQU CYREG_PRT6_DM2
Pin_Col__0__DR EQU CYREG_PRT6_DR
Pin_Col__0__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Col__0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Col__0__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Col__0__MASK EQU 0x01
Pin_Col__0__PC EQU CYREG_PRT6_PC0
Pin_Col__0__PORT EQU 6
Pin_Col__0__PRT EQU CYREG_PRT6_PRT
Pin_Col__0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Col__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Col__0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Col__0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Col__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Col__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Col__0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Col__0__PS EQU CYREG_PRT6_PS
Pin_Col__0__SHIFT EQU 0
Pin_Col__0__SLW EQU CYREG_PRT6_SLW
Pin_Col__1__AG EQU CYREG_PRT6_AG
Pin_Col__1__AMUX EQU CYREG_PRT6_AMUX
Pin_Col__1__BIE EQU CYREG_PRT6_BIE
Pin_Col__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Col__1__BYP EQU CYREG_PRT6_BYP
Pin_Col__1__CTL EQU CYREG_PRT6_CTL
Pin_Col__1__DM0 EQU CYREG_PRT6_DM0
Pin_Col__1__DM1 EQU CYREG_PRT6_DM1
Pin_Col__1__DM2 EQU CYREG_PRT6_DM2
Pin_Col__1__DR EQU CYREG_PRT6_DR
Pin_Col__1__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Col__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Col__1__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Col__1__MASK EQU 0x04
Pin_Col__1__PC EQU CYREG_PRT6_PC2
Pin_Col__1__PORT EQU 6
Pin_Col__1__PRT EQU CYREG_PRT6_PRT
Pin_Col__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Col__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Col__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Col__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Col__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Col__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Col__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Col__1__PS EQU CYREG_PRT6_PS
Pin_Col__1__SHIFT EQU 2
Pin_Col__1__SLW EQU CYREG_PRT6_SLW
Pin_Col__10__AG EQU CYREG_PRT12_AG
Pin_Col__10__BIE EQU CYREG_PRT12_BIE
Pin_Col__10__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Col__10__BYP EQU CYREG_PRT12_BYP
Pin_Col__10__DM0 EQU CYREG_PRT12_DM0
Pin_Col__10__DM1 EQU CYREG_PRT12_DM1
Pin_Col__10__DM2 EQU CYREG_PRT12_DM2
Pin_Col__10__DR EQU CYREG_PRT12_DR
Pin_Col__10__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Col__10__MASK EQU 0x04
Pin_Col__10__PC EQU CYREG_PRT12_PC2
Pin_Col__10__PORT EQU 12
Pin_Col__10__PRT EQU CYREG_PRT12_PRT
Pin_Col__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Col__10__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Col__10__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Col__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Col__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Col__10__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Col__10__PS EQU CYREG_PRT12_PS
Pin_Col__10__SHIFT EQU 2
Pin_Col__10__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Col__10__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Col__10__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Col__10__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Col__10__SLW EQU CYREG_PRT12_SLW
Pin_Col__11__AG EQU CYREG_PRT12_AG
Pin_Col__11__BIE EQU CYREG_PRT12_BIE
Pin_Col__11__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Col__11__BYP EQU CYREG_PRT12_BYP
Pin_Col__11__DM0 EQU CYREG_PRT12_DM0
Pin_Col__11__DM1 EQU CYREG_PRT12_DM1
Pin_Col__11__DM2 EQU CYREG_PRT12_DM2
Pin_Col__11__DR EQU CYREG_PRT12_DR
Pin_Col__11__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Col__11__MASK EQU 0x08
Pin_Col__11__PC EQU CYREG_PRT12_PC3
Pin_Col__11__PORT EQU 12
Pin_Col__11__PRT EQU CYREG_PRT12_PRT
Pin_Col__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Col__11__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Col__11__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Col__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Col__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Col__11__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Col__11__PS EQU CYREG_PRT12_PS
Pin_Col__11__SHIFT EQU 3
Pin_Col__11__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Col__11__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Col__11__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Col__11__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Col__11__SLW EQU CYREG_PRT12_SLW
Pin_Col__12__AG EQU CYREG_PRT12_AG
Pin_Col__12__BIE EQU CYREG_PRT12_BIE
Pin_Col__12__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Col__12__BYP EQU CYREG_PRT12_BYP
Pin_Col__12__DM0 EQU CYREG_PRT12_DM0
Pin_Col__12__DM1 EQU CYREG_PRT12_DM1
Pin_Col__12__DM2 EQU CYREG_PRT12_DM2
Pin_Col__12__DR EQU CYREG_PRT12_DR
Pin_Col__12__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Col__12__MASK EQU 0x10
Pin_Col__12__PC EQU CYREG_PRT12_PC4
Pin_Col__12__PORT EQU 12
Pin_Col__12__PRT EQU CYREG_PRT12_PRT
Pin_Col__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Col__12__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Col__12__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Col__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Col__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Col__12__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Col__12__PS EQU CYREG_PRT12_PS
Pin_Col__12__SHIFT EQU 4
Pin_Col__12__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Col__12__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Col__12__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Col__12__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Col__12__SLW EQU CYREG_PRT12_SLW
Pin_Col__13__AG EQU CYREG_PRT12_AG
Pin_Col__13__BIE EQU CYREG_PRT12_BIE
Pin_Col__13__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Col__13__BYP EQU CYREG_PRT12_BYP
Pin_Col__13__DM0 EQU CYREG_PRT12_DM0
Pin_Col__13__DM1 EQU CYREG_PRT12_DM1
Pin_Col__13__DM2 EQU CYREG_PRT12_DM2
Pin_Col__13__DR EQU CYREG_PRT12_DR
Pin_Col__13__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Col__13__MASK EQU 0x20
Pin_Col__13__PC EQU CYREG_PRT12_PC5
Pin_Col__13__PORT EQU 12
Pin_Col__13__PRT EQU CYREG_PRT12_PRT
Pin_Col__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Col__13__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Col__13__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Col__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Col__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Col__13__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Col__13__PS EQU CYREG_PRT12_PS
Pin_Col__13__SHIFT EQU 5
Pin_Col__13__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Col__13__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Col__13__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Col__13__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Col__13__SLW EQU CYREG_PRT12_SLW
Pin_Col__14__AG EQU CYREG_PRT12_AG
Pin_Col__14__BIE EQU CYREG_PRT12_BIE
Pin_Col__14__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Col__14__BYP EQU CYREG_PRT12_BYP
Pin_Col__14__DM0 EQU CYREG_PRT12_DM0
Pin_Col__14__DM1 EQU CYREG_PRT12_DM1
Pin_Col__14__DM2 EQU CYREG_PRT12_DM2
Pin_Col__14__DR EQU CYREG_PRT12_DR
Pin_Col__14__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Col__14__MASK EQU 0x40
Pin_Col__14__PC EQU CYREG_PRT12_PC6
Pin_Col__14__PORT EQU 12
Pin_Col__14__PRT EQU CYREG_PRT12_PRT
Pin_Col__14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Col__14__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Col__14__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Col__14__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Col__14__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Col__14__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Col__14__PS EQU CYREG_PRT12_PS
Pin_Col__14__SHIFT EQU 6
Pin_Col__14__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Col__14__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Col__14__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Col__14__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Col__14__SLW EQU CYREG_PRT12_SLW
Pin_Col__15__AG EQU CYREG_PRT12_AG
Pin_Col__15__BIE EQU CYREG_PRT12_BIE
Pin_Col__15__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Col__15__BYP EQU CYREG_PRT12_BYP
Pin_Col__15__DM0 EQU CYREG_PRT12_DM0
Pin_Col__15__DM1 EQU CYREG_PRT12_DM1
Pin_Col__15__DM2 EQU CYREG_PRT12_DM2
Pin_Col__15__DR EQU CYREG_PRT12_DR
Pin_Col__15__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Col__15__MASK EQU 0x80
Pin_Col__15__PC EQU CYREG_PRT12_PC7
Pin_Col__15__PORT EQU 12
Pin_Col__15__PRT EQU CYREG_PRT12_PRT
Pin_Col__15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Col__15__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Col__15__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Col__15__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Col__15__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Col__15__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Col__15__PS EQU CYREG_PRT12_PS
Pin_Col__15__SHIFT EQU 7
Pin_Col__15__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Col__15__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Col__15__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Col__15__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Col__15__SLW EQU CYREG_PRT12_SLW
Pin_Col__2__AG EQU CYREG_PRT6_AG
Pin_Col__2__AMUX EQU CYREG_PRT6_AMUX
Pin_Col__2__BIE EQU CYREG_PRT6_BIE
Pin_Col__2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Col__2__BYP EQU CYREG_PRT6_BYP
Pin_Col__2__CTL EQU CYREG_PRT6_CTL
Pin_Col__2__DM0 EQU CYREG_PRT6_DM0
Pin_Col__2__DM1 EQU CYREG_PRT6_DM1
Pin_Col__2__DM2 EQU CYREG_PRT6_DM2
Pin_Col__2__DR EQU CYREG_PRT6_DR
Pin_Col__2__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Col__2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Col__2__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Col__2__MASK EQU 0x10
Pin_Col__2__PC EQU CYREG_PRT6_PC4
Pin_Col__2__PORT EQU 6
Pin_Col__2__PRT EQU CYREG_PRT6_PRT
Pin_Col__2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Col__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Col__2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Col__2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Col__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Col__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Col__2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Col__2__PS EQU CYREG_PRT6_PS
Pin_Col__2__SHIFT EQU 4
Pin_Col__2__SLW EQU CYREG_PRT6_SLW
Pin_Col__3__AG EQU CYREG_PRT6_AG
Pin_Col__3__AMUX EQU CYREG_PRT6_AMUX
Pin_Col__3__BIE EQU CYREG_PRT6_BIE
Pin_Col__3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Col__3__BYP EQU CYREG_PRT6_BYP
Pin_Col__3__CTL EQU CYREG_PRT6_CTL
Pin_Col__3__DM0 EQU CYREG_PRT6_DM0
Pin_Col__3__DM1 EQU CYREG_PRT6_DM1
Pin_Col__3__DM2 EQU CYREG_PRT6_DM2
Pin_Col__3__DR EQU CYREG_PRT6_DR
Pin_Col__3__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Col__3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Col__3__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Col__3__MASK EQU 0x40
Pin_Col__3__PC EQU CYREG_PRT6_PC6
Pin_Col__3__PORT EQU 6
Pin_Col__3__PRT EQU CYREG_PRT6_PRT
Pin_Col__3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Col__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Col__3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Col__3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Col__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Col__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Col__3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Col__3__PS EQU CYREG_PRT6_PS
Pin_Col__3__SHIFT EQU 6
Pin_Col__3__SLW EQU CYREG_PRT6_SLW
Pin_Col__4__AG EQU CYREG_PRT6_AG
Pin_Col__4__AMUX EQU CYREG_PRT6_AMUX
Pin_Col__4__BIE EQU CYREG_PRT6_BIE
Pin_Col__4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Col__4__BYP EQU CYREG_PRT6_BYP
Pin_Col__4__CTL EQU CYREG_PRT6_CTL
Pin_Col__4__DM0 EQU CYREG_PRT6_DM0
Pin_Col__4__DM1 EQU CYREG_PRT6_DM1
Pin_Col__4__DM2 EQU CYREG_PRT6_DM2
Pin_Col__4__DR EQU CYREG_PRT6_DR
Pin_Col__4__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Col__4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Col__4__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Col__4__MASK EQU 0x02
Pin_Col__4__PC EQU CYREG_PRT6_PC1
Pin_Col__4__PORT EQU 6
Pin_Col__4__PRT EQU CYREG_PRT6_PRT
Pin_Col__4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Col__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Col__4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Col__4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Col__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Col__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Col__4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Col__4__PS EQU CYREG_PRT6_PS
Pin_Col__4__SHIFT EQU 1
Pin_Col__4__SLW EQU CYREG_PRT6_SLW
Pin_Col__5__AG EQU CYREG_PRT6_AG
Pin_Col__5__AMUX EQU CYREG_PRT6_AMUX
Pin_Col__5__BIE EQU CYREG_PRT6_BIE
Pin_Col__5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Col__5__BYP EQU CYREG_PRT6_BYP
Pin_Col__5__CTL EQU CYREG_PRT6_CTL
Pin_Col__5__DM0 EQU CYREG_PRT6_DM0
Pin_Col__5__DM1 EQU CYREG_PRT6_DM1
Pin_Col__5__DM2 EQU CYREG_PRT6_DM2
Pin_Col__5__DR EQU CYREG_PRT6_DR
Pin_Col__5__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Col__5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Col__5__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Col__5__MASK EQU 0x08
Pin_Col__5__PC EQU CYREG_PRT6_PC3
Pin_Col__5__PORT EQU 6
Pin_Col__5__PRT EQU CYREG_PRT6_PRT
Pin_Col__5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Col__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Col__5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Col__5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Col__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Col__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Col__5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Col__5__PS EQU CYREG_PRT6_PS
Pin_Col__5__SHIFT EQU 3
Pin_Col__5__SLW EQU CYREG_PRT6_SLW
Pin_Col__6__AG EQU CYREG_PRT6_AG
Pin_Col__6__AMUX EQU CYREG_PRT6_AMUX
Pin_Col__6__BIE EQU CYREG_PRT6_BIE
Pin_Col__6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Col__6__BYP EQU CYREG_PRT6_BYP
Pin_Col__6__CTL EQU CYREG_PRT6_CTL
Pin_Col__6__DM0 EQU CYREG_PRT6_DM0
Pin_Col__6__DM1 EQU CYREG_PRT6_DM1
Pin_Col__6__DM2 EQU CYREG_PRT6_DM2
Pin_Col__6__DR EQU CYREG_PRT6_DR
Pin_Col__6__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Col__6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Col__6__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Col__6__MASK EQU 0x20
Pin_Col__6__PC EQU CYREG_PRT6_PC5
Pin_Col__6__PORT EQU 6
Pin_Col__6__PRT EQU CYREG_PRT6_PRT
Pin_Col__6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Col__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Col__6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Col__6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Col__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Col__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Col__6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Col__6__PS EQU CYREG_PRT6_PS
Pin_Col__6__SHIFT EQU 5
Pin_Col__6__SLW EQU CYREG_PRT6_SLW
Pin_Col__7__AG EQU CYREG_PRT6_AG
Pin_Col__7__AMUX EQU CYREG_PRT6_AMUX
Pin_Col__7__BIE EQU CYREG_PRT6_BIE
Pin_Col__7__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Col__7__BYP EQU CYREG_PRT6_BYP
Pin_Col__7__CTL EQU CYREG_PRT6_CTL
Pin_Col__7__DM0 EQU CYREG_PRT6_DM0
Pin_Col__7__DM1 EQU CYREG_PRT6_DM1
Pin_Col__7__DM2 EQU CYREG_PRT6_DM2
Pin_Col__7__DR EQU CYREG_PRT6_DR
Pin_Col__7__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Col__7__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Col__7__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Col__7__MASK EQU 0x80
Pin_Col__7__PC EQU CYREG_PRT6_PC7
Pin_Col__7__PORT EQU 6
Pin_Col__7__PRT EQU CYREG_PRT6_PRT
Pin_Col__7__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Col__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Col__7__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Col__7__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Col__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Col__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Col__7__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Col__7__PS EQU CYREG_PRT6_PS
Pin_Col__7__SHIFT EQU 7
Pin_Col__7__SLW EQU CYREG_PRT6_SLW
Pin_Col__8__AG EQU CYREG_PRT12_AG
Pin_Col__8__BIE EQU CYREG_PRT12_BIE
Pin_Col__8__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Col__8__BYP EQU CYREG_PRT12_BYP
Pin_Col__8__DM0 EQU CYREG_PRT12_DM0
Pin_Col__8__DM1 EQU CYREG_PRT12_DM1
Pin_Col__8__DM2 EQU CYREG_PRT12_DM2
Pin_Col__8__DR EQU CYREG_PRT12_DR
Pin_Col__8__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Col__8__MASK EQU 0x01
Pin_Col__8__PC EQU CYREG_PRT12_PC0
Pin_Col__8__PORT EQU 12
Pin_Col__8__PRT EQU CYREG_PRT12_PRT
Pin_Col__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Col__8__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Col__8__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Col__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Col__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Col__8__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Col__8__PS EQU CYREG_PRT12_PS
Pin_Col__8__SHIFT EQU 0
Pin_Col__8__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Col__8__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Col__8__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Col__8__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Col__8__SLW EQU CYREG_PRT12_SLW
Pin_Col__9__AG EQU CYREG_PRT12_AG
Pin_Col__9__BIE EQU CYREG_PRT12_BIE
Pin_Col__9__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Col__9__BYP EQU CYREG_PRT12_BYP
Pin_Col__9__DM0 EQU CYREG_PRT12_DM0
Pin_Col__9__DM1 EQU CYREG_PRT12_DM1
Pin_Col__9__DM2 EQU CYREG_PRT12_DM2
Pin_Col__9__DR EQU CYREG_PRT12_DR
Pin_Col__9__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Col__9__MASK EQU 0x02
Pin_Col__9__PC EQU CYREG_PRT12_PC1
Pin_Col__9__PORT EQU 12
Pin_Col__9__PRT EQU CYREG_PRT12_PRT
Pin_Col__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Col__9__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Col__9__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Col__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Col__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Col__9__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Col__9__PS EQU CYREG_PRT12_PS
Pin_Col__9__SHIFT EQU 1
Pin_Col__9__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Col__9__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Col__9__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Col__9__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Col__9__SLW EQU CYREG_PRT12_SLW

; Pin_1
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT3_PC0
Pin_1__0__PORT EQU 3
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT3_AG
Pin_1__AMUX EQU CYREG_PRT3_AMUX
Pin_1__BIE EQU CYREG_PRT3_BIE
Pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__BYP EQU CYREG_PRT3_BYP
Pin_1__CTL EQU CYREG_PRT3_CTL
Pin_1__DM0 EQU CYREG_PRT3_DM0
Pin_1__DM1 EQU CYREG_PRT3_DM1
Pin_1__DM2 EQU CYREG_PRT3_DM2
Pin_1__DR EQU CYREG_PRT3_DR
Pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 3
Pin_1__PRT EQU CYREG_PRT3_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__PS EQU CYREG_PRT3_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT3_SLW

; Pin_2
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT3_PC1
Pin_2__0__PORT EQU 3
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT3_AG
Pin_2__AMUX EQU CYREG_PRT3_AMUX
Pin_2__BIE EQU CYREG_PRT3_BIE
Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_2__BYP EQU CYREG_PRT3_BYP
Pin_2__CTL EQU CYREG_PRT3_CTL
Pin_2__DM0 EQU CYREG_PRT3_DM0
Pin_2__DM1 EQU CYREG_PRT3_DM1
Pin_2__DM2 EQU CYREG_PRT3_DM2
Pin_2__DR EQU CYREG_PRT3_DR
Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 3
Pin_2__PRT EQU CYREG_PRT3_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_2__PS EQU CYREG_PRT3_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 2
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
autoVrefComparator__CLK EQU CYREG_CMP1_CLK
autoVrefComparator__CMP_MASK EQU 0x02
autoVrefComparator__CMP_NUMBER EQU 1
autoVrefComparator__CR EQU CYREG_CMP1_CR
autoVrefComparator__LUT__CR EQU CYREG_LUT1_CR
autoVrefComparator__LUT__MSK EQU CYREG_LUT_MSK
autoVrefComparator__LUT__MSK_MASK EQU 0x02
autoVrefComparator__LUT__MSK_SHIFT EQU 1
autoVrefComparator__LUT__MX EQU CYREG_LUT1_MX
autoVrefComparator__LUT__SR EQU CYREG_LUT_SR
autoVrefComparator__LUT__SR_MASK EQU 0x02
autoVrefComparator__LUT__SR_SHIFT EQU 1
autoVrefComparator__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
autoVrefComparator__PM_ACT_MSK EQU 0x04
autoVrefComparator__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
autoVrefComparator__PM_STBY_MSK EQU 0x04
autoVrefComparator__SW0 EQU CYREG_CMP1_SW0
autoVrefComparator__SW2 EQU CYREG_CMP1_SW2
autoVrefComparator__SW3 EQU CYREG_CMP1_SW3
autoVrefComparator__SW4 EQU CYREG_CMP1_SW4
autoVrefComparator__SW6 EQU CYREG_CMP1_SW6
autoVrefComparator__TR EQU CYREG_CMP1_TR
autoVrefComparator__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
autoVrefComparator__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
autoVrefComparator__WRK EQU CYREG_CMP_WRK
autoVrefComparator__WRK_MASK EQU 0x02
autoVrefComparator__WRK_SHIFT EQU 1
BCLK__BUS_CLK__HZ EQU 70000000
BCLK__BUS_CLK__KHZ EQU 70000
BCLK__BUS_CLK__MHZ EQU 70
CYDEV_BOOTLOADER_CHECKSUM EQU 0
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 10
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_ES1
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_ES1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU 1
CYDEV_CONFIGURATION_MODE EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DEBUGGING_DPS EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 4096
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_STACK_SIZE EQU 16384
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00003304
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
