<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.10.0" />
<title>pyv.models API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/highlight.min.js" integrity="sha256-Uv3H6lx7dJmRfRvH8TH6kJD1TSK1aFcwgx+mdg3epi8=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>pyv.models</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">from pyv.stages import IFStage, IDStage, EXStage, MEMStage, WBStage, BranchUnit
from pyv.mem import Memory
from pyv.reg import Regfile, RegBase
from pyv.module import Module
from pyv.simulator import Simulator

class Model:
    &#34;&#34;&#34;Base class for all core models.
    &#34;&#34;&#34;
    def __init__(self, customLog = None):
        self.cycles = 0
        self.sim = Simulator(customLog)

    def run(self, num_cycles=1):
        &#34;&#34;&#34;Runs the simulation.

        Args:
            num_cycles (int, optional): Number of clock cycles to simulate. Defaults to 1.
        &#34;&#34;&#34;
        self.sim.run(num_cycles)
    
    def getCycles(self):
        &#34;&#34;&#34;Get number cycles executed.

        Returns:
            int: Number of executed cycles.
        &#34;&#34;&#34;
        return self.sim.getCycles()

class SingleCycle(Module):
    &#34;&#34;&#34;Implements a simple, 5-stage, single cylce RISC-V CPU.

    Default memory size: 8 KiB
    &#34;&#34;&#34;
    def __init__(self):
        # Stages/modules
        self.regf = Regfile()
        self.mem = Memory(8*1024)
        self.if_stg = IFStage(self.mem)
        self.id_stg = IDStage(self.regf)
        self.ex_stg = EXStage()
        self.mem_stg = MEMStage(self.mem)
        self.wb_stg = WBStage(self.regf)
        self.bu = BranchUnit()

        # Connect stages
        self.if_stg.npc_i        .connect(self.bu.npc_o)
        self.id_stg.IFID_i       .connect(self.if_stg.IFID_o)
        self.ex_stg.IDEX_i       .connect(self.id_stg.IDEX_o)
        self.mem_stg.EXMEM_i     .connect(self.ex_stg.EXMEM_o)
        self.wb_stg.MEMWB_i      .connect(self.mem_stg.MEMWB_o)
        self.bu.pc_i             .connect(self.if_stg.IFID_o[&#39;pc&#39;])
        self.bu.take_branch_i    .connect(self.ex_stg.EXMEM_o[&#39;take_branch&#39;])
        self.bu.target_i         .connect(self.ex_stg.EXMEM_o[&#39;alu_res&#39;]) 

class SingleCycleModel(Model):
    &#34;&#34;&#34;Model wrapper for SingleCycle.&#34;&#34;&#34;

    def __init__(self):
        #super().__init__(self.log)
        super().__init__()

        self.core = SingleCycle()
    
    def log(self):
        &#34;&#34;&#34;Custom log function.

        We pass it to the simulator in the constructor.
        &#34;&#34;&#34;
        print(&#34;PC = 0x%08X&#34; % self.core.if_stg.pc_reg.cur.read())
        print(&#34;IR = 0x%08X&#34; % self.core.if_stg.ir_reg.cur.read())
        
    def load_instructions(self, instructions):
        &#34;&#34;&#34;Load instructions into the instruction memory.

        Args:
            instructions (list): List of instruction words.
        &#34;&#34;&#34;
        addr = 0
        for i in instructions:
            self.core.if_stg.imem.write(addr, i, 4)
            addr+=4
    
    def load_binary(self, file):
        &#34;&#34;&#34;Load a program binary into the instruction memory.

        Args:
            file (string): Path to the binary.
        &#34;&#34;&#34;
        f = open(file, &#39;rb&#39;)
        ba = bytearray(f.read())
        f.close()
        inst = list(ba)

        self.core.if_stg.imem.mem[:len(inst)] = inst
    
    def readReg(self, reg):
        &#34;&#34;&#34;Read a register in the register file.

        Args:
            reg (int): index of register to be read.

        Returns:
            int: Value of register.
        &#34;&#34;&#34;
        return self.core.regf.read(reg)
    
    def readPC(self):
        &#34;&#34;&#34;Read current program counter (PC).

        Returns:
            int: current program counter
        &#34;&#34;&#34;
        return self.core.if_stg.pc_reg.cur.read()
    
    def readDataMem(self, addr, nbytes):
        &#34;&#34;&#34;Read bytes from data memory.

        Args:
            addr (int): Address to read from
            nbytes (int): How many bytes to read starting from `addr`.

        Returns:
            list: List of bytes.
        &#34;&#34;&#34;
        return [hex(self.core.mem_stg.mem.read(addr+i, 1))  for i in range(0, nbytes)]
    
    def readInstMem(self, addr, nbytes):
        &#34;&#34;&#34;Read bytes from instruction memory.

        Args:
            addr (int): Address to read from
            nbytes (int): How many bytes to read starting from `addr`.

        Returns:
            list: List of bytes.
        &#34;&#34;&#34;
        return [hex(self.core.if_stg.imem.read(addr+i, 1))  for i in range(0, nbytes)]</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="pyv.models.Model"><code class="flex name class">
<span>class <span class="ident">Model</span></span>
<span>(</span><span>customLog=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Base class for all core models.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class Model:
    &#34;&#34;&#34;Base class for all core models.
    &#34;&#34;&#34;
    def __init__(self, customLog = None):
        self.cycles = 0
        self.sim = Simulator(customLog)

    def run(self, num_cycles=1):
        &#34;&#34;&#34;Runs the simulation.

        Args:
            num_cycles (int, optional): Number of clock cycles to simulate. Defaults to 1.
        &#34;&#34;&#34;
        self.sim.run(num_cycles)
    
    def getCycles(self):
        &#34;&#34;&#34;Get number cycles executed.

        Returns:
            int: Number of executed cycles.
        &#34;&#34;&#34;
        return self.sim.getCycles()</code></pre>
</details>
<h3>Subclasses</h3>
<ul class="hlist">
<li><a title="pyv.models.SingleCycleModel" href="#pyv.models.SingleCycleModel">SingleCycleModel</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="pyv.models.Model.getCycles"><code class="name flex">
<span>def <span class="ident">getCycles</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Get number cycles executed.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>int</code></dt>
<dd>Number of executed cycles.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def getCycles(self):
    &#34;&#34;&#34;Get number cycles executed.

    Returns:
        int: Number of executed cycles.
    &#34;&#34;&#34;
    return self.sim.getCycles()</code></pre>
</details>
</dd>
<dt id="pyv.models.Model.run"><code class="name flex">
<span>def <span class="ident">run</span></span>(<span>self, num_cycles=1)</span>
</code></dt>
<dd>
<div class="desc"><p>Runs the simulation.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>num_cycles</code></strong> :&ensp;<code>int</code>, optional</dt>
<dd>Number of clock cycles to simulate. Defaults to 1.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def run(self, num_cycles=1):
    &#34;&#34;&#34;Runs the simulation.

    Args:
        num_cycles (int, optional): Number of clock cycles to simulate. Defaults to 1.
    &#34;&#34;&#34;
    self.sim.run(num_cycles)</code></pre>
</details>
</dd>
</dl>
</dd>
<dt id="pyv.models.SingleCycle"><code class="flex name class">
<span>class <span class="ident">SingleCycle</span></span>
</code></dt>
<dd>
<div class="desc"><p>Implements a simple, 5-stage, single cylce RISC-V CPU.</p>
<p>Default memory size: 8 KiB</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class SingleCycle(Module):
    &#34;&#34;&#34;Implements a simple, 5-stage, single cylce RISC-V CPU.

    Default memory size: 8 KiB
    &#34;&#34;&#34;
    def __init__(self):
        # Stages/modules
        self.regf = Regfile()
        self.mem = Memory(8*1024)
        self.if_stg = IFStage(self.mem)
        self.id_stg = IDStage(self.regf)
        self.ex_stg = EXStage()
        self.mem_stg = MEMStage(self.mem)
        self.wb_stg = WBStage(self.regf)
        self.bu = BranchUnit()

        # Connect stages
        self.if_stg.npc_i        .connect(self.bu.npc_o)
        self.id_stg.IFID_i       .connect(self.if_stg.IFID_o)
        self.ex_stg.IDEX_i       .connect(self.id_stg.IDEX_o)
        self.mem_stg.EXMEM_i     .connect(self.ex_stg.EXMEM_o)
        self.wb_stg.MEMWB_i      .connect(self.mem_stg.MEMWB_o)
        self.bu.pc_i             .connect(self.if_stg.IFID_o[&#39;pc&#39;])
        self.bu.take_branch_i    .connect(self.ex_stg.EXMEM_o[&#39;take_branch&#39;])
        self.bu.target_i         .connect(self.ex_stg.EXMEM_o[&#39;alu_res&#39;]) </code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></li>
</ul>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></b></code>:
<ul class="hlist">
<li><code><a title="pyv.module.Module.onPortChange" href="module.html#pyv.module.Module.onPortChange">onPortChange</a></code></li>
<li><code><a title="pyv.module.Module.process" href="module.html#pyv.module.Module.process">process</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="pyv.models.SingleCycleModel"><code class="flex name class">
<span>class <span class="ident">SingleCycleModel</span></span>
</code></dt>
<dd>
<div class="desc"><p>Model wrapper for SingleCycle.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class SingleCycleModel(Model):
    &#34;&#34;&#34;Model wrapper for SingleCycle.&#34;&#34;&#34;

    def __init__(self):
        #super().__init__(self.log)
        super().__init__()

        self.core = SingleCycle()
    
    def log(self):
        &#34;&#34;&#34;Custom log function.

        We pass it to the simulator in the constructor.
        &#34;&#34;&#34;
        print(&#34;PC = 0x%08X&#34; % self.core.if_stg.pc_reg.cur.read())
        print(&#34;IR = 0x%08X&#34; % self.core.if_stg.ir_reg.cur.read())
        
    def load_instructions(self, instructions):
        &#34;&#34;&#34;Load instructions into the instruction memory.

        Args:
            instructions (list): List of instruction words.
        &#34;&#34;&#34;
        addr = 0
        for i in instructions:
            self.core.if_stg.imem.write(addr, i, 4)
            addr+=4
    
    def load_binary(self, file):
        &#34;&#34;&#34;Load a program binary into the instruction memory.

        Args:
            file (string): Path to the binary.
        &#34;&#34;&#34;
        f = open(file, &#39;rb&#39;)
        ba = bytearray(f.read())
        f.close()
        inst = list(ba)

        self.core.if_stg.imem.mem[:len(inst)] = inst
    
    def readReg(self, reg):
        &#34;&#34;&#34;Read a register in the register file.

        Args:
            reg (int): index of register to be read.

        Returns:
            int: Value of register.
        &#34;&#34;&#34;
        return self.core.regf.read(reg)
    
    def readPC(self):
        &#34;&#34;&#34;Read current program counter (PC).

        Returns:
            int: current program counter
        &#34;&#34;&#34;
        return self.core.if_stg.pc_reg.cur.read()
    
    def readDataMem(self, addr, nbytes):
        &#34;&#34;&#34;Read bytes from data memory.

        Args:
            addr (int): Address to read from
            nbytes (int): How many bytes to read starting from `addr`.

        Returns:
            list: List of bytes.
        &#34;&#34;&#34;
        return [hex(self.core.mem_stg.mem.read(addr+i, 1))  for i in range(0, nbytes)]
    
    def readInstMem(self, addr, nbytes):
        &#34;&#34;&#34;Read bytes from instruction memory.

        Args:
            addr (int): Address to read from
            nbytes (int): How many bytes to read starting from `addr`.

        Returns:
            list: List of bytes.
        &#34;&#34;&#34;
        return [hex(self.core.if_stg.imem.read(addr+i, 1))  for i in range(0, nbytes)]</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="pyv.models.Model" href="#pyv.models.Model">Model</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="pyv.models.SingleCycleModel.load_binary"><code class="name flex">
<span>def <span class="ident">load_binary</span></span>(<span>self, file)</span>
</code></dt>
<dd>
<div class="desc"><p>Load a program binary into the instruction memory.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>file</code></strong> :&ensp;<code>string</code></dt>
<dd>Path to the binary.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def load_binary(self, file):
    &#34;&#34;&#34;Load a program binary into the instruction memory.

    Args:
        file (string): Path to the binary.
    &#34;&#34;&#34;
    f = open(file, &#39;rb&#39;)
    ba = bytearray(f.read())
    f.close()
    inst = list(ba)

    self.core.if_stg.imem.mem[:len(inst)] = inst</code></pre>
</details>
</dd>
<dt id="pyv.models.SingleCycleModel.load_instructions"><code class="name flex">
<span>def <span class="ident">load_instructions</span></span>(<span>self, instructions)</span>
</code></dt>
<dd>
<div class="desc"><p>Load instructions into the instruction memory.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>instructions</code></strong> :&ensp;<code>list</code></dt>
<dd>List of instruction words.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def load_instructions(self, instructions):
    &#34;&#34;&#34;Load instructions into the instruction memory.

    Args:
        instructions (list): List of instruction words.
    &#34;&#34;&#34;
    addr = 0
    for i in instructions:
        self.core.if_stg.imem.write(addr, i, 4)
        addr+=4</code></pre>
</details>
</dd>
<dt id="pyv.models.SingleCycleModel.log"><code class="name flex">
<span>def <span class="ident">log</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Custom log function.</p>
<p>We pass it to the simulator in the constructor.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def log(self):
    &#34;&#34;&#34;Custom log function.

    We pass it to the simulator in the constructor.
    &#34;&#34;&#34;
    print(&#34;PC = 0x%08X&#34; % self.core.if_stg.pc_reg.cur.read())
    print(&#34;IR = 0x%08X&#34; % self.core.if_stg.ir_reg.cur.read())</code></pre>
</details>
</dd>
<dt id="pyv.models.SingleCycleModel.readDataMem"><code class="name flex">
<span>def <span class="ident">readDataMem</span></span>(<span>self, addr, nbytes)</span>
</code></dt>
<dd>
<div class="desc"><p>Read bytes from data memory.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>addr</code></strong> :&ensp;<code>int</code></dt>
<dd>Address to read from</dd>
<dt><strong><code>nbytes</code></strong> :&ensp;<code>int</code></dt>
<dd>How many bytes to read starting from <code>addr</code>.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>list</code></dt>
<dd>List of bytes.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def readDataMem(self, addr, nbytes):
    &#34;&#34;&#34;Read bytes from data memory.

    Args:
        addr (int): Address to read from
        nbytes (int): How many bytes to read starting from `addr`.

    Returns:
        list: List of bytes.
    &#34;&#34;&#34;
    return [hex(self.core.mem_stg.mem.read(addr+i, 1))  for i in range(0, nbytes)]</code></pre>
</details>
</dd>
<dt id="pyv.models.SingleCycleModel.readInstMem"><code class="name flex">
<span>def <span class="ident">readInstMem</span></span>(<span>self, addr, nbytes)</span>
</code></dt>
<dd>
<div class="desc"><p>Read bytes from instruction memory.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>addr</code></strong> :&ensp;<code>int</code></dt>
<dd>Address to read from</dd>
<dt><strong><code>nbytes</code></strong> :&ensp;<code>int</code></dt>
<dd>How many bytes to read starting from <code>addr</code>.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>list</code></dt>
<dd>List of bytes.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def readInstMem(self, addr, nbytes):
    &#34;&#34;&#34;Read bytes from instruction memory.

    Args:
        addr (int): Address to read from
        nbytes (int): How many bytes to read starting from `addr`.

    Returns:
        list: List of bytes.
    &#34;&#34;&#34;
    return [hex(self.core.if_stg.imem.read(addr+i, 1))  for i in range(0, nbytes)]</code></pre>
</details>
</dd>
<dt id="pyv.models.SingleCycleModel.readPC"><code class="name flex">
<span>def <span class="ident">readPC</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Read current program counter (PC).</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>int</code></dt>
<dd>current program counter</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def readPC(self):
    &#34;&#34;&#34;Read current program counter (PC).

    Returns:
        int: current program counter
    &#34;&#34;&#34;
    return self.core.if_stg.pc_reg.cur.read()</code></pre>
</details>
</dd>
<dt id="pyv.models.SingleCycleModel.readReg"><code class="name flex">
<span>def <span class="ident">readReg</span></span>(<span>self, reg)</span>
</code></dt>
<dd>
<div class="desc"><p>Read a register in the register file.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>reg</code></strong> :&ensp;<code>int</code></dt>
<dd>index of register to be read.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>int</code></dt>
<dd>Value of register.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def readReg(self, reg):
    &#34;&#34;&#34;Read a register in the register file.

    Args:
        reg (int): index of register to be read.

    Returns:
        int: Value of register.
    &#34;&#34;&#34;
    return self.core.regf.read(reg)</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="pyv.models.Model" href="#pyv.models.Model">Model</a></b></code>:
<ul class="hlist">
<li><code><a title="pyv.models.Model.getCycles" href="#pyv.models.Model.getCycles">getCycles</a></code></li>
<li><code><a title="pyv.models.Model.run" href="#pyv.models.Model.run">run</a></code></li>
</ul>
</li>
</ul>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="pyv" href="index.html">pyv</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="pyv.models.Model" href="#pyv.models.Model">Model</a></code></h4>
<ul class="">
<li><code><a title="pyv.models.Model.getCycles" href="#pyv.models.Model.getCycles">getCycles</a></code></li>
<li><code><a title="pyv.models.Model.run" href="#pyv.models.Model.run">run</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="pyv.models.SingleCycle" href="#pyv.models.SingleCycle">SingleCycle</a></code></h4>
</li>
<li>
<h4><code><a title="pyv.models.SingleCycleModel" href="#pyv.models.SingleCycleModel">SingleCycleModel</a></code></h4>
<ul class="two-column">
<li><code><a title="pyv.models.SingleCycleModel.load_binary" href="#pyv.models.SingleCycleModel.load_binary">load_binary</a></code></li>
<li><code><a title="pyv.models.SingleCycleModel.load_instructions" href="#pyv.models.SingleCycleModel.load_instructions">load_instructions</a></code></li>
<li><code><a title="pyv.models.SingleCycleModel.log" href="#pyv.models.SingleCycleModel.log">log</a></code></li>
<li><code><a title="pyv.models.SingleCycleModel.readDataMem" href="#pyv.models.SingleCycleModel.readDataMem">readDataMem</a></code></li>
<li><code><a title="pyv.models.SingleCycleModel.readInstMem" href="#pyv.models.SingleCycleModel.readInstMem">readInstMem</a></code></li>
<li><code><a title="pyv.models.SingleCycleModel.readPC" href="#pyv.models.SingleCycleModel.readPC">readPC</a></code></li>
<li><code><a title="pyv.models.SingleCycleModel.readReg" href="#pyv.models.SingleCycleModel.readReg">readReg</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc" title="pdoc: Python API documentation generator"><cite>pdoc</cite> 0.10.0</a>.</p>
</footer>
</body>
</html>