Release 14.4 - xst P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: mb_mcs_sys.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mb_mcs_sys.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mb_mcs_sys"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : mb_mcs_sys
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_dir/mb_mcs.v" into library work
Parsing module <mb_mcs>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" into library work
Parsing module <mb_mcs_sys>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mb_mcs_sys>.

Elaborating module <mb_mcs>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 56: Assignment to IO_Addr_Strobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 57: Assignment to IO_Read_Strobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 58: Assignment to IO_Write_Strobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 59: Assignment to IO_Address ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 60: Assignment to IO_Byte_Enable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 61: Assignment to IO_Write_Data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 66: Assignment to FIT1_Interrupt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 67: Assignment to FIT1_Toggle ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 68: Assignment to PIT1_Interrupt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 69: Assignment to PIT1_Toggle ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 72: Assignment to GPI1_Interrupt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 74: Assignment to INTC_IRQ ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" Line 26: Net <IO_Read_Data[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mb_mcs_sys>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v".
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <IO_Address> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <IO_Byte_Enable> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <IO_Write_Data> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <IO_Addr_Strobe> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <IO_Read_Strobe> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <IO_Write_Strobe> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <FIT1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <FIT1_Toggle> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <PIT1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <PIT1_Toggle> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <GPI1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/mb_mcs_sys.v" line 53: Output port <INTC_IRQ> of the instance <mcs_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <IO_Read_Data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mb_mcs_sys> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mb_mcs.ngc>.
Loading core <mb_mcs> for timing and area information for instance <mcs_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mb_mcs_sys> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mb_mcs_sys, actual ratio is 3.
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 27 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 27 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mb_mcs_sys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1414
#      GND                         : 2
#      INV                         : 15
#      LUT1                        : 12
#      LUT2                        : 93
#      LUT3                        : 245
#      LUT4                        : 255
#      LUT5                        : 103
#      LUT6                        : 228
#      LUT6_2                      : 106
#      MULT_AND                    : 35
#      MUXCY                       : 27
#      MUXCY_L                     : 113
#      MUXF5                       : 66
#      MUXF6                       : 1
#      MUXF7                       : 13
#      VCC                         : 1
#      XORCY                       : 99
# FlipFlops/Latches                : 1279
#      FD                          : 215
#      FDC                         : 19
#      FDC_1                       : 5
#      FDCE                        : 15
#      FDE                         : 441
#      FDE_1                       : 8
#      FDP                         : 5
#      FDR                         : 220
#      FDRE                        : 321
#      FDRE_1                      : 1
#      FDS                         : 11
#      FDSE                        : 18
# RAMS                             : 80
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 16
# Shift Registers                  : 105
#      SRL16E                      : 94
#      SRLC16E                     : 11
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 6
#      OBUF                        : 5
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1279  out of  54576     2%  
 Number of Slice LUTs:                 1290  out of  27288     4%  
    Number used as Logic:              1057  out of  27288     3%  
    Number used as Memory:              233  out of   6408     3%  
       Number used as RAM:              128
       Number used as SRL:              105

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2135
   Number with an unused Flip Flop:     856  out of   2135    40%  
   Number with an unused LUT:           845  out of   2135    39%  
   Number of fully used LUT-FF pairs:   434  out of   2135    20%  
   Number of unique control sets:        90

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    218     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of    116    13%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                        | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
Clk                                | BUFGP                                                                                                        | 1180  |
mcs_0/U0/Debug.mdm_0/drck_i        | BUFG                                                                                                         | 209   |
mcs_0/U0/Debug.mdm_0/update        | NONE(mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0)| 41    |
mcs_0/N1                           | NONE(mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE)              | 34    |
-----------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.077ns (Maximum Frequency: 123.805MHz)
   Minimum input arrival time before clock: 7.382ns
   Maximum output required time after clock: 6.532ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.067ns (frequency: 123.967MHz)
  Total number of paths / destination ports: 181703 / 3661
-------------------------------------------------------------------------
Delay:               8.067ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             48   0.447   1.519  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>)
     SRL16E:A2->Q         52   0.203   1.808  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 (U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<0>)
     LUT4:I0->O            1   0.203   0.827  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_1)
     LUT4:I0->O           32   0.203   1.520  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4 (U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2)
     LUT3:I0->O            1   0.205   0.827  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I11 (U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I1)
     LUT5:I1->O            1   0.203   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I12 (U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op2_I)
     FDE:D                     0.102          U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF
    ----------------------------------------
    Total                      8.067ns (1.566ns logic, 6.501ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Clock period: 6.953ns (frequency: 143.817MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               3.477ns (Levels of Logic = 10)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Source Clock:      mcs_0/U0/Debug.mdm_0/drck_i falling
  Destination Clock: mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.924  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.203   1.132  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1 (U0/microblaze_0_mdm_bus_Dbg_Shift)
     LUT2:I0->O            1   0.203   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7)
     FD:D                      0.102          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
    ----------------------------------------
    Total                      3.477ns (1.421ns logic, 2.056ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Clock period: 8.077ns (frequency: 123.805MHz)
  Total number of paths / destination ports: 261 / 50
-------------------------------------------------------------------------
Delay:               4.039ns (Levels of Logic = 2)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk (FF)
  Source Clock:      mcs_0/U0/Debug.mdm_0/update falling
  Destination Clock: mcs_0/U0/Debug.mdm_0/update rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.322  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT6:I0->O            4   0.203   0.684  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o111 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11)
     LUT5:I4->O           10   0.205   0.856  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En<0>1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.322          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk
    ----------------------------------------
    Total                      4.039ns (1.177ns logic, 2.862ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/N1'
  Clock period: 2.001ns (frequency: 499.763MHz)
  Total number of paths / destination ports: 137 / 81
-------------------------------------------------------------------------
Delay:               2.001ns (Levels of Logic = 5)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I (FF)
  Source Clock:      mcs_0/N1 rising
  Destination Clock: mcs_0/N1 rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I to mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   0.857  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr<0>)
     LUT1:I0->O            1   0.205   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt)
     MUXCY_L:S->LO         1   0.172   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<1>)
     MUXCY_L:CI->LO        1   0.019   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<2>)
     MUXCY_L:CI->LO        0   0.019   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<3>)
     XORCY:CI->O           1   0.180   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A<3>)
     FDRE:D                    0.102          U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I
    ----------------------------------------
    Total                      2.001ns (1.144ns logic, 0.857ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 15 / 12
-------------------------------------------------------------------------
Offset:              3.143ns (Levels of Logic = 14)
  Source:            dip_sw<0> (PAD)
  Destination:       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Interrupt (FF)
  Destination Clock: Clk rising

  Data Path: dip_sw<0> to mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Interrupt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  dip_sw_0_IBUF (dip_sw_0_IBUF)
     begin scope: 'mcs_0:GPI1<0>'
     LUT6:I0->O            1   0.203   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<0> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<0> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<1> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<2> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<3> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<4> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<5> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<6> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<7> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<8> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<9> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<9>)
     MUXCY:CI->O           1   0.258   0.000  U0/iomodule_0/IOModule_Core_I1/GPI_I1/Mcompar_GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o_cy<10> (U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI[31]_Using_GPI.GPI_Sampled[31]_not_equal_3_o)
     FDR:D                     0.102          U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Interrupt
    ----------------------------------------
    Total                      3.143ns (2.128ns logic, 1.015ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.185ns (Levels of Logic = 10)
  Source:            mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Destination Clock: mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.079  U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (U0/Debug.mdm_0/shift)
     LUT6:I0->O           17   0.203   1.132  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1 (U0/microblaze_0_mdm_bus_Dbg_Shift)
     LUT2:I0->O            1   0.203   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7)
     FD:D                      0.102          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
    ----------------------------------------
    Total                      3.185ns (0.974ns logic, 2.211ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              7.382ns (Levels of Logic = 6)
  Source:            mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mcs_0/U0/Debug.mdm_0/update falling

  Data Path: mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     7   0.000   1.021  U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (U0/Debug.mdm_0/sel)
     LUT5:I1->O            1   0.203   0.827  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.203   0.827  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.203   0.579  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.430          U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      7.382ns (1.648ns logic, 5.734ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_3 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      Clk rising

  Data Path: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_3 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_3 (GPO1<3>)
     end scope: 'mcs_0:GPO1<3>'
     OBUF:I->O                 2.571          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Total number of paths / destination ports: 40 / 1
-------------------------------------------------------------------------
Offset:              4.739ns (Levels of Logic = 4)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mcs_0/U0/Debug.mdm_0/update falling

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 to mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           14   0.447   1.302  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command<5>)
     LUT5:I0->O            1   0.203   0.808  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i14)
     LUT5:I2->O            1   0.205   0.684  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17_SW0 (N150)
     LUT6:I4->O            1   0.203   0.684  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16)
     LUT6:I4->O            0   0.203   0.000  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139 (U0/Debug.mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      4.739ns (1.261ns logic, 3.478ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Total number of paths / destination ports: 213 / 1
-------------------------------------------------------------------------
Offset:              6.532ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 to mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.447   1.463  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count<2>)
     LUT3:I0->O            4   0.205   1.028  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO1111181 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118)
     LUT6:I1->O            1   0.203   0.924  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127)
     LUT6:I1->O            1   0.203   0.827  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i129 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128)
     LUT6:I2->O            1   0.203   0.827  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i131)
     LUT6:I2->O            0   0.203   0.000  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139 (U0/Debug.mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      6.532ns (1.464ns logic, 5.068ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
Clk                        |    8.067|         |         |         |
mcs_0/N1                   |    1.683|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i|    3.730|         |         |         |
mcs_0/U0/Debug.mdm_0/update|    3.616|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/N1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
mcs_0/N1                   |    2.001|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i|    1.063|         |         |         |
mcs_0/U0/Debug.mdm_0/update|    1.334|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/U0/Debug.mdm_0/drck_i
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
Clk                        |    3.314|         |         |         |
mcs_0/N1                   |    2.852|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i|    2.441|    3.477|    3.368|         |
mcs_0/U0/Debug.mdm_0/update|         |    4.833|    3.398|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/U0/Debug.mdm_0/update
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
Clk                        |    2.508|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i|    1.232|         |         |         |
mcs_0/U0/Debug.mdm_0/update|         |    4.039|    7.955|         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 13.75 secs
 
--> 


Total memory usage is 131504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   17 (   0 filtered)

