Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov  9 16:10:06 2023
| Host         : MyT14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |           40 |
| No           | No                    | Yes                    |             205 |           71 |
| No           | Yes                   | No                     |              53 |           15 |
| Yes          | No                    | No                     |            1324 |          874 |
| Yes          | No                    | Yes                    |            1092 |          671 |
| Yes          | Yes                   | No                     |              74 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------+------------------------------+------------------+----------------+--------------+
|                Clock Signal                |              Enable Signal             |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------+------------------------------+------------------+----------------+--------------+
|  CLK_GEN/clk_disp                          | BTN_SCAN/p_0_in                        |                              |                1 |              1 |         1.00 |
|  debug_clk                                 |                                        |                              |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG                       |                                        |                              |                2 |              4 |         2.00 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_3[0]   | rst_all                      |                3 |              4 |         1.33 |
|  core/reg_MEM_WB/exp_vector_WB_reg[3]_0[0] |                                        |                              |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu                           | DEBUG_CTRL/cust_counter                | rst_all                      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu                           | DEBUG_CTRL/reg_counter                 | rst_all                      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu                           | DEBUG_CTRL/beat_counter                | rst_all                      |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG                       | UART_BUFF/send_reg_0[0]                |                              |                2 |              8 |         4.00 |
|  led_clk_BUFG                              |                                        | DISPLAY/rst_all_reg          |                3 |              8 |         2.67 |
|  CLK_GEN/clk_cpu                           | UART_BUFF/update_head                  | rst_all                      |                3 |              9 |         3.00 |
|  CLK_GEN/clk_cpu                           | UART_BUFF/E[0]                         | rst_all                      |                4 |              9 |         2.25 |
|  debug_clk                                 | core/reg_IF_ID/rst_all_reg             | core/reg_IF_ID/rst_all_reg_0 |                2 |              9 |         4.50 |
|  debug_clk                                 | core/reg_IF_ID/isFlushed_reg_0[0]      | rst_all                      |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG                       |                                        | uart_tx_ctrl/bitTmr          |                4 |             14 |         3.50 |
|  CLK_GEN/clk_disp                          |                                        |                              |                6 |             19 |         3.17 |
|  CLK_GEN/clk_cpu                           |                                        |                              |                8 |             24 |         3.00 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_3[1]   | rst_all                      |               18 |             28 |         1.56 |
|  CLK100MHZ_IBUF_BUFG                       |                                        | CLK_GEN/led_clk_0            |                8 |             31 |         3.88 |
|  debug_clk                                 | core/reg_EXE_MEM/IR_MEM_reg[26]_1[0]   | rst_all                      |               15 |             32 |         2.13 |
|  debug_clk                                 | core/reg_EXE_MEM/IR_MEM_reg[22]_2[0]   | rst_all                      |               26 |             32 |         1.23 |
|  debug_clk                                 | core/reg_EXE_MEM/IR_MEM_reg[22]_0[0]   | rst_all                      |               21 |             32 |         1.52 |
|  debug_clk                                 | core/reg_EXE_MEM/IR_MEM_reg[22]_1[0]   | rst_all                      |               29 |             32 |         1.10 |
|  debug_clk                                 | core/reg_EXE_MEM/IR_MEM_reg[26]_0[0]   | rst_all                      |               19 |             32 |         1.68 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_16[0]  | rst_all                      |               15 |             32 |         2.13 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_17[0]  | rst_all                      |               19 |             32 |         1.68 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_2[0]   | rst_all                      |               24 |             32 |         1.33 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_6[0]   | rst_all                      |               22 |             32 |         1.45 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_4[0]   | rst_all                      |               22 |             32 |         1.45 |
|  debug_clk                                 | core/reg_EXE_MEM/E[0]                  | rst_all                      |               28 |             32 |         1.14 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_5[0]   | rst_all                      |               21 |             32 |         1.52 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_7[0]   | rst_all                      |               23 |             32 |         1.39 |
|  debug_clk                                 | core/reg_EXE_MEM/csr_rw_MEM_reg_21[0]  | rst_all                      |               16 |             32 |         2.00 |
|  debug_clk                                 | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0 | rst_all                      |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG                       | uart_tx_ctrl/bitIndex                  | uart_tx_ctrl/uart_ready      |                9 |             32 |         3.56 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_0[0]   | rst_all                      |               17 |             32 |         1.88 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_13[0]  | rst_all                      |               20 |             32 |         1.60 |
|  debug_clk                                 | core/reg_EXE_MEM/IR_MEM_reg[26]_2[0]   | rst_all                      |               22 |             32 |         1.45 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_3[0]   | rst_all                      |               20 |             32 |         1.60 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_12[0]  | rst_all                      |               19 |             32 |         1.68 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_8[0]   | rst_all                      |               13 |             32 |         2.46 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_11[0]  | rst_all                      |               18 |             32 |         1.78 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_4[0]   | rst_all                      |               23 |             32 |         1.39 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_5[0]   | rst_all                      |               24 |             32 |         1.33 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_14[0]  | rst_all                      |               21 |             32 |         1.52 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_10[0]  | rst_all                      |               16 |             32 |         2.00 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_6[0]   | rst_all                      |               27 |             32 |         1.19 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_9[0]   | rst_all                      |               15 |             32 |         2.13 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_7[0]   | rst_all                      |               15 |             32 |         2.13 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_2[0]   | rst_all                      |               15 |             32 |         2.13 |
| ~debug_clk                                 | core/reg_MEM_WB/RegWrite_WB_reg_1[0]   | rst_all                      |               16 |             32 |         2.00 |
|  debug_clk                                 | core/reg_IF_ID/E[0]                    | rst_all                      |               31 |             58 |         1.87 |
|  led_clk_BUFG                              |                                        |                              |               19 |             60 |         3.16 |
|  debug_clk                                 | core/reg_EXE_MEM/rst_all_reg[0]        |                              |               27 |             65 |         2.41 |
|  debug_clk                                 | core/reg_IF_ID/rst_all_reg             |                              |               39 |             96 |         2.46 |
|  debug_clk                                 | core/reg_ID_EX/rst_all_reg             |                              |               68 |            130 |         1.91 |
|  debug_clk                                 |                                        | rst_all                      |               71 |            205 |         2.89 |
| ~debug_clk                                 | core/reg_EXE_MEM/WR_MEM_reg_1[0]       |                              |              737 |           1024 |         1.39 |
+--------------------------------------------+----------------------------------------+------------------------------+------------------+----------------+--------------+


