HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ten_mhz_clock|clock_out_inferred_clock which controls 17 sequential elements including modulator_0.clock_counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(106);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi\synthesis\top.srr'/linenumber/106||modulator.v(26);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\xorfi\hdl\modulator.v'/linenumber/26
Implementation;Synthesis|| MT530 ||@W:Found inferred clock two_mhz_clock|clock_out_inferred_clock which controls 1 sequential elements including data_rate_0.output_data_rate. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(107);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi\synthesis\top.srr'/linenumber/107||data_rate.v(24);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\xorfi\hdl\data_rate.v'/linenumber/24
Implementation;Synthesis|| MT530 ||@W:Found inferred clock pll_core|GLA_inferred_clock which controls 35 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(108);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi\synthesis\top.srr'/linenumber/108||main_clock.v(26);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\xorfi\hdl\main_clock.v'/linenumber/26
Implementation;Synthesis|| MT420 ||@W:Found inferred clock two_mhz_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:two_mhz_clock_0.clock_out"||top.srr(231);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi\synthesis\top.srr'/linenumber/231||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ten_mhz_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:ten_mhz_clock_0.clock_out"||top.srr(233);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi\synthesis\top.srr'/linenumber/233||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock pll_core|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_core_0.GLA"||top.srr(235);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi\synthesis\top.srr'/linenumber/235||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||top.srr(252);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi\synthesis\top.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||top.srr(254);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\xorfi\synthesis\top.srr'/linenumber/254||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 6 Warning(s)||top.srr;liberoaction://open_report/file/top.srr||(null);(null)
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 2 Error(s) , 5 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||top_placeroute_log.rpt;liberoaction://open_report/file/top_placeroute_log.rpt||(null);(null)
Implementation;Generate BitStream;RootName:top
Implementation;Generate BitStream||(null)||Please refer to the log file for details about 1 Info(s)||top_prgdata_log.rpt;liberoaction://open_report/file/top_prgdata_log.rpt||(null);(null)
