
---------- Begin Simulation Statistics ----------
sim_seconds                                 26.716397                       # Number of seconds simulated
sim_ticks                                26716397305500                       # Number of ticks simulated
final_tick                               26716397305500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 656001                       # Simulator instruction rate (inst/s)
host_op_rate                                  1120166                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1752599216                       # Simulator tick rate (ticks/s)
host_mem_usage                               28194616                       # Number of bytes of host memory used
host_seconds                                 15243.87                       # Real time elapsed on the host
sim_insts                                 10000000001                       # Number of instructions simulated
sim_ops                                   17075668184                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       860976768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          861038208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        61440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    548259968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       548259968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         13452762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13453722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8566562                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8566562                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               2300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           32226530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32228829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          2300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             2300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20521478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20521478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20521478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              2300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          32226530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             52750308                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  3156869227                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                  1215688973                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                      23575624                       # TLB misses on read requests
system.cpu.dtb.wrMisses                      17492594                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                 13342218950                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            43                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   429                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      53432794611                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                 10000000001                       # Number of instructions committed
system.cpu.committedOps                   17075668184                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses           17059284747                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      2                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                   109403319                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts   1365718212                       # number of instructions that are conditional controls
system.cpu.num_int_insts                  17059284747                       # number of integer instructions
system.cpu.num_fp_insts                             2                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads         35924085904                       # number of times the integer registers were read
system.cpu.num_int_register_writes        14203636545                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    4                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   2                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads           7922631598                       # number of times the CC registers were read
system.cpu.num_cc_register_writes          6294697065                       # number of times the CC registers were written
system.cpu.num_mem_refs                    4372497930                       # number of memory refs
system.cpu.num_load_insts                  3156869227                       # Number of load instructions
system.cpu.num_store_insts                 1215628703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                53432794611                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                        1644067086                       # Number of branches fetched
system.cpu.op_class::No_OpClass              16357357      0.10%      0.10% # Class of executed instruction
system.cpu.op_class::IntAlu               12686449751     74.30%     74.39% # Class of executed instruction
system.cpu.op_class::IntMult                   358886      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::IntDiv                      4258      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.39% # Class of executed instruction
system.cpu.op_class::MemRead               3156869227     18.49%     92.88% # Class of executed instruction
system.cpu.op_class::MemWrite              1215628703      7.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                17075668184                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.253995                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          4372558198                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         149088572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.328594                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            729500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   499.253995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.975105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        8894204972                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       8894204972                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data   3038544841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      3038544841                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data   1184924785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1184924785                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data    4223469626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       4223469626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   4223469626                       # number of overall hits
system.cpu.dcache.overall_hits::total      4223469626                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data    118291618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     118291618                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     30764188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     30764188                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        32768                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        32768                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data    149055806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      149055806                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data    149088574                       # number of overall misses
system.cpu.dcache.overall_misses::total     149088574                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3814336532000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3814336532000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 5332950624500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 5332950624500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 9147287156500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 9147287156500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 9147287156500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 9147287156500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data   3156836459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   3156836459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data   1215688973                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1215688973                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        32768                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32768                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   4372525432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   4372525432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   4372558200                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   4372558200                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.037472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037472                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025306                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034096                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32245.197052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32245.197052                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 173349.305514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 173349.305514                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61368.204312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61368.204312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61354.716268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61354.716268                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6024034                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23907                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   251.977831                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     60080781                       # number of writebacks
system.cpu.dcache.writebacks::total          60080781                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data    118291617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    118291617                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     30764187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     30764187                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        32768                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        32768                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data    149055804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    149055804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data    149088572                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    149088572                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3696044785500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 3696044785500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5302186099000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5302186099000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data  14172128576                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  14172128576                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8998230884500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 8998230884500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9012403013076                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9012403013076                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.037472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034096                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034096                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31245.196230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31245.196230                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 172349.300146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 172349.300146                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 432499.041016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 432499.041016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60368.201996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60368.201996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60449.992190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60449.992190                       # average overall mshr miss latency
system.cpu.dcache.replacements              149088060                       # number of replacements
system.cpu.dcache.writebacks_zeroApp         60080781                       # number of writebacks_zeroApp
system.cpu.dcache.writebacks_firstApp               0                       # number of writebacks_firstApp
system.cpu.dcache.writebacks_secondApp              0                       # number of writebacks_secondApp
system.cpu.dcache.writebacks_thirdApp               0                       # number of writebacks_thirdApp
system.cpu.dcache.writebacks_fourthApp              0                       # number of writebacks_fourthApp
system.cpu.dcache.writebacks_fifthApp               0                       # number of writebacks_fifthApp
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.writebacks_zeroApp            0                       # number of writebacks_zeroApp
system.cpu.dtb_walker_cache.writebacks_firstApp            0                       # number of writebacks_firstApp
system.cpu.dtb_walker_cache.writebacks_secondApp            0                       # number of writebacks_secondApp
system.cpu.dtb_walker_cache.writebacks_thirdApp            0                       # number of writebacks_thirdApp
system.cpu.dtb_walker_cache.writebacks_fourthApp            0                       # number of writebacks_fourthApp
system.cpu.dtb_walker_cache.writebacks_fifthApp            0                       # number of writebacks_fifthApp
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.705820                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs         13342218950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1475                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          9045572.169492                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            417500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   417.705820                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.815832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       26684439375                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      26684439375                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst  13342217475                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total     13342217475                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst   13342217475                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total      13342217475                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst  13342217475                       # number of overall hits
system.cpu.icache.overall_hits::total     13342217475                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1475                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1475                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1475                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1475                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1475                       # number of overall misses
system.cpu.icache.overall_misses::total          1475                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    478040500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    478040500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    478040500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    478040500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    478040500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    478040500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst  13342218950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total  13342218950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst  13342218950                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total  13342218950                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst  13342218950                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total  13342218950                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 324095.254237                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 324095.254237                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 324095.254237                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 324095.254237                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 324095.254237                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 324095.254237                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1032                       # number of writebacks
system.cpu.icache.writebacks::total              1032                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1475                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1475                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1475                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1475                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1475                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    476565500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    476565500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    476565500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    476565500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    476565500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    476565500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 323095.254237                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 323095.254237                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 323095.254237                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 323095.254237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 323095.254237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 323095.254237                       # average overall mshr miss latency
system.cpu.icache.replacements                   1032                       # number of replacements
system.cpu.icache.writebacks_zeroApp             1032                       # number of writebacks_zeroApp
system.cpu.icache.writebacks_firstApp               0                       # number of writebacks_firstApp
system.cpu.icache.writebacks_secondApp              0                       # number of writebacks_secondApp
system.cpu.icache.writebacks_thirdApp               0                       # number of writebacks_thirdApp
system.cpu.icache.writebacks_fourthApp              0                       # number of writebacks_fourthApp
system.cpu.icache.writebacks_fifthApp               0                       # number of writebacks_fifthApp
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.writebacks_zeroApp            0                       # number of writebacks_zeroApp
system.cpu.itb_walker_cache.writebacks_firstApp            0                       # number of writebacks_firstApp
system.cpu.itb_walker_cache.writebacks_secondApp            0                       # number of writebacks_secondApp
system.cpu.itb_walker_cache.writebacks_thirdApp            0                       # number of writebacks_thirdApp
system.cpu.itb_walker_cache.writebacks_fourthApp            0                       # number of writebacks_fourthApp
system.cpu.itb_walker_cache.writebacks_fifthApp            0                       # number of writebacks_fifthApp
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31677.988056                       # Cycle average of tags in use
system.l2.tags.total_refs                   298179139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13454516                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.162012                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    407000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.593703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.068893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      31665.325460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks_DSid::0        31677.988056                       # Average occupied blocks per requestor with DSid
system.l2.tags.occ_percent::writebacks       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.966349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent_DSid::0           0.966735                       # Average percentage of cache occupancy with DSid
system.l2.tags.occ_percent_DSid::total       0.966735                       # Average percentage of cache occupancy with DSid
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3774                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28543                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4784320740                       # Number of tag accesses
system.l2.tags.data_accesses               4784320740                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     60080781                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         60080781                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1032                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1032                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data           23776066                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              23776066                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                515                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data      111859744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         111859744                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   515                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data             135635810                       # number of demand (read+write) hits
system.l2.demand_hits::total                135636325                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  515                       # number of overall hits
system.l2.overall_hits::cpu.data            135635810                       # number of overall hits
system.l2.overall_hits::total               135636325                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          6988121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6988121                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              960                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6464641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6464641                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 960                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            13452762                       # number of demand (read+write) misses
system.l2.demand_misses::total               13453722                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                960                       # number of overall misses
system.l2.overall_misses::cpu.data           13452762                       # number of overall misses
system.l2.overall_misses::total              13453722                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 5006388409500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  5006388409500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    468920500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    468920500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 2358191184500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2358191184500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     468920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  7364579594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7365048514500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    468920500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 7364579594000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7365048514500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     60080781                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     60080781                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1032                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1032                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       30764187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          30764187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data    118324385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     118324385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1475                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data         149088572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            149090047                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1475                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data        149088572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           149090047                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.227151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.227151                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.650847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.650847                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.054635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054635                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.650847                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.090233                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090239                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.650847                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.090233                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090239                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 716414.098940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 716414.098940                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 488458.854167                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 488458.854167                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 364783.007208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 364783.007208                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 488458.854167                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 547439.967644                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 547435.759004                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 488458.854167                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 547439.967644                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 547435.759004                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8566562                       # number of writebacks
system.l2.writebacks::total                   8566562                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data      6988121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6988121                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          960                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6464641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6464641                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       13452762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13453722                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      13452762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13453722                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 4936507199500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 4936507199500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    459320500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    459320500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 2293544774500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2293544774500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    459320500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 7230051974000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 7230511294500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    459320500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 7230051974000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7230511294500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.227151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.227151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.650847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.650847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.054635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054635                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.650847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.090233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090239                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.650847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.090233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090239                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 706414.098940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 706414.098940                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 478458.854167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 478458.854167                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 354783.007208                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 354783.007208                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 478458.854167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 537439.967644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 537435.759004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 478458.854167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 537439.967644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 537435.759004                       # average overall mshr miss latency
system.l2.replacements                       13421748                       # number of replacements
system.l2.writebacks_zeroApp                  8566562                       # number of writebacks_zeroApp
system.l2.writebacks_firstApp                       0                       # number of writebacks_firstApp
system.l2.writebacks_secondApp                      0                       # number of writebacks_secondApp
system.l2.writebacks_thirdApp                       0                       # number of writebacks_thirdApp
system.l2.writebacks_fourthApp                      0                       # number of writebacks_fourthApp
system.l2.writebacks_fifthApp                       0                       # number of writebacks_fifthApp
system.membus.snoop_filter.tot_requests      26874233                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13420511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6465601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8566562                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4853949                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6988121                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6988121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6465601                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40327955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     40327955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40327955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1409298176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1409298176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1409298176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13453722                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13453722    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13453722                       # Request fanout histogram
system.membus.reqLayer2.occupancy         61164594000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        67291067000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests    298179139                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests    149089092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1237                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 26716397305500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         118325860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     68647343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1032                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        93862465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         30764187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        30764187                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1475                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    118324385                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    447265204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             447269186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       160448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  13386838592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            13386999040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13421748                       # Total snoops (count)
system.tol2bus.snoopTraffic                 548259968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        162511795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              162510558    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1237      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          162511795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       209171382500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2212500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      223632858000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
