// Seed: 1588214027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_6(
      .id_0(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(
        .id_9 (1),
        .id_10(id_11),
        .id_12(1),
        .id_13(1)
    ),
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_19;
  always id_16 = id_14;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_19,
      id_16,
      id_15
  );
  assign id_15 = id_13;
endmodule
