##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for PWM_Clock
		4.4::Critical Path Report for Reset_Clock
		4.5::Critical Path Report for XBEE_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Reset_Clock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. XBEE_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock:R)
		5.4::Critical Path Report for (Reset_Clock:R vs. Reset_Clock:R)
		5.5::Critical Path Report for (Reset_Clock:R vs. Clock:R)
		5.6::Critical Path Report for (XBEE_IntClock:R vs. XBEE_IntClock:R)
		5.7::Critical Path Report for (Clock:R vs. Reset_Clock:R)
		5.8::Critical Path Report for (Clock:R vs. Clock:R)
		5.9::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock          | Frequency: 57.16 MHz   | Target: 0.01 MHz   | 
Clock: CyBUS_CLK      | Frequency: 55.94 MHz   | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                    | Target: 24.00 MHz  | 
Clock: PWM_Clock      | Frequency: 72.44 MHz   | Target: 0.00 MHz   | 
Clock: Reset_Clock    | Frequency: 115.16 MHz  | Target: 24.00 MHz  | 
Clock: XBEE_IntClock  | Frequency: 54.26 MHz   | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock          Clock          1e+008           99982507    N/A              N/A         N/A              N/A         N/A              N/A         
Clock          Reset_Clock    41666.7          33806       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock          41666.7          32993       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Reset_Clock    41666.7          32983       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      XBEE_IntClock  41666.7          23790       N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock      PWM_Clock      1e+009           999986196   N/A              N/A         N/A              N/A         N/A              N/A         
Reset_Clock    Clock          41666.7          33811       N/A              N/A         N/A              N/A         N/A              N/A         
Reset_Clock    Reset_Clock    41666.7          33809       N/A              N/A         N/A              N/A         N/A              N/A         
XBEE_IntClock  XBEE_IntClock  1.08333e+006     1064905     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
Hall(0)_PAD  27057         Clock:R           


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
LED4(0)_PAD        23266         PWM_Clock:R       
PWM_Output(0)_PAD  25039         PWM_Clock:R       
Tx_1(0)_PAD        32580         XBEE_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 57.16 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99982507p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3130
----------------------------------------   --------- 
End-of-path required time (ps)              99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/main_1               macrocell10     3422   4632  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/q                    macrocell10     3350   7982  99982507  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell4   6382  14363  99982507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.94 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23790p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2105   2105  23790  RISE       1
\XBEE:BUART:rx_postpoll\/main_1         macrocell6      6661   8766  23790  RISE       1
\XBEE:BUART:rx_postpoll\/q              macrocell6      3350  12116  23790  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  14407  23790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 72.44 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Motor:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999986196p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  999986196  RISE       1
\PWM_Motor:PWMUDB:status_2\/main_1          macrocell12     3984   6274  999986196  RISE       1
\PWM_Motor:PWMUDB:status_2\/q               macrocell12     3350   9624  999986196  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/status_2  statusicell4    3680  13304  999986196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Reset_Clock
*****************************************
Clock: Reset_Clock
Frequency: 115.16 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 32983p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  32983  RISE       1
\PulseConvert_1:in_sample\/main_0        macrocell31    3123   5173  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for XBEE_IntClock
*******************************************
Clock: XBEE_IntClock
Frequency: 54.26 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12239
-------------------------------------   ----- 
End-of-path arrival time (ps)           12239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q                      macrocell16     1250   1250  1064905  RISE       1
\XBEE:BUART:counter_load_not\/main_3           macrocell2      5347   6597  1064905  RISE       1
\XBEE:BUART:counter_load_not\/q                macrocell2      3350   9947  1064905  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  12239  1064905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Reset_Clock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 32983p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  32983  RISE       1
\PulseConvert_1:in_sample\/main_0        macrocell31    3123   5173  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. XBEE_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23790p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2105   2105  23790  RISE       1
\XBEE:BUART:rx_postpoll\/main_1         macrocell6      6661   8766  23790  RISE       1
\XBEE:BUART:rx_postpoll\/q              macrocell6      3350  12116  23790  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  14407  23790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : Net_104/main_0
Capture Clock  : Net_104/clock_0
Path slack     : 32993p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  32993  RISE       1
Net_104/main_0                           macrocell30    3113   5163  32993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell30         0      0  RISE       1


5.4::Critical Path Report for (Reset_Clock:R vs. Reset_Clock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 33809p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Reset_Clock:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell31   1250   1250  33809  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell31   3097   4347  33809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1


5.5::Critical Path Report for (Reset_Clock:R vs. Clock:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_104/main_1
Capture Clock  : Net_104/clock_0
Path slack     : 33811p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Reset_Clock:R#2400 vs. Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell31   1250   1250  33811  RISE       1
Net_104/main_1                macrocell30   3096   4346  33811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell30         0      0  RISE       1


5.6::Critical Path Report for (XBEE_IntClock:R vs. XBEE_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12239
-------------------------------------   ----- 
End-of-path arrival time (ps)           12239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q                      macrocell16     1250   1250  1064905  RISE       1
\XBEE:BUART:counter_load_not\/main_3           macrocell2      5347   6597  1064905  RISE       1
\XBEE:BUART:counter_load_not\/q                macrocell2      3350   9947  1064905  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  12239  1064905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (Clock:R vs. Reset_Clock:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 33806p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell32   1250   1250  33806  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell31   3100   4350  33806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1


5.8::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99982507p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3130
----------------------------------------   --------- 
End-of-path required time (ps)              99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/main_1               macrocell10     3422   4632  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/q                    macrocell10     3350   7982  99982507  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell4   6382  14363  99982507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1


5.9::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Motor:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999986196p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  999986196  RISE       1
\PWM_Motor:PWMUDB:status_2\/main_1          macrocell12     3984   6274  999986196  RISE       1
\PWM_Motor:PWMUDB:status_2\/q               macrocell12     3350   9624  999986196  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/status_2  statusicell4    3680  13304  999986196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23790p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2105   2105  23790  RISE       1
\XBEE:BUART:rx_postpoll\/main_1         macrocell6      6661   8766  23790  RISE       1
\XBEE:BUART:rx_postpoll\/q              macrocell6      3350  12116  23790  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  14407  23790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_state_0\/main_9
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 30315p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2105   2105  23790  RISE       1
\XBEE:BUART:rx_state_0\/main_9  macrocell19   5736   7841  30315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_state_2\/main_8
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 30324p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7832
-------------------------------------   ---- 
End-of-path arrival time (ps)           7832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2105   2105  23790  RISE       1
\XBEE:BUART:rx_state_2\/main_8  macrocell22   5727   7832  30324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_status_3\/main_6
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 30324p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7832
-------------------------------------   ---- 
End-of-path arrival time (ps)           7832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2105   2105  23790  RISE       1
\XBEE:BUART:rx_status_3\/main_6  macrocell27   5727   7832  30324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:pollcount_1\/main_3
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 31400p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2105   2105  23790  RISE       1
\XBEE:BUART:pollcount_1\/main_3  macrocell25   4652   6757  31400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:pollcount_0\/main_2
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 31400p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2105   2105  23790  RISE       1
\XBEE:BUART:pollcount_0\/main_2  macrocell26   4652   6757  31400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_last\/main_0
Capture Clock  : \XBEE:BUART:rx_last\/clock_0
Path slack     : 31400p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell1       2105   2105  23790  RISE       1
\XBEE:BUART:rx_last\/main_0  macrocell28   4652   6757  31400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_last\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 32983p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  32983  RISE       1
\PulseConvert_1:in_sample\/main_0        macrocell31    3123   5173  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : Net_104/main_0
Capture Clock  : Net_104/clock_0
Path slack     : 32993p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  32993  RISE       1
Net_104/main_0                           macrocell30    3113   5163  32993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 33128p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  32993  RISE       1
\PulseConvert_1:out_sample\/main_0       macrocell32    2979   5029  33128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 33806p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell32   1250   1250  33806  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell31   3100   4350  33806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 33809p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Reset_Clock:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell31   1250   1250  33809  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell31   3097   4347  33809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_104/main_1
Capture Clock  : Net_104/clock_0
Path slack     : 33811p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Reset_Clock:R#2400 vs. Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell31   1250   1250  33811  RISE       1
Net_104/main_1                macrocell30   3096   4346  33811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 33936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Reset_Clock:R#2400 vs. Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q        macrocell31   1250   1250  33811  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell32   2971   4221  33936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12239
-------------------------------------   ----- 
End-of-path arrival time (ps)           12239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q                      macrocell16     1250   1250  1064905  RISE       1
\XBEE:BUART:counter_load_not\/main_3           macrocell2      5347   6597  1064905  RISE       1
\XBEE:BUART:counter_load_not\/q                macrocell2      3350   9947  1064905  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  12239  1064905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:sTX:TxSts\/status_0
Capture Clock  : \XBEE:BUART:sTX:TxSts\/clock
Path slack     : 1065459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17374
-------------------------------------   ----- 
End-of-path arrival time (ps)           17374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q        macrocell14    1250   1250  1065459  RISE       1
\XBEE:BUART:tx_status_0\/main_0  macrocell3     6598   7848  1065459  RISE       1
\XBEE:BUART:tx_status_0\/q       macrocell3     3350  11198  1065459  RISE       1
\XBEE:BUART:sTX:TxSts\/status_0  statusicell1   6177  17374  1065459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBEE:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066191p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11783
-------------------------------------   ----- 
End-of-path arrival time (ps)           11783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q            macrocell22   1250   1250  1066191  RISE       1
\XBEE:BUART:rx_counter_load\/main_3  macrocell5    4859   6109  1066191  RISE       1
\XBEE:BUART:rx_counter_load\/q       macrocell5    3350   9459  1066191  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/load   count7cell    2323  11783  1066191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \XBEE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7726
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q                macrocell14     1250   1250  1065459  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6476   7726  1069597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070708p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q         macrocell18     1250   1250  1067124  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5365   6615  1070708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBEE:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBEE:BUART:sRX:RxSts\/clock
Path slack     : 1071286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11547
-------------------------------------   ----- 
End-of-path arrival time (ps)           11547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071286  RISE       1
\XBEE:BUART:rx_status_4\/main_1                 macrocell7      2300   5880  1071286  RISE       1
\XBEE:BUART:rx_status_4\/q                      macrocell7      3350   9230  1071286  RISE       1
\XBEE:BUART:sRX:RxSts\/status_4                 statusicell2    2317  11547  1071286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  1071547  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4526   5776  1071547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071923p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q                macrocell19     1250   1250  1067976  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4150   5400  1071923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_state_2\/main_0
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1071962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7861
-------------------------------------   ---- 
End-of-path arrival time (ps)           7861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q       macrocell14   1250   1250  1065459  RISE       1
\XBEE:BUART:tx_state_2\/main_0  macrocell16   6611   7861  1071962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:txn\/main_1
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1071976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q  macrocell14   1250   1250  1065459  RISE       1
\XBEE:BUART:txn\/main_1    macrocell13   6598   7848  1071976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_bitclk\/main_0
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 1071976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q      macrocell14   1250   1250  1065459  RISE       1
\XBEE:BUART:tx_bitclk\/main_0  macrocell17   6598   7848  1071976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBEE:BUART:tx_state_0\/main_3
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1072064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066813  RISE       1
\XBEE:BUART:tx_state_0\/main_3                  macrocell15     4179   7759  1072064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_0\/main_4
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1072175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q       macrocell22   1250   1250  1066191  RISE       1
\XBEE:BUART:rx_state_0\/main_4  macrocell19   6398   7648  1072175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_3\/main_4
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1072175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q       macrocell22   1250   1250  1066191  RISE       1
\XBEE:BUART:rx_state_3\/main_4  macrocell21   6398   7648  1072175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \XBEE:BUART:txn\/main_3
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1072539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072539  RISE       1
\XBEE:BUART:txn\/main_3                macrocell13     2915   7285  1072539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \XBEE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q                macrocell15     1250   1250  1067468  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3495   4745  1072579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:tx_state_1\/main_5
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1072654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7170
-------------------------------------   ---- 
End-of-path arrival time (ps)           7170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_bitclk\/q        macrocell17   1250   1250  1072654  RISE       1
\XBEE:BUART:tx_state_1\/main_5  macrocell14   5920   7170  1072654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7164
-------------------------------------   ---- 
End-of-path arrival time (ps)           7164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  1067124  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_0  macrocell24   5914   7164  1072660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_state_1\/main_3
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1072670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7153
-------------------------------------   ---- 
End-of-path arrival time (ps)           7153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q       macrocell16   1250   1250  1064905  RISE       1
\XBEE:BUART:tx_state_1\/main_3  macrocell14   5903   7153  1072670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7021
-------------------------------------   ---- 
End-of-path arrival time (ps)           7021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q               macrocell22   1250   1250  1066191  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_3  macrocell24   5771   7021  1072802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:tx_state_0\/main_5
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1073210p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_bitclk\/q        macrocell17   1250   1250  1072654  RISE       1
\XBEE:BUART:tx_state_0\/main_5  macrocell15   5363   6613  1073210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_state_0\/main_4
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1073226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6597
-------------------------------------   ---- 
End-of-path arrival time (ps)           6597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q       macrocell16   1250   1250  1064905  RISE       1
\XBEE:BUART:tx_state_0\/main_4  macrocell15   5347   6597  1073226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073625p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3699
-------------------------------------   ---- 
End-of-path arrival time (ps)           3699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067758  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3509   3699  1073625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_state_2\/main_2
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1073711p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067758  RISE       1
\XBEE:BUART:tx_state_2\/main_2               macrocell16     5922   6112  1073711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_1\/q
Path End       : \XBEE:BUART:rx_status_3\/main_5
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1073821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_1\/q       macrocell25   1250   1250  1068274  RISE       1
\XBEE:BUART:rx_status_3\/main_5  macrocell27   4752   6002  1073821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_state_2\/main_1
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1073971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q       macrocell15   1250   1250  1067468  RISE       1
\XBEE:BUART:tx_state_2\/main_1  macrocell16   4602   5852  1073971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:txn\/main_2
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1073984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q  macrocell15   1250   1250  1067468  RISE       1
\XBEE:BUART:txn\/main_2    macrocell13   4589   5839  1073984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_bitclk\/main_1
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 1073984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q      macrocell15   1250   1250  1067468  RISE       1
\XBEE:BUART:tx_bitclk\/main_1  macrocell17   4589   5839  1073984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074002p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  1071547  RISE       1
\XBEE:BUART:rx_load_fifo\/main_2  macrocell20   4572   5822  1074002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_state_2\/main_2
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1074002p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1071547  RISE       1
\XBEE:BUART:rx_state_2\/main_2   macrocell22   4572   5822  1074002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_status_3\/main_2
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1074002p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1071547  RISE       1
\XBEE:BUART:rx_status_3\/main_2  macrocell27   4572   5822  1074002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1067124  RISE       1
\XBEE:BUART:rx_load_fifo\/main_0  macrocell20   4504   5754  1074070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_2\/main_0
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1074070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1067124  RISE       1
\XBEE:BUART:rx_state_2\/main_0    macrocell22   4504   5754  1074070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_status_3\/main_0
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1074070p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1067124  RISE       1
\XBEE:BUART:rx_status_3\/main_0   macrocell27   4504   5754  1074070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_bitclk\/main_2
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 1074275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067758  RISE       1
\XBEE:BUART:tx_bitclk\/main_2                macrocell17     5358   5548  1074275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_1\/q
Path End       : \XBEE:BUART:rx_state_0\/main_8
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1074381p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_1\/q      macrocell25   1250   1250  1068274  RISE       1
\XBEE:BUART:rx_state_0\/main_8  macrocell19   4193   5443  1074381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q               macrocell19   1250   1250  1067976  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_1  macrocell24   4160   5410  1074413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q         macrocell22   1250   1250  1066191  RISE       1
\XBEE:BUART:rx_load_fifo\/main_4  macrocell20   3912   5162  1074662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_2\/main_4
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1074662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q       macrocell22   1250   1250  1066191  RISE       1
\XBEE:BUART:rx_state_2\/main_4  macrocell22   3912   5162  1074662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_status_3\/main_4
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1074662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q        macrocell22   1250   1250  1066191  RISE       1
\XBEE:BUART:rx_status_3\/main_4  macrocell27   3912   5162  1074662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q               macrocell21   1250   1250  1068151  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_2  macrocell24   3817   5067  1074756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_state_0\/main_0
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1074933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q       macrocell14   1250   1250  1065459  RISE       1
\XBEE:BUART:tx_state_0\/main_0  macrocell15   3640   4890  1074933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_state_0\/main_2
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1074957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1071547  RISE       1
\XBEE:BUART:rx_state_0\/main_2   macrocell19   3616   4866  1074957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_state_3\/main_2
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1074957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1071547  RISE       1
\XBEE:BUART:rx_state_3\/main_2   macrocell21   3616   4866  1074957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:txn\/q
Path End       : \XBEE:BUART:txn\/main_0
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1074971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:txn\/q       macrocell13   1250   1250  1074971  RISE       1
\XBEE:BUART:txn\/main_0  macrocell13   3603   4853  1074971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBEE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074983  RISE       1
\XBEE:BUART:rx_bitclk_enable\/main_2   macrocell23   2901   4841  1074983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBEE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074989  RISE       1
\XBEE:BUART:rx_bitclk_enable\/main_1   macrocell23   2894   4834  1074989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBEE:BUART:pollcount_1\/main_1
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 1074989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074989  RISE       1
\XBEE:BUART:pollcount_1\/main_1        macrocell25   2894   4834  1074989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBEE:BUART:pollcount_0\/main_1
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 1074989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074989  RISE       1
\XBEE:BUART:pollcount_0\/main_1        macrocell26   2894   4834  1074989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBEE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074995  RISE       1
\XBEE:BUART:rx_bitclk_enable\/main_0   macrocell23   2888   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBEE:BUART:pollcount_1\/main_0
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074995  RISE       1
\XBEE:BUART:pollcount_1\/main_0        macrocell25   2888   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBEE:BUART:pollcount_0\/main_0
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074995  RISE       1
\XBEE:BUART:pollcount_0\/main_0        macrocell26   2888   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_0\/main_0
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1067124  RISE       1
\XBEE:BUART:rx_state_0\/main_0    macrocell19   3519   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_3\/main_0
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1067124  RISE       1
\XBEE:BUART:rx_state_3\/main_0    macrocell21   3519   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_state_0\/main_6
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075085  RISE       1
\XBEE:BUART:rx_state_0\/main_6         macrocell19   2798   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_state_3\/main_6
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075085  RISE       1
\XBEE:BUART:rx_state_3\/main_6         macrocell21   2798   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_state_0\/main_5
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075089  RISE       1
\XBEE:BUART:rx_state_0\/main_5         macrocell19   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_state_3\/main_5
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075089  RISE       1
\XBEE:BUART:rx_state_3\/main_5         macrocell21   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075085  RISE       1
\XBEE:BUART:rx_load_fifo\/main_6       macrocell20   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_state_2\/main_6
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075085  RISE       1
\XBEE:BUART:rx_state_2\/main_6         macrocell22   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075089  RISE       1
\XBEE:BUART:rx_load_fifo\/main_5       macrocell20   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_state_2\/main_5
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075089  RISE       1
\XBEE:BUART:rx_state_2\/main_5         macrocell22   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:rx_state_0\/main_10
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell26   1250   1250  1068621  RISE       1
\XBEE:BUART:rx_state_0\/main_10  macrocell19   3423   4673  1075150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:rx_status_3\/main_7
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell26   1250   1250  1068621  RISE       1
\XBEE:BUART:rx_status_3\/main_7  macrocell27   3412   4662  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_state_0\/main_7
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075259  RISE       1
\XBEE:BUART:rx_state_0\/main_7         macrocell19   2625   4565  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_state_3\/main_7
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075259  RISE       1
\XBEE:BUART:rx_state_3\/main_7         macrocell21   2625   4565  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075259  RISE       1
\XBEE:BUART:rx_load_fifo\/main_7       macrocell20   2616   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_state_2\/main_7
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075259  RISE       1
\XBEE:BUART:rx_state_2\/main_7         macrocell22   2616   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_state_1\/main_0
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1075471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q       macrocell14   1250   1250  1065459  RISE       1
\XBEE:BUART:tx_state_1\/main_0  macrocell14   3103   4353  1075471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBEE:BUART:tx_state_2\/main_4
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1075475p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075475  RISE       1
\XBEE:BUART:tx_state_2\/main_4               macrocell16     4158   4348  1075475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBEE:BUART:txn\/main_5
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1075487p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075475  RISE       1
\XBEE:BUART:txn\/main_5                      macrocell13     4146   4336  1075487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q         macrocell19   1250   1250  1067976  RISE       1
\XBEE:BUART:rx_load_fifo\/main_1  macrocell20   3073   4323  1075500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_2\/main_1
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1075500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q       macrocell19   1250   1250  1067976  RISE       1
\XBEE:BUART:rx_state_2\/main_1  macrocell22   3073   4323  1075500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_status_3\/main_1
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1075500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q        macrocell19   1250   1250  1067976  RISE       1
\XBEE:BUART:rx_status_3\/main_1  macrocell27   3073   4323  1075500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_0\/main_1
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q       macrocell19   1250   1250  1067976  RISE       1
\XBEE:BUART:rx_state_0\/main_1  macrocell19   2923   4173  1075651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_3\/main_1
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q       macrocell19   1250   1250  1067976  RISE       1
\XBEE:BUART:rx_state_3\/main_1  macrocell21   2923   4173  1075651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_last\/q
Path End       : \XBEE:BUART:rx_state_2\/main_9
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1075668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_last\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_last\/q          macrocell28   1250   1250  1075668  RISE       1
\XBEE:BUART:rx_state_2\/main_9  macrocell22   2905   4155  1075668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_0\/main_3
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q       macrocell21   1250   1250  1068151  RISE       1
\XBEE:BUART:rx_state_0\/main_3  macrocell19   2898   4148  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_3\/main_3
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q       macrocell21   1250   1250  1068151  RISE       1
\XBEE:BUART:rx_state_3\/main_3  macrocell21   2898   4148  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q         macrocell21   1250   1250  1068151  RISE       1
\XBEE:BUART:rx_load_fifo\/main_3  macrocell20   2893   4143  1075681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_2\/main_3
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1075681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q       macrocell21   1250   1250  1068151  RISE       1
\XBEE:BUART:rx_state_2\/main_3  macrocell22   2893   4143  1075681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_status_3\/main_3
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1075681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q        macrocell21   1250   1250  1068151  RISE       1
\XBEE:BUART:rx_status_3\/main_3  macrocell27   2893   4143  1075681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:txn\/main_6
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_bitclk\/q  macrocell17   1250   1250  1072654  RISE       1
\XBEE:BUART:txn\/main_6   macrocell13   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_state_2\/main_3
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q       macrocell16   1250   1250  1064905  RISE       1
\XBEE:BUART:tx_state_2\/main_3  macrocell16   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:tx_state_2\/main_5
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1075802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_bitclk\/q        macrocell17   1250   1250  1072654  RISE       1
\XBEE:BUART:tx_state_2\/main_5  macrocell16   2771   4021  1075802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:txn\/main_4
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1075802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q  macrocell16   1250   1250  1064905  RISE       1
\XBEE:BUART:txn\/main_4    macrocell13   2771   4021  1075802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_bitclk\/main_3
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 1075802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q      macrocell16   1250   1250  1064905  RISE       1
\XBEE:BUART:tx_bitclk\/main_3  macrocell17   2771   4021  1075802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_load_fifo\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075873p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_load_fifo\/q            macrocell20     1250   1250  1072831  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3080   4330  1075873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_state_0\/main_1
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1075984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q       macrocell15   1250   1250  1067468  RISE       1
\XBEE:BUART:tx_state_0\/main_1  macrocell15   2590   3840  1075984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_state_1\/main_1
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q       macrocell15   1250   1250  1067468  RISE       1
\XBEE:BUART:tx_state_1\/main_1  macrocell14   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:pollcount_1\/main_4
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 1076253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell26   1250   1250  1068621  RISE       1
\XBEE:BUART:pollcount_1\/main_4  macrocell25   2321   3571  1076253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:pollcount_0\/main_3
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 1076253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell26   1250   1250  1068621  RISE       1
\XBEE:BUART:pollcount_0\/main_3  macrocell26   2321   3571  1076253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_1\/q
Path End       : \XBEE:BUART:pollcount_1\/main_2
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_1\/q       macrocell25   1250   1250  1068274  RISE       1
\XBEE:BUART:pollcount_1\/main_2  macrocell25   2302   3552  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_state_1\/main_2
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1077032p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2791
-------------------------------------   ---- 
End-of-path arrival time (ps)           2791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067758  RISE       1
\XBEE:BUART:tx_state_1\/main_2               macrocell14     2601   2791  1077032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_state_0\/main_2
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1077046p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2778
-------------------------------------   ---- 
End-of-path arrival time (ps)           2778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067758  RISE       1
\XBEE:BUART:tx_state_0\/main_2               macrocell15     2588   2778  1077046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBEE:BUART:tx_state_1\/main_4
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1077317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2506
-------------------------------------   ---- 
End-of-path arrival time (ps)           2506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075475  RISE       1
\XBEE:BUART:tx_state_1\/main_4               macrocell14     2316   2506  1077317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_status_3\/q
Path End       : \XBEE:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBEE:BUART:sRX:RxSts\/clock
Path slack     : 1078681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_status_3\/q       macrocell27    1250   1250  1078681  RISE       1
\XBEE:BUART:sRX:RxSts\/status_3  statusicell2   2902   4152  1078681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99982507p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3130
----------------------------------------   --------- 
End-of-path required time (ps)              99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/main_1               macrocell10     3422   4632  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/q                    macrocell10     3350   7982  99982507  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell4   6382  14363  99982507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984078p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -4230
----------------------------------------   --------- 
End-of-path required time (ps)              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3062   6562  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11692  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11692  99984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3130
----------------------------------------   --------- 
End-of-path required time (ps)              99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12648
-------------------------------------   ----- 
End-of-path arrival time (ps)           12648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/main_1               macrocell10     3422   4632  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/q                    macrocell10     3350   7982  99982507  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell5   4667  12648  99984222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99985126p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                    -500
----------------------------------------   --------- 
End-of-path required time (ps)              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14374
-------------------------------------   ----- 
End-of-path arrival time (ps)           14374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/main_1               macrocell10    3422   4632  99982507  RISE       1
\Counter:TimerUDB:capt_fifo_load\/q                    macrocell10    3350   7982  99982507  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/status_1              statusicell3   6392  14374  99985126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                    -500
----------------------------------------   --------- 
End-of-path required time (ps)              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12244
-------------------------------------   ----- 
End-of-path arrival time (ps)           12244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  99984078  RISE       1
\Counter:TimerUDB:status_tc\/main_1         macrocell11     3064   6564  99987256  RISE       1
\Counter:TimerUDB:status_tc\/q              macrocell11     3350   9914  99987256  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2330  12244  99987256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3062   6562  99987378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  99984078  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2953   6453  99987487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99982507  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   3401   4611  99989329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104/q
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989422p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_104/q                                     macrocell30     1250   1250  99986122  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   3268   4518  99989422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104/q
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_104/q                                     macrocell30     1250   1250  99986122  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   3255   4505  99989435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99982507  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell5   3136   4346  99989594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 99991978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
Net_104/q                           macrocell30   1250   1250  99986122  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell32   3262   4512  99991978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_104/main_2
Capture Clock  : Net_104/clock_0
Path slack     : 99992133p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell32   1250   1250  99992133  RISE       1
Net_104/main_2                 macrocell30   3107   4357  99992133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 99992274p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell32   1250   1250  99992133  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell32   2966   4216  99992274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104/q
Path End       : \Counter:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99995480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Recovery time                                    0
----------------------------------------   --------- 
End-of-path required time (ps)             100000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
Net_104/q                               macrocell30    1250   1250  99986122  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/reset  statusicell3   3270   4520  99995480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Motor:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999986196p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  999986196  RISE       1
\PWM_Motor:PWMUDB:status_2\/main_1          macrocell12     3984   6274  999986196  RISE       1
\PWM_Motor:PWMUDB:status_2\/q               macrocell12     3350   9624  999986196  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/status_2  statusicell4    3680  13304  999986196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999989335p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  999986196  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2315   4605  999989335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999990063p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:runmode_enable\/q        macrocell33     1250   1250  999986948  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2627   3877  999990063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Motor:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motor:PWMUDB:prevCompare1\/clock_0
Path slack     : 999991685p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  999991685  RISE       1
\PWM_Motor:PWMUDB:prevCompare1\/main_0    macrocell34     2295   4805  999991685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:prevCompare1\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Motor:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motor:PWMUDB:status_0\/clock_0
Path slack     : 999991685p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  999991685  RISE       1
\PWM_Motor:PWMUDB:status_0\/main_1        macrocell35     2295   4805  999991685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:status_0\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_178/main_1
Capture Clock  : Net_178/clock_0
Path slack     : 999991685p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  999991685  RISE       1
Net_178/main_1                            macrocell36     2295   4805  999991685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_178/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:runmode_enable\/q
Path End       : Net_178/main_0
Capture Clock  : Net_178/clock_0
Path slack     : 999992618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:runmode_enable\/q  macrocell33   1250   1250  999986948  RISE       1
Net_178/main_0                       macrocell36   2622   3872  999992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_178/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motor:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motor:PWMUDB:status_0\/clock_0
Path slack     : 999992936p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:prevCompare1\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:prevCompare1\/q   macrocell34   1250   1250  999992936  RISE       1
\PWM_Motor:PWMUDB:status_0\/main_0  macrocell35   2304   3554  999992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:status_0\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Motor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motor:PWMUDB:runmode_enable\/clock_0
Path slack     : 999992966p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT      slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  999992966  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/main_0      macrocell33    2314   3524  999992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:status_0\/q
Path End       : \PWM_Motor:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Motor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999995920p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:status_0\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                    model name    delay     AT      slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:status_0\/q               macrocell35    1250   1250  999995920  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2330   3580  999995920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

