Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_13 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot autoencoder_tb_behav xil_defaultlib.autoencoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/sim/autoencoder.v:151]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_type=1,bi_type=1,a...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture snr_mult_arch of entity xil_defaultlib.snr_mult [snr_mult_default]
Compiling module xil_defaultlib.taus
Compiling module xil_defaultlib.twobitlzd
Compiling module xil_defaultlib.lzdetector_copy4
Compiling module xil_defaultlib.lzdetector_copy3
Compiling module xil_defaultlib.lzdetector_copy2
Compiling module xil_defaultlib.lzdetector_copy1
Compiling module xil_defaultlib.lzdetector_default
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=48)
Compiling module xil_defaultlib.shifter(BIT_WIDTH=48)
Compiling module xil_defaultlib.log
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=2)
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=4)
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=8)
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=16)
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=31)
Compiling module xil_defaultlib.shifter(BIT_WIDTH=31)
Compiling module xil_defaultlib.shifter(BIT_WIDTH=58)
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.sincos
Compiling module xil_defaultlib.AWGN
Compiling module xil_defaultlib.AWGN_adder
Compiling module xil_defaultlib.autoencoder_AWGN_adder_0_0
Compiling module xil_defaultlib.constraint_layer_top_mul_16s_16s...
Compiling module xil_defaultlib.constraint_layer_top_udiv_9s_7ns...
Compiling module xil_defaultlib.constraint_layer_top_udiv_9s_7ns...
Compiling module xil_defaultlib.constraint_layer_top_mul_14ns_16...
Compiling module xil_defaultlib.constraint_layer_top_mac_muladd_...
Compiling module xil_defaultlib.constraint_layer_top_mac_muladd_...
Compiling module xil_defaultlib.constraint_layer_top_regslice_bo...
Compiling module xil_defaultlib.constraint_layer_top
Compiling module xil_defaultlib.autoencoder_constraint_layer_top...
Compiling module xil_defaultlib.decoder_mul_16s_13s_26_1_1(NUM_S...
Compiling module xil_defaultlib.decoder_mul_16s_12s_26_1_1(NUM_S...
Compiling module xil_defaultlib.decoder_dense_latency_ap_fixed_1...
Compiling module xil_defaultlib.decoder_relu_ap_fixed_16_6_5_3_0...
Compiling module xil_defaultlib.decoder_mul_16s_11s_26_1_1(NUM_S...
Compiling module xil_defaultlib.decoder_dense_latency_ap_fixed_1...
Compiling module xil_defaultlib.decoder_softmax_stable_ap_fixed_...
Compiling module xil_defaultlib.decoder_softmax_stable_ap_fixed_...
Compiling module xil_defaultlib.decoder_sparsemux_21_4_17_1_1(di...
Compiling module xil_defaultlib.decoder_reduce_ap_fixed_18_8_0_0...
Compiling module xil_defaultlib.decoder_mul_18s_17ns_26_1_1(NUM_...
Compiling module xil_defaultlib.decoder_softmax_stable_ap_fixed_...
Compiling module xil_defaultlib.decoder_regslice_both(DataWidth=...
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.autoencoder_decoder_0_0
Compiling module xil_defaultlib.encoder_dense_latency_ap_uint_1_...
Compiling module xil_defaultlib.encoder_relu_ap_fixed_16_6_5_3_0...
Compiling module xil_defaultlib.encoder_mul_16s_14s_26_1_1(NUM_S...
Compiling module xil_defaultlib.encoder_mul_16s_13s_26_1_1(NUM_S...
Compiling module xil_defaultlib.encoder_dense_latency_ap_fixed_1...
Compiling module xil_defaultlib.encoder_regslice_both(DataWidth=...
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.autoencoder_encoder_0_0
Compiling module xil_defaultlib.onehot2sig
Compiling module xil_defaultlib.autoencoder_onehot2sig_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture autoencoder_rst_clk_wiz_100m_1_arch of entity xil_defaultlib.autoencoder_rst_clk_wiz_100M_1 [autoencoder_rst_clk_wiz_100m_1_d...]
Compiling module xil_defaultlib.sig2onehot
Compiling module xil_defaultlib.autoencoder_sig2onehot_0_0
Compiling module xil_defaultlib.autoencoder
Compiling module xil_defaultlib.autoencoder_wrapper
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_13.axis_data_fifo_v2_0_13_top(C_FAM...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.autoencoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot autoencoder_tb_behav
