//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_60
.address_size 64

	// .globl	__raygen__fisheye_chroma_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__fisheye_chroma_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<124>;
	.reg .f32 	%f<1134>;
	.reg .b32 	%r<795>;
	.reg .b64 	%rd<82>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r184, %r185}, [params+64];
	// begin inline asm
	call (%r181), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd20, [params+16];
	cvta.to.global.u64 	%rd21, %rd20;
	mul.wide.u32 	%rd22, %r181, 8;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.v2.u32 	{%r186, %r187}, [%rd23];
	setp.ge.s32 	%p1, %r186, %r184;
	setp.ge.s32 	%p2, %r187, %r185;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_117;

	mad.lo.s32 	%r188, %r187, %r184, %r186;
	ld.const.v2.u32 	{%r189, %r190}, [params+8];
	shl.b32 	%r193, %r189, 4;
	add.s32 	%r194, %r193, -1556008596;
	add.s32 	%r195, %r189, -1640531527;
	shr.u32 	%r196, %r189, 5;
	add.s32 	%r197, %r196, -939442524;
	xor.b32  	%r198, %r194, %r195;
	xor.b32  	%r199, %r198, %r197;
	add.s32 	%r200, %r188, %r199;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1383041155;
	add.s32 	%r203, %r200, -1640531527;
	xor.b32  	%r204, %r202, %r203;
	shr.u32 	%r205, %r200, 5;
	add.s32 	%r206, %r205, 2123724318;
	xor.b32  	%r207, %r204, %r206;
	add.s32 	%r208, %r207, %r189;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1556008596;
	add.s32 	%r211, %r208, 1013904242;
	shr.u32 	%r212, %r208, 5;
	add.s32 	%r213, %r212, -939442524;
	xor.b32  	%r214, %r210, %r211;
	xor.b32  	%r215, %r214, %r213;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1383041155;
	add.s32 	%r219, %r216, 1013904242;
	xor.b32  	%r220, %r218, %r219;
	shr.u32 	%r221, %r216, 5;
	add.s32 	%r222, %r221, 2123724318;
	xor.b32  	%r223, %r220, %r222;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1556008596;
	add.s32 	%r227, %r224, -626627285;
	shr.u32 	%r228, %r224, 5;
	add.s32 	%r229, %r228, -939442524;
	xor.b32  	%r230, %r226, %r227;
	xor.b32  	%r231, %r230, %r229;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1383041155;
	add.s32 	%r235, %r232, -626627285;
	xor.b32  	%r236, %r234, %r235;
	shr.u32 	%r237, %r232, 5;
	add.s32 	%r238, %r237, 2123724318;
	xor.b32  	%r239, %r236, %r238;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1556008596;
	add.s32 	%r243, %r240, 2027808484;
	shr.u32 	%r244, %r240, 5;
	add.s32 	%r245, %r244, -939442524;
	xor.b32  	%r246, %r242, %r243;
	xor.b32  	%r247, %r246, %r245;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1383041155;
	add.s32 	%r251, %r248, 2027808484;
	xor.b32  	%r252, %r250, %r251;
	shr.u32 	%r253, %r248, 5;
	add.s32 	%r254, %r253, 2123724318;
	xor.b32  	%r255, %r252, %r254;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1556008596;
	add.s32 	%r259, %r256, 387276957;
	shr.u32 	%r260, %r256, 5;
	add.s32 	%r261, %r260, -939442524;
	xor.b32  	%r262, %r258, %r259;
	xor.b32  	%r263, %r262, %r261;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1383041155;
	add.s32 	%r267, %r264, 387276957;
	xor.b32  	%r268, %r266, %r267;
	shr.u32 	%r269, %r264, 5;
	add.s32 	%r270, %r269, 2123724318;
	xor.b32  	%r271, %r268, %r270;
	add.s32 	%r272, %r271, %r256;
	shl.b32 	%r273, %r272, 4;
	add.s32 	%r274, %r273, -1556008596;
	add.s32 	%r275, %r272, -1253254570;
	shr.u32 	%r276, %r272, 5;
	add.s32 	%r277, %r276, -939442524;
	xor.b32  	%r278, %r274, %r275;
	xor.b32  	%r279, %r278, %r277;
	add.s32 	%r280, %r279, %r264;
	shl.b32 	%r281, %r280, 4;
	add.s32 	%r282, %r281, -1383041155;
	add.s32 	%r283, %r280, -1253254570;
	xor.b32  	%r284, %r282, %r283;
	shr.u32 	%r285, %r280, 5;
	add.s32 	%r286, %r285, 2123724318;
	xor.b32  	%r287, %r284, %r286;
	add.s32 	%r288, %r287, %r272;
	shl.b32 	%r289, %r288, 4;
	add.s32 	%r290, %r289, -1556008596;
	add.s32 	%r291, %r288, 1401181199;
	shr.u32 	%r292, %r288, 5;
	add.s32 	%r293, %r292, -939442524;
	xor.b32  	%r294, %r290, %r291;
	xor.b32  	%r295, %r294, %r293;
	add.s32 	%r296, %r295, %r280;
	shl.b32 	%r297, %r296, 4;
	add.s32 	%r298, %r297, -1383041155;
	add.s32 	%r299, %r296, 1401181199;
	xor.b32  	%r300, %r298, %r299;
	shr.u32 	%r301, %r296, 5;
	add.s32 	%r302, %r301, 2123724318;
	xor.b32  	%r303, %r300, %r302;
	add.s32 	%r304, %r303, %r288;
	shl.b32 	%r305, %r304, 4;
	add.s32 	%r306, %r305, -1556008596;
	add.s32 	%r307, %r304, -239350328;
	shr.u32 	%r308, %r304, 5;
	add.s32 	%r309, %r308, -939442524;
	xor.b32  	%r310, %r306, %r307;
	xor.b32  	%r311, %r310, %r309;
	add.s32 	%r312, %r311, %r296;
	shl.b32 	%r313, %r312, 4;
	add.s32 	%r314, %r313, -1383041155;
	add.s32 	%r315, %r312, -239350328;
	xor.b32  	%r316, %r314, %r315;
	shr.u32 	%r317, %r312, 5;
	add.s32 	%r318, %r317, 2123724318;
	xor.b32  	%r319, %r316, %r318;
	add.s32 	%r320, %r319, %r304;
	shl.b32 	%r321, %r320, 4;
	add.s32 	%r322, %r321, -1556008596;
	add.s32 	%r323, %r320, -1879881855;
	shr.u32 	%r324, %r320, 5;
	add.s32 	%r325, %r324, -939442524;
	xor.b32  	%r326, %r322, %r323;
	xor.b32  	%r327, %r326, %r325;
	add.s32 	%r328, %r327, %r312;
	shl.b32 	%r329, %r328, 4;
	add.s32 	%r330, %r329, -1383041155;
	add.s32 	%r331, %r328, -1879881855;
	xor.b32  	%r332, %r330, %r331;
	shr.u32 	%r333, %r328, 5;
	add.s32 	%r334, %r333, 2123724318;
	xor.b32  	%r335, %r332, %r334;
	add.s32 	%r336, %r335, %r320;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1556008596;
	add.s32 	%r339, %r336, 774553914;
	shr.u32 	%r340, %r336, 5;
	add.s32 	%r341, %r340, -939442524;
	xor.b32  	%r342, %r338, %r339;
	xor.b32  	%r343, %r342, %r341;
	add.s32 	%r344, %r343, %r328;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1383041155;
	add.s32 	%r347, %r344, 774553914;
	xor.b32  	%r348, %r346, %r347;
	shr.u32 	%r349, %r344, 5;
	add.s32 	%r350, %r349, 2123724318;
	xor.b32  	%r351, %r348, %r350;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1556008596;
	add.s32 	%r355, %r352, -865977613;
	shr.u32 	%r356, %r352, 5;
	add.s32 	%r357, %r356, -939442524;
	xor.b32  	%r358, %r354, %r355;
	xor.b32  	%r359, %r358, %r357;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1383041155;
	add.s32 	%r363, %r360, -865977613;
	xor.b32  	%r364, %r362, %r363;
	shr.u32 	%r365, %r360, 5;
	add.s32 	%r366, %r365, 2123724318;
	xor.b32  	%r367, %r364, %r366;
	add.s32 	%r368, %r367, %r352;
	shl.b32 	%r369, %r368, 4;
	add.s32 	%r370, %r369, -1556008596;
	add.s32 	%r371, %r368, 1788458156;
	shr.u32 	%r372, %r368, 5;
	add.s32 	%r373, %r372, -939442524;
	xor.b32  	%r374, %r370, %r371;
	xor.b32  	%r375, %r374, %r373;
	add.s32 	%r376, %r375, %r360;
	shl.b32 	%r377, %r376, 4;
	add.s32 	%r378, %r377, -1383041155;
	add.s32 	%r379, %r376, 1788458156;
	xor.b32  	%r380, %r378, %r379;
	shr.u32 	%r381, %r376, 5;
	add.s32 	%r382, %r381, 2123724318;
	xor.b32  	%r383, %r380, %r382;
	add.s32 	%r384, %r383, %r368;
	shl.b32 	%r385, %r384, 4;
	add.s32 	%r386, %r385, -1556008596;
	add.s32 	%r387, %r384, 147926629;
	shr.u32 	%r388, %r384, 5;
	add.s32 	%r389, %r388, -939442524;
	xor.b32  	%r390, %r386, %r387;
	xor.b32  	%r391, %r390, %r389;
	add.s32 	%r392, %r391, %r376;
	shl.b32 	%r393, %r392, 4;
	add.s32 	%r394, %r393, -1383041155;
	add.s32 	%r395, %r392, 147926629;
	xor.b32  	%r396, %r394, %r395;
	shr.u32 	%r397, %r392, 5;
	add.s32 	%r398, %r397, 2123724318;
	xor.b32  	%r399, %r396, %r398;
	add.s32 	%r400, %r399, %r384;
	shl.b32 	%r401, %r400, 4;
	add.s32 	%r402, %r401, -1556008596;
	add.s32 	%r403, %r400, -1492604898;
	shr.u32 	%r404, %r400, 5;
	add.s32 	%r405, %r404, -939442524;
	xor.b32  	%r406, %r402, %r403;
	xor.b32  	%r407, %r406, %r405;
	add.s32 	%r408, %r407, %r392;
	shl.b32 	%r409, %r408, 4;
	add.s32 	%r410, %r409, -1383041155;
	add.s32 	%r411, %r408, -1492604898;
	xor.b32  	%r412, %r410, %r411;
	shr.u32 	%r413, %r408, 5;
	add.s32 	%r414, %r413, 2123724318;
	xor.b32  	%r415, %r412, %r414;
	add.s32 	%r416, %r415, %r400;
	shl.b32 	%r417, %r416, 4;
	add.s32 	%r418, %r417, -1556008596;
	add.s32 	%r419, %r416, 1161830871;
	shr.u32 	%r420, %r416, 5;
	add.s32 	%r421, %r420, -939442524;
	xor.b32  	%r422, %r418, %r419;
	xor.b32  	%r423, %r422, %r421;
	add.s32 	%r424, %r423, %r408;
	shl.b32 	%r425, %r424, 4;
	add.s32 	%r426, %r425, -1383041155;
	add.s32 	%r427, %r424, 1161830871;
	xor.b32  	%r428, %r426, %r427;
	shr.u32 	%r429, %r424, 5;
	add.s32 	%r430, %r429, 2123724318;
	xor.b32  	%r431, %r428, %r430;
	add.s32 	%r432, %r431, %r416;
	shl.b32 	%r433, %r432, 4;
	add.s32 	%r434, %r433, -1556008596;
	add.s32 	%r435, %r432, -478700656;
	shr.u32 	%r436, %r432, 5;
	add.s32 	%r437, %r436, -939442524;
	xor.b32  	%r438, %r434, %r435;
	xor.b32  	%r439, %r438, %r437;
	add.s32 	%r759, %r439, %r424;
	add.u64 	%rd25, %SPL, 144;
	add.s64 	%rd5, %rd25, 28;
	st.local.u32 	[%rd25+28], %r759;
	setp.eq.s32 	%p4, %r190, 0;
	mov.f32 	%f1016, 0f3F000000;
	mov.f32 	%f1017, %f1016;
	@%p4 bra 	$L__BB0_3;

	mad.lo.s32 	%r440, %r759, 1664525, 1013904223;
	and.b32  	%r441, %r440, 16777215;
	cvt.rn.f32.u32 	%f325, %r441;
	mov.f32 	%f326, 0f4B800000;
	div.approx.ftz.f32 	%f1016, %f325, %f326;
	mad.lo.s32 	%r759, %r440, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r759;
	and.b32  	%r442, %r759, 16777215;
	cvt.rn.f32.u32 	%f327, %r442;
	div.approx.ftz.f32 	%f1017, %f327, %f326;

$L__BB0_3:
	cvt.rn.f32.s32 	%f328, %r186;
	add.ftz.f32 	%f329, %f1016, %f328;
	cvt.rn.f32.s32 	%f330, %r187;
	add.ftz.f32 	%f331, %f1017, %f330;
	mad.lo.s32 	%r443, %r759, 1664525, 1013904223;
	and.b32  	%r444, %r443, 16777215;
	cvt.rn.f32.u32 	%f332, %r444;
	mov.f32 	%f333, 0f4B800000;
	div.approx.ftz.f32 	%f334, %f332, %f333;
	add.ftz.f32 	%f5, %f334, %f334;
	ld.const.v2.f32 	{%f335, %f336}, [params+184];
	add.ftz.f32 	%f7, %f5, 0fBF800000;
	mov.f32 	%f338, 0f3F800000;
	mul.ftz.f32 	%f339, %f336, %f7;
	ld.const.f32 	%f340, [params+244];
	mul.ftz.f32 	%f341, %f340, %f7;
	sub.ftz.f32 	%f342, %f338, %f339;
	sub.ftz.f32 	%f343, %f338, %f341;
	add.ftz.f32 	%f344, %f343, %f343;
	ld.const.v2.f32 	{%f345, %f346}, [params+136];
	mul.ftz.f32 	%f349, %f346, %f344;
	cvt.rn.f32.s32 	%f350, %r184;
	div.approx.ftz.f32 	%f351, %f329, %f350;
	cvt.rn.f32.s32 	%f352, %r185;
	div.approx.ftz.f32 	%f353, %f331, %f352;
	add.ftz.f32 	%f354, %f351, 0fBF000000;
	add.ftz.f32 	%f355, %f353, 0fBF000000;
	mul.ftz.f32 	%f356, %f354, %f349;
	mul.ftz.f32 	%f357, %f355, %f349;
	div.approx.ftz.f32 	%f358, %f350, %f352;
	mul.ftz.f32 	%f359, %f358, %f356;
	sin.approx.ftz.f32 	%f360, %f359;
	neg.ftz.f32 	%f361, %f360;
	ld.const.v2.f32 	{%f362, %f363}, [params+144];
	mul.ftz.f32 	%f364, %f362, %f361;
	mul.ftz.f32 	%f365, %f363, %f361;
	ld.const.f32 	%f10, [params+152];
	mul.ftz.f32 	%f366, %f10, %f361;
	cos.approx.ftz.f32 	%f367, %f359;
	ld.const.v2.f32 	{%f368, %f369}, [params+176];
	mul.ftz.f32 	%f370, %f367, %f368;
	mul.ftz.f32 	%f371, %f367, %f369;
	mul.ftz.f32 	%f372, %f367, %f335;
	sub.ftz.f32 	%f373, %f364, %f370;
	sub.ftz.f32 	%f374, %f365, %f371;
	sub.ftz.f32 	%f375, %f366, %f372;
	sin.approx.ftz.f32 	%f376, %f357;
	neg.ftz.f32 	%f377, %f376;
	ld.const.v2.f32 	{%f378, %f379}, [params+160];
	mul.ftz.f32 	%f380, %f378, %f377;
	mul.ftz.f32 	%f381, %f379, %f377;
	ld.const.f32 	%f15, [params+168];
	mul.ftz.f32 	%f382, %f15, %f377;
	cos.approx.ftz.f32 	%f383, %f357;
	mul.ftz.f32 	%f384, %f383, %f368;
	mul.ftz.f32 	%f385, %f383, %f369;
	mul.ftz.f32 	%f386, %f383, %f335;
	sub.ftz.f32 	%f387, %f380, %f384;
	sub.ftz.f32 	%f388, %f381, %f385;
	sub.ftz.f32 	%f389, %f382, %f386;
	ld.const.v2.f32 	{%f390, %f391}, [params+80];
	ld.const.v2.f32 	{%f392, %f393}, [params+88];
	mul.ftz.f32 	%f394, %f342, %f393;
	ld.const.v2.f32 	{%f395, %f396}, [params+128];
	mul.ftz.f32 	%f399, %f396, %f396;
	fma.rn.ftz.f32 	%f400, %f395, %f395, %f399;
	fma.rn.ftz.f32 	%f401, %f345, %f345, %f400;
	sqrt.approx.ftz.f32 	%f402, %f401;
	mul.ftz.f32 	%f403, %f394, %f402;
	add.ftz.f32 	%f404, %f373, %f387;
	add.ftz.f32 	%f405, %f374, %f388;
	add.ftz.f32 	%f406, %f375, %f389;
	mul.ftz.f32 	%f407, %f405, %f405;
	fma.rn.ftz.f32 	%f408, %f404, %f404, %f407;
	fma.rn.ftz.f32 	%f409, %f406, %f406, %f408;
	rsqrt.approx.ftz.f32 	%f410, %f409;
	mul.ftz.f32 	%f411, %f404, %f410;
	mul.ftz.f32 	%f412, %f405, %f410;
	mul.ftz.f32 	%f413, %f406, %f410;
	fma.rn.ftz.f32 	%f21, %f403, %f411, %f390;
	fma.rn.ftz.f32 	%f22, %f403, %f412, %f391;
	fma.rn.ftz.f32 	%f23, %f403, %f413, %f392;
	mad.lo.s32 	%r445, %r443, 1664525, 1013904223;
	and.b32  	%r446, %r445, 16777215;
	cvt.rn.f32.u32 	%f414, %r446;
	div.approx.ftz.f32 	%f415, %f414, %f333;
	mad.lo.s32 	%r447, %r445, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r447;
	and.b32  	%r448, %r447, 16777215;
	cvt.rn.f32.u32 	%f416, %r448;
	div.approx.ftz.f32 	%f417, %f416, %f333;
	ld.const.f32 	%f24, [params+108];
	fma.rn.ftz.f32 	%f25, %f415, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f26, %f417, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f1019, %f26;
	setp.gt.ftz.f32 	%p5, %f25, %f1019;
	@%p5 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_4;

$L__BB0_8:
	setp.gt.ftz.f32 	%p8, %f25, %f26;
	@%p8 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;

$L__BB0_10:
	div.approx.ftz.f32 	%f427, %f26, %f25;
	mul.ftz.f32 	%f1018, %f427, 0f3F490FDB;
	mov.f32 	%f1019, %f25;
	bra.uni 	$L__BB0_11;

$L__BB0_4:
	setp.lt.ftz.f32 	%p6, %f25, %f26;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	neg.ftz.f32 	%f1019, %f25;
	div.approx.ftz.f32 	%f422, %f26, %f25;
	add.ftz.f32 	%f423, %f422, 0f40800000;
	mul.ftz.f32 	%f1018, %f423, 0f3F490FDB;
	bra.uni 	$L__BB0_11;

$L__BB0_9:
	div.approx.ftz.f32 	%f424, %f25, %f26;
	mov.f32 	%f425, 0f40000000;
	sub.ftz.f32 	%f426, %f425, %f424;
	mul.ftz.f32 	%f1018, %f426, 0f3F490FDB;
	mov.f32 	%f1019, %f26;
	bra.uni 	$L__BB0_11;

$L__BB0_5:
	setp.eq.ftz.f32 	%p7, %f26, 0f00000000;
	mov.f32 	%f1018, 0f00000000;
	@%p7 bra 	$L__BB0_11;

	div.approx.ftz.f32 	%f419, %f25, %f26;
	mov.f32 	%f420, 0f40C00000;
	sub.ftz.f32 	%f421, %f420, %f419;
	mul.ftz.f32 	%f1018, %f421, 0f3F490FDB;

$L__BB0_11:
	sub.ftz.f32 	%f429, %f338, %f24;
	fma.rn.ftz.f32 	%f430, %f429, %f1019, %f24;
	cos.approx.ftz.f32 	%f431, %f1018;
	mul.ftz.f32 	%f432, %f431, %f430;
	sin.approx.ftz.f32 	%f433, %f1018;
	mul.ftz.f32 	%f434, %f430, %f433;
	mul.ftz.f32 	%f435, %f434, %f378;
	mul.ftz.f32 	%f436, %f434, %f379;
	mul.ftz.f32 	%f437, %f434, %f15;
	fma.rn.ftz.f32 	%f438, %f432, %f362, %f435;
	fma.rn.ftz.f32 	%f439, %f432, %f363, %f436;
	fma.rn.ftz.f32 	%f440, %f432, %f10, %f437;
	ld.const.f32 	%f441, [params+124];
	fma.rn.ftz.f32 	%f35, %f441, %f440, %f392;
	fma.rn.ftz.f32 	%f39, %f441, %f438, %f390;
	sub.ftz.f32 	%f442, %f21, %f39;
	fma.rn.ftz.f32 	%f40, %f441, %f439, %f391;
	sub.ftz.f32 	%f443, %f22, %f40;
	sub.ftz.f32 	%f444, %f23, %f35;
	mul.ftz.f32 	%f445, %f443, %f443;
	fma.rn.ftz.f32 	%f446, %f442, %f442, %f445;
	fma.rn.ftz.f32 	%f447, %f444, %f444, %f446;
	rsqrt.approx.ftz.f32 	%f448, %f447;
	mul.ftz.f32 	%f36, %f448, %f442;
	mul.ftz.f32 	%f37, %f448, %f443;
	mul.ftz.f32 	%f38, %f448, %f444;
	mov.u32 	%r449, 268435456;
	st.local.u32 	[%rd5+-16], %r449;
	st.local.v2.f32 	[%rd5+68], {%f39, %f40};
	st.local.f32 	[%rd5+76], %f35;
	st.local.v2.f32 	[%rd5+100], {%f36, %f37};
	st.local.f32 	[%rd5+108], %f38;
	setp.gt.ftz.f32 	%p9, %f5, 0f3F800000;
	@%p9 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;

$L__BB0_13:
	add.ftz.f32 	%f451, %f7, %f7;
	mov.f32 	%f452, 0f40000000;
	sub.ftz.f32 	%f1098, %f452, %f451;
	add.ftz.f32 	%f1099, %f451, %f451;
	mov.f32 	%f1097, 0f00000000;
	bra.uni 	$L__BB0_14;

$L__BB0_12:
	mov.f32 	%f449, 0f40000000;
	add.ftz.f32 	%f1098, %f5, %f5;
	sub.ftz.f32 	%f450, %f449, %f1098;
	add.ftz.f32 	%f1097, %f450, %f450;
	mov.f32 	%f1099, 0f00000000;

$L__BB0_14:
	st.local.v2.f32 	[%rd5+20], {%f1097, %f1098};
	st.local.f32 	[%rd5+28], %f1099;
	st.local.f32 	[%rd5+112], %f5;
	mov.u32 	%r760, 285212672;
	mov.u32 	%r768, 0;
	st.local.v4.u32 	[%rd5+-28], {%r768, %r768, %r768, %r760};
	st.local.v2.f32 	[%rd5+-12], {%f338, %f338};
	mov.u32 	%r454, 1065353216;
	st.local.u32 	[%rd5+-4], %r454;
	mov.f32 	%f1028, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f338, %f338, %f338, %f1028};
	st.local.u32 	[%rd5+48], %r768;
	st.local.v4.f32 	[%rd5+116], {%f1028, %f1028, %f1028, %f338};
	st.local.v4.u32 	[%rd5+4], {%r768, %r768, %r454, %r768};
	st.local.u32 	[%rd5+96], %r454;
	ld.const.u32 	%r8, [params+252];
	setp.eq.s32 	%p10, %r8, 0;
	mov.u32 	%r787, -1;
	mov.f32 	%f1027, %f1028;
	mov.f32 	%f1026, %f1028;
	mov.f32 	%f1093, %f1028;
	mov.f32 	%f1094, %f1028;
	mov.f32 	%f1095, %f1028;
	mov.u32 	%r788, %r787;
	@%p10 bra 	$L__BB0_41;

	add.u64 	%rd79, %SP, 144;
	ld.const.u64 	%rd6, [params+280];
	ld.const.f32 	%f55, [params+76];
	shr.u64 	%rd27, %rd79, 32;
	cvt.u32.u64 	%r9, %rd27;
	cvt.u32.u64 	%r10, %rd79;
	ld.const.u32 	%r11, [params+248];
	ld.const.v2.f32 	{%f466, %f467}, [params+232];
	ld.const.f32 	%f58, [params+240];
	mov.u32 	%r767, %r787;
	mov.f32 	%f1039, %f1099;
	mov.f32 	%f1038, %f1098;
	mov.f32 	%f1037, %f1097;

$L__BB0_16:
	ld.local.v4.f32 	{%f469, %f470, %f471, %f472}, [%rd5+100];
	neg.ftz.f32 	%f473, %f471;
	neg.ftz.f32 	%f474, %f470;
	neg.ftz.f32 	%f475, %f469;
	st.local.v2.f32 	[%rd5+84], {%f475, %f474};
	st.local.f32 	[%rd5+92], %f473;
	st.local.v2.f32 	[%rd5+132], {%f338, %f338};
	mov.f32 	%f1036, 0f5A0E1BCA;
	mov.u32 	%r459, 1510874058;
	st.local.u32 	[%rd5+80], %r459;
	and.b32  	%r16, %r760, 822083586;
	st.local.u32 	[%rd5+-16], %r16;
	setp.lt.s32 	%p11, %r767, 0;
	@%p11 bra 	$L__BB0_21;

	or.b32  	%r460, %r16, 4096;
	st.local.u32 	[%rd5+-16], %r460;
	mul.wide.s32 	%rd28, %r767, 16;
	add.s64 	%rd7, %rd1, %rd28;
	ld.local.v4.f32 	{%f477, %f478, %f479, %f480}, [%rd7];
	add.s64 	%rd29, %rd2, %rd28;
	ld.local.v4.f32 	{%f485, %f486, %f487, %f488}, [%rd29];
	st.local.v4.f32 	[%rd5+52], {%f485, %f486, %f487, %f488};
	mul.wide.s32 	%rd30, %r767, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.local.f32 	%f71, [%rd31];
	st.local.v4.f32 	[%rd5+36], {%f477, %f478, %f479, %f71};
	st.local.f32 	[%rd5+132], %f480;
	setp.eq.s32 	%p12, %r767, 0;
	@%p12 bra 	$L__BB0_19;

	ld.local.f32 	%f493, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f493;

$L__BB0_19:
	setp.leu.ftz.f32 	%p13, %f71, 0f00000000;
	@%p13 bra 	$L__BB0_21;

	ld.local.u32 	%r461, [%rd5];
	mad.lo.s32 	%r462, %r461, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r462;
	and.b32  	%r463, %r462, 16777215;
	cvt.rn.f32.u32 	%f495, %r463;
	div.approx.ftz.f32 	%f497, %f495, %f333;
	lg2.approx.ftz.f32 	%f498, %f497;
	mul.ftz.f32 	%f499, %f498, 0fBF317218;
	mul.ftz.f32 	%f1036, %f499, %f71;

$L__BB0_21:
	ld.local.v4.f32 	{%f509, %f510, %f511, %f512}, [%rd5+68];
	mov.u32 	%r534, 0;
	mov.u32 	%r497, 1;
	mov.u32 	%r500, 2;
	mov.f32 	%f508, 0f00000000;
	mov.u32 	%r502, 4;
	mov.u32 	%r506, -1;
	// begin inline asm
	call(%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486,%r487,%r488,%r489,%r490,%r491,%r492,%r493,%r494,%r495),_optix_trace_typed_32,(%r534,%rd6,%f509,%f510,%f511,%f469,%f470,%f471,%f55,%f1036,%f508,%r497,%r534,%r534,%r500,%r534,%r502,%r9,%r10,%r506,%r506,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534);
	// end inline asm
	ld.local.u32 	%r535, [%rd5+16];
	add.s32 	%r768, %r535, 1;
	st.local.u32 	[%rd5+16], %r768;
	setp.ne.s32 	%p14, %r535, 0;
	@%p14 bra 	$L__BB0_23;

	ld.local.v4.f32 	{%f513, %f514, %f515, %f516}, [%rd5+68];
	add.ftz.f32 	%f1095, %f1095, %f513;
	add.ftz.f32 	%f1094, %f1094, %f514;
	add.ftz.f32 	%f1093, %f1093, %f515;
	mov.u32 	%r787, %r467;
	mov.u32 	%r788, %r466;

$L__BB0_23:
	ld.local.u32 	%r54, [%rd5+-16];
	and.b32  	%r760, %r54, -805306369;
	st.local.u32 	[%rd5+-16], %r760;
	and.b32  	%r536, %r54, 4096;
	setp.eq.s32 	%p15, %r536, 0;
	@%p15 bra 	$L__BB0_31;

	and.b32  	%r56, %r54, 512;
	setp.eq.s32 	%p16, %r56, 0;
	@%p16 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_25;

$L__BB0_27:
	ld.local.f32 	%f1036, [%rd5+80];
	bra.uni 	$L__BB0_28;

$L__BB0_25:
	st.local.f32 	[%rd5+80], %f1036;
	ld.local.v4.f32 	{%f520, %f521, %f522, %f523}, [%rd5+100];
	ld.local.v4.f32 	{%f527, %f528, %f529, %f530}, [%rd5+68];
	fma.rn.ftz.f32 	%f534, %f1036, %f521, %f528;
	fma.rn.ftz.f32 	%f535, %f1036, %f520, %f527;
	st.local.v2.f32 	[%rd5+68], {%f535, %f534};
	fma.rn.ftz.f32 	%f536, %f1036, %f522, %f529;
	st.local.f32 	[%rd5+76], %f536;
	setp.lt.u32 	%p17, %r768, %r8;
	@%p17 bra 	$L__BB0_28;

	ld.local.v4.f32 	{%f537, %f538, %f539, %f540}, [%rd5+-28];
	add.ftz.f32 	%f544, %f467, %f538;
	add.ftz.f32 	%f545, %f466, %f537;
	st.local.v2.f32 	[%rd5+-28], {%f545, %f544};
	add.ftz.f32 	%f546, %f58, %f539;
	st.local.f32 	[%rd5+-20], %f546;

$L__BB0_28:
	ld.local.v4.f32 	{%f547, %f548, %f549, %f550}, [%rd5+36];
	add.ftz.f32 	%f554, %f547, 0f38D1B717;
	add.ftz.f32 	%f555, %f548, 0f38D1B717;
	add.ftz.f32 	%f556, %f549, 0f38D1B717;
	neg.ftz.f32 	%f557, %f1036;
	div.approx.ftz.f32 	%f558, %f557, %f554;
	div.approx.ftz.f32 	%f559, %f557, %f555;
	div.approx.ftz.f32 	%f560, %f557, %f556;
	mul.ftz.f32 	%f561, %f558, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f82, %f561;
	mul.ftz.f32 	%f562, %f559, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f83, %f562;
	mul.ftz.f32 	%f563, %f560, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f84, %f563;
	mul.ftz.f32 	%f1037, %f1037, %f82;
	mul.ftz.f32 	%f1038, %f1038, %f83;
	mul.ftz.f32 	%f1039, %f1039, %f84;
	and.b32  	%r537, %r54, 16777216;
	setp.eq.s32 	%p18, %r537, 0;
	@%p18 bra 	$L__BB0_31;

	ld.local.v4.f32 	{%f564, %f565, %f566, %f567}, [%rd5+-12];
	mul.ftz.f32 	%f571, %f83, %f565;
	mul.ftz.f32 	%f572, %f82, %f564;
	st.local.v2.f32 	[%rd5+-12], {%f572, %f571};
	mul.ftz.f32 	%f573, %f84, %f566;
	st.local.f32 	[%rd5+-4], %f573;
	@%p16 bra 	$L__BB0_31;

	and.b32  	%r760, %r54, -822083585;
	st.local.u32 	[%rd5+-16], %r760;

$L__BB0_31:
	ld.local.v4.f32 	{%f574, %f575, %f576, %f577}, [%rd5+-28];
	fma.rn.ftz.f32 	%f1026, %f1037, %f574, %f1026;
	fma.rn.ftz.f32 	%f1027, %f1038, %f575, %f1027;
	fma.rn.ftz.f32 	%f1028, %f1039, %f576, %f1028;
	ld.local.f32 	%f581, [%rd5+32];
	setp.le.ftz.f32 	%p20, %f581, 0f00000000;
	setp.lt.s32 	%p21, %r760, 0;
	or.pred  	%p22, %p21, %p20;
	@%p22 bra 	$L__BB0_41;

	ld.local.v4.f32 	{%f582, %f583, %f584, %f585}, [%rd5+20];
	setp.eq.ftz.f32 	%p23, %f582, 0f00000000;
	setp.eq.ftz.f32 	%p24, %f583, 0f00000000;
	setp.eq.ftz.f32 	%p25, %f584, 0f00000000;
	and.pred  	%p26, %p23, %p24;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	$L__BB0_41;

	mul.ftz.f32 	%f1037, %f1037, %f582;
	mul.ftz.f32 	%f1038, %f1038, %f583;
	mul.ftz.f32 	%f1039, %f1039, %f584;
	setp.ge.u32 	%p28, %r11, %r768;
	@%p28 bra 	$L__BB0_36;

	max.ftz.f32 	%f586, %f1037, %f1038;
	max.ftz.f32 	%f100, %f586, %f1039;
	ld.local.u32 	%r538, [%rd5];
	mad.lo.s32 	%r539, %r538, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r539;
	and.b32  	%r540, %r539, 16777215;
	cvt.rn.f32.u32 	%f587, %r540;
	div.approx.ftz.f32 	%f589, %f587, %f333;
	setp.lt.ftz.f32 	%p29, %f100, %f589;
	@%p29 bra 	$L__BB0_41;

	rcp.approx.ftz.f32 	%f590, %f100;
	mul.ftz.f32 	%f1037, %f1037, %f590;
	mul.ftz.f32 	%f1038, %f1038, %f590;
	mul.ftz.f32 	%f1039, %f1039, %f590;

$L__BB0_36:
	and.b32  	%r541, %r760, 288;
	setp.ne.s32 	%p30, %r541, 256;
	@%p30 bra 	$L__BB0_40;

	and.b32  	%r542, %r760, 16;
	setp.eq.s32 	%p31, %r542, 0;
	@%p31 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_38;

$L__BB0_39:
	add.s32 	%r552, %r767, -1;
	max.s32 	%r767, %r552, -1;
	bra.uni 	$L__BB0_40;

$L__BB0_38:
	add.s32 	%r543, %r767, 1;
	min.s32 	%r767, %r543, 3;
	mul.wide.s32 	%rd33, %r767, 16;
	add.s64 	%rd34, %rd1, %rd33;
	ld.local.v4.u32 	{%r544, %r545, %r546, %r547}, [%rd5+116];
	st.local.v4.u32 	[%rd34], {%r544, %r545, %r546, %r547};
	ld.local.v4.f32 	{%f591, %f592, %f593, %f594}, [%rd5+52];
	add.s64 	%rd35, %rd2, %rd33;
	st.local.v4.f32 	[%rd35], {%f591, %f592, %f593, %f594};
	ld.local.f32 	%f599, [%rd5+48];
	mul.wide.s32 	%rd36, %r767, 4;
	add.s64 	%rd37, %rd3, %rd36;
	st.local.f32 	[%rd37], %f599;

$L__BB0_40:
	setp.lt.u32 	%p32, %r768, %r8;
	@%p32 bra 	$L__BB0_16;

$L__BB0_41:
	ld.local.v4.f32 	{%f1118, %f1117, %f1116, %f603}, [%rd5+-12];
	ld.local.v4.f32 	{%f1121, %f1120, %f1119, %f607}, [%rd5+4];
	ld.local.f32 	%f1078, [%rd5+96];
	setp.geu.ftz.f32 	%p33, %f1078, 0f3F800000;
	setp.lt.s32 	%p34, %r768, 2;
	or.pred  	%p35, %p34, %p33;
	@%p35 bra 	$L__BB0_105;

	st.local.v2.f32 	[%rd5+68], {%f39, %f40};
	st.local.f32 	[%rd5+76], %f35;
	st.local.v2.f32 	[%rd5+20], {%f1097, %f1098};
	st.local.f32 	[%rd5+28], %f1099;
	st.local.v4.f32 	[%rd5+100], {%f36, %f37, %f38, %f5};
	mov.u32 	%r779, 553648128;
	mov.u32 	%r554, 0;
	st.local.v4.u32 	[%rd5+-28], {%r554, %r554, %r554, %r779};
	st.local.v2.f32 	[%rd5+-12], {%f338, %f338};
	st.local.u32 	[%rd5+-4], %r454;
	mov.f32 	%f1054, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f338, %f338, %f338, %f1054};
	st.local.u32 	[%rd5+48], %r554;
	st.local.v4.f32 	[%rd5+116], {%f1054, %f1054, %f1054, %f338};
	st.local.v4.u32 	[%rd5+4], {%r554, %r554, %r454, %r554};
	st.local.u32 	[%rd5+96], %r454;
	mov.f32 	%f1053, %f1054;
	mov.f32 	%f1052, %f1054;
	@%p10 bra 	$L__BB0_70;

	add.u64 	%rd80, %SP, 144;
	ld.const.u64 	%rd8, [params+280];
	ld.const.f32 	%f124, [params+76];
	shr.u64 	%rd39, %rd80, 32;
	cvt.u32.u64 	%r65, %rd39;
	cvt.u32.u64 	%r66, %rd80;
	ld.const.u32 	%r67, [params+248];
	ld.const.v2.f32 	{%f615, %f616}, [params+232];
	mov.u32 	%r778, -1;
	ld.const.f32 	%f127, [params+240];
	mov.f32 	%f1049, %f36;
	mov.f32 	%f1050, %f37;
	mov.f32 	%f1051, %f38;
	mov.f32 	%f1068, %f1099;
	mov.f32 	%f1067, %f1098;
	mov.f32 	%f1066, %f1097;
	bra.uni 	$L__BB0_44;

$L__BB0_69:
	ld.local.v4.f32 	{%f1049, %f1050, %f1051, %f748}, [%rd5+100];

$L__BB0_44:
	neg.ftz.f32 	%f618, %f1051;
	neg.ftz.f32 	%f619, %f1049;
	neg.ftz.f32 	%f620, %f1050;
	st.local.v2.f32 	[%rd5+84], {%f619, %f620};
	st.local.f32 	[%rd5+92], %f618;
	st.local.v2.f32 	[%rd5+132], {%f338, %f338};
	mov.f32 	%f1065, 0f5A0E1BCA;
	mov.u32 	%r558, 1510874058;
	st.local.u32 	[%rd5+80], %r558;
	and.b32  	%r72, %r779, 822083586;
	st.local.u32 	[%rd5+-16], %r72;
	setp.lt.s32 	%p37, %r778, 0;
	@%p37 bra 	$L__BB0_49;

	or.b32  	%r559, %r72, 4096;
	st.local.u32 	[%rd5+-16], %r559;
	mul.wide.s32 	%rd40, %r778, 16;
	add.s64 	%rd9, %rd1, %rd40;
	ld.local.v4.f32 	{%f622, %f623, %f624, %f625}, [%rd9];
	add.s64 	%rd41, %rd2, %rd40;
	ld.local.v4.f32 	{%f630, %f631, %f632, %f633}, [%rd41];
	st.local.v4.f32 	[%rd5+52], {%f630, %f631, %f632, %f633};
	mul.wide.s32 	%rd42, %r778, 4;
	add.s64 	%rd43, %rd3, %rd42;
	ld.local.f32 	%f144, [%rd43];
	st.local.v4.f32 	[%rd5+36], {%f622, %f623, %f624, %f144};
	st.local.f32 	[%rd5+132], %f625;
	setp.eq.s32 	%p38, %r778, 0;
	@%p38 bra 	$L__BB0_47;

	ld.local.f32 	%f638, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f638;

$L__BB0_47:
	setp.leu.ftz.f32 	%p39, %f144, 0f00000000;
	@%p39 bra 	$L__BB0_49;

	ld.local.u32 	%r560, [%rd5];
	mad.lo.s32 	%r561, %r560, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r561;
	and.b32  	%r562, %r561, 16777215;
	cvt.rn.f32.u32 	%f640, %r562;
	div.approx.ftz.f32 	%f642, %f640, %f333;
	lg2.approx.ftz.f32 	%f643, %f642;
	mul.ftz.f32 	%f644, %f643, 0fBF317218;
	mul.ftz.f32 	%f1065, %f644, %f144;

$L__BB0_49:
	ld.local.v4.f32 	{%f654, %f655, %f656, %f657}, [%rd5+68];
	mov.u32 	%r596, 1;
	mov.u32 	%r599, 2;
	mov.f32 	%f653, 0f00000000;
	mov.u32 	%r601, 4;
	mov.u32 	%r605, -1;
	// begin inline asm
	call(%r563,%r564,%r565,%r566,%r567,%r568,%r569,%r570,%r571,%r572,%r573,%r574,%r575,%r576,%r577,%r578,%r579,%r580,%r581,%r582,%r583,%r584,%r585,%r586,%r587,%r588,%r589,%r590,%r591,%r592,%r593,%r594),_optix_trace_typed_32,(%r554,%rd8,%f654,%f655,%f656,%f1049,%f1050,%f1051,%f124,%f1065,%f653,%r596,%r554,%r554,%r599,%r554,%r601,%r65,%r66,%r605,%r605,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554);
	// end inline asm
	ld.local.u32 	%r634, [%rd5+16];
	add.s32 	%r105, %r634, 1;
	st.local.u32 	[%rd5+16], %r105;
	setp.ne.s32 	%p40, %r634, 0;
	@%p40 bra 	$L__BB0_51;

	ld.local.v4.f32 	{%f658, %f659, %f660, %f661}, [%rd5+68];
	add.ftz.f32 	%f1095, %f1095, %f658;
	add.ftz.f32 	%f1094, %f1094, %f659;
	add.ftz.f32 	%f1093, %f1093, %f660;
	mov.u32 	%r787, %r566;
	mov.u32 	%r788, %r565;

$L__BB0_51:
	ld.local.u32 	%r110, [%rd5+-16];
	and.b32  	%r779, %r110, -805306369;
	st.local.u32 	[%rd5+-16], %r779;
	and.b32  	%r635, %r110, 4096;
	setp.eq.s32 	%p41, %r635, 0;
	@%p41 bra 	$L__BB0_59;

	and.b32  	%r112, %r110, 512;
	setp.eq.s32 	%p42, %r112, 0;
	@%p42 bra 	$L__BB0_55;
	bra.uni 	$L__BB0_53;

$L__BB0_55:
	ld.local.f32 	%f1065, [%rd5+80];
	bra.uni 	$L__BB0_56;

$L__BB0_53:
	st.local.f32 	[%rd5+80], %f1065;
	ld.local.v4.f32 	{%f665, %f666, %f667, %f668}, [%rd5+100];
	ld.local.v4.f32 	{%f672, %f673, %f674, %f675}, [%rd5+68];
	fma.rn.ftz.f32 	%f679, %f1065, %f666, %f673;
	fma.rn.ftz.f32 	%f680, %f1065, %f665, %f672;
	st.local.v2.f32 	[%rd5+68], {%f680, %f679};
	fma.rn.ftz.f32 	%f681, %f1065, %f667, %f674;
	st.local.f32 	[%rd5+76], %f681;
	setp.lt.u32 	%p43, %r105, %r8;
	@%p43 bra 	$L__BB0_56;

	ld.local.v4.f32 	{%f682, %f683, %f684, %f685}, [%rd5+-28];
	add.ftz.f32 	%f689, %f616, %f683;
	add.ftz.f32 	%f690, %f615, %f682;
	st.local.v2.f32 	[%rd5+-28], {%f690, %f689};
	add.ftz.f32 	%f691, %f127, %f684;
	st.local.f32 	[%rd5+-20], %f691;

$L__BB0_56:
	ld.local.v4.f32 	{%f692, %f693, %f694, %f695}, [%rd5+36];
	add.ftz.f32 	%f699, %f692, 0f38D1B717;
	add.ftz.f32 	%f700, %f693, 0f38D1B717;
	add.ftz.f32 	%f701, %f694, 0f38D1B717;
	neg.ftz.f32 	%f702, %f1065;
	div.approx.ftz.f32 	%f703, %f702, %f699;
	div.approx.ftz.f32 	%f704, %f702, %f700;
	div.approx.ftz.f32 	%f705, %f702, %f701;
	mul.ftz.f32 	%f706, %f703, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f155, %f706;
	mul.ftz.f32 	%f707, %f704, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f156, %f707;
	mul.ftz.f32 	%f708, %f705, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f157, %f708;
	mul.ftz.f32 	%f1066, %f1066, %f155;
	mul.ftz.f32 	%f1067, %f1067, %f156;
	mul.ftz.f32 	%f1068, %f1068, %f157;
	and.b32  	%r636, %r110, 16777216;
	setp.eq.s32 	%p44, %r636, 0;
	@%p44 bra 	$L__BB0_59;

	ld.local.v4.f32 	{%f709, %f710, %f711, %f712}, [%rd5+-12];
	mul.ftz.f32 	%f716, %f156, %f710;
	mul.ftz.f32 	%f717, %f155, %f709;
	st.local.v2.f32 	[%rd5+-12], {%f717, %f716};
	mul.ftz.f32 	%f718, %f157, %f711;
	st.local.f32 	[%rd5+-4], %f718;
	@%p42 bra 	$L__BB0_59;

	and.b32  	%r779, %r110, -822083585;
	st.local.u32 	[%rd5+-16], %r779;

$L__BB0_59:
	ld.local.v4.f32 	{%f719, %f720, %f721, %f722}, [%rd5+-28];
	fma.rn.ftz.f32 	%f1052, %f1066, %f719, %f1052;
	fma.rn.ftz.f32 	%f1053, %f1067, %f720, %f1053;
	fma.rn.ftz.f32 	%f1054, %f1068, %f721, %f1054;
	ld.local.f32 	%f726, [%rd5+32];
	setp.le.ftz.f32 	%p46, %f726, 0f00000000;
	setp.lt.s32 	%p47, %r779, 0;
	or.pred  	%p48, %p47, %p46;
	@%p48 bra 	$L__BB0_70;

	ld.local.v4.f32 	{%f727, %f728, %f729, %f730}, [%rd5+20];
	setp.eq.ftz.f32 	%p49, %f727, 0f00000000;
	setp.eq.ftz.f32 	%p50, %f728, 0f00000000;
	setp.eq.ftz.f32 	%p51, %f729, 0f00000000;
	and.pred  	%p52, %p49, %p50;
	and.pred  	%p53, %p51, %p52;
	@%p53 bra 	$L__BB0_70;

	mul.ftz.f32 	%f1066, %f1066, %f727;
	mul.ftz.f32 	%f1067, %f1067, %f728;
	mul.ftz.f32 	%f1068, %f1068, %f729;
	setp.ge.u32 	%p54, %r67, %r105;
	@%p54 bra 	$L__BB0_64;

	max.ftz.f32 	%f731, %f1066, %f1067;
	max.ftz.f32 	%f173, %f731, %f1068;
	ld.local.u32 	%r637, [%rd5];
	mad.lo.s32 	%r638, %r637, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r638;
	and.b32  	%r639, %r638, 16777215;
	cvt.rn.f32.u32 	%f732, %r639;
	div.approx.ftz.f32 	%f734, %f732, %f333;
	setp.lt.ftz.f32 	%p55, %f173, %f734;
	@%p55 bra 	$L__BB0_70;

	rcp.approx.ftz.f32 	%f735, %f173;
	mul.ftz.f32 	%f1066, %f1066, %f735;
	mul.ftz.f32 	%f1067, %f1067, %f735;
	mul.ftz.f32 	%f1068, %f1068, %f735;

$L__BB0_64:
	and.b32  	%r640, %r779, 288;
	setp.ne.s32 	%p56, %r640, 256;
	@%p56 bra 	$L__BB0_68;

	and.b32  	%r641, %r779, 16;
	setp.eq.s32 	%p57, %r641, 0;
	@%p57 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_66;

$L__BB0_67:
	add.s32 	%r651, %r778, -1;
	max.s32 	%r778, %r651, -1;
	bra.uni 	$L__BB0_68;

$L__BB0_66:
	add.s32 	%r642, %r778, 1;
	min.s32 	%r778, %r642, 3;
	mul.wide.s32 	%rd45, %r778, 16;
	add.s64 	%rd46, %rd1, %rd45;
	ld.local.v4.u32 	{%r643, %r644, %r645, %r646}, [%rd5+116];
	st.local.v4.u32 	[%rd46], {%r643, %r644, %r645, %r646};
	ld.local.v4.f32 	{%f736, %f737, %f738, %f739}, [%rd5+52];
	add.s64 	%rd47, %rd2, %rd45;
	st.local.v4.f32 	[%rd47], {%f736, %f737, %f738, %f739};
	ld.local.f32 	%f744, [%rd5+48];
	mul.wide.s32 	%rd48, %r778, 4;
	add.s64 	%rd49, %rd3, %rd48;
	st.local.f32 	[%rd49], %f744;

$L__BB0_68:
	setp.ge.u32 	%p58, %r105, %r8;
	@%p58 bra 	$L__BB0_70;
	bra.uni 	$L__BB0_69;

$L__BB0_70:
	ld.local.v4.f32 	{%f749, %f750, %f751, %f752}, [%rd5+-12];
	ld.local.v4.f32 	{%f753, %f754, %f755, %f756}, [%rd5+4];
	ld.local.f32 	%f1079, [%rd5+96];
	setp.gt.ftz.f32 	%p59, %f1078, %f1079;
	@%p59 bra 	$L__BB0_73;
	bra.uni 	$L__BB0_71;

$L__BB0_73:
	st.local.u32 	[%rd5+-16], %r449;
	mul.ftz.f32 	%f1078, %f1078, 0f3F000000;
	mov.u32 	%r779, %r449;
	bra.uni 	$L__BB0_74;

$L__BB0_71:
	setp.geu.ftz.f32 	%p60, %f1078, %f1079;
	@%p60 bra 	$L__BB0_74;

	mov.u32 	%r779, 536870912;
	st.local.u32 	[%rd5+-16], %r779;
	mul.ftz.f32 	%f1079, %f1079, 0f3F000000;

$L__BB0_74:
	st.local.v2.f32 	[%rd5+68], {%f39, %f40};
	st.local.f32 	[%rd5+76], %f35;
	st.local.v2.f32 	[%rd5+20], {%f1097, %f1098};
	st.local.f32 	[%rd5+28], %f1099;
	st.local.v4.f32 	[%rd5+100], {%f36, %f37, %f38, %f5};
	and.b32  	%r654, %r779, 805306368;
	or.b32  	%r783, %r654, 16777216;
	st.local.v4.u32 	[%rd5+-28], {%r554, %r554, %r554, %r783};
	st.local.v2.f32 	[%rd5+-12], {%f338, %f338};
	st.local.u32 	[%rd5+-4], %r454;
	mov.f32 	%f1085, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f338, %f338, %f338, %f1085};
	st.local.u32 	[%rd5+48], %r554;
	st.local.v4.f32 	[%rd5+116], {%f1085, %f1085, %f1085, %f338};
	st.local.v4.u32 	[%rd5+4], {%r554, %r554, %r454, %r554};
	st.local.u32 	[%rd5+96], %r454;
	mov.f32 	%f1084, %f1085;
	mov.f32 	%f1083, %f1085;
	@%p10 bra 	$L__BB0_102;

	add.u64 	%rd81, %SP, 144;
	ld.const.u64 	%rd10, [params+280];
	ld.const.f32 	%f203, [params+76];
	shr.u64 	%rd51, %rd81, 32;
	cvt.u32.u64 	%r123, %rd51;
	cvt.u32.u64 	%r124, %rd81;
	ld.const.u32 	%r125, [params+248];
	ld.const.v2.f32 	{%f764, %f765}, [params+232];
	mov.u32 	%r790, -1;
	ld.const.f32 	%f206, [params+240];
	mov.f32 	%f1080, %f36;
	mov.f32 	%f1081, %f37;
	mov.f32 	%f1082, %f38;
	bra.uni 	$L__BB0_76;

$L__BB0_101:
	ld.local.v4.f32 	{%f1080, %f1081, %f1082, %f897}, [%rd5+100];

$L__BB0_76:
	neg.ftz.f32 	%f767, %f1082;
	neg.ftz.f32 	%f768, %f1080;
	neg.ftz.f32 	%f769, %f1081;
	st.local.v2.f32 	[%rd5+84], {%f768, %f769};
	st.local.f32 	[%rd5+92], %f767;
	st.local.v2.f32 	[%rd5+132], {%f338, %f338};
	mov.f32 	%f1096, 0f5A0E1BCA;
	mov.u32 	%r658, 1510874058;
	st.local.u32 	[%rd5+80], %r658;
	and.b32  	%r130, %r783, 822083586;
	st.local.u32 	[%rd5+-16], %r130;
	setp.lt.s32 	%p62, %r790, 0;
	@%p62 bra 	$L__BB0_81;

	or.b32  	%r659, %r130, 4096;
	st.local.u32 	[%rd5+-16], %r659;
	mul.wide.s32 	%rd52, %r790, 16;
	add.s64 	%rd11, %rd1, %rd52;
	ld.local.v4.f32 	{%f771, %f772, %f773, %f774}, [%rd11];
	add.s64 	%rd53, %rd2, %rd52;
	ld.local.v4.f32 	{%f779, %f780, %f781, %f782}, [%rd53];
	st.local.v4.f32 	[%rd5+52], {%f779, %f780, %f781, %f782};
	mul.wide.s32 	%rd54, %r790, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.local.f32 	%f223, [%rd55];
	st.local.v4.f32 	[%rd5+36], {%f771, %f772, %f773, %f223};
	st.local.f32 	[%rd5+132], %f774;
	setp.eq.s32 	%p63, %r790, 0;
	@%p63 bra 	$L__BB0_79;

	ld.local.f32 	%f787, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f787;

$L__BB0_79:
	setp.leu.ftz.f32 	%p64, %f223, 0f00000000;
	@%p64 bra 	$L__BB0_81;

	ld.local.u32 	%r660, [%rd5];
	mad.lo.s32 	%r661, %r660, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r661;
	and.b32  	%r662, %r661, 16777215;
	cvt.rn.f32.u32 	%f789, %r662;
	div.approx.ftz.f32 	%f791, %f789, %f333;
	lg2.approx.ftz.f32 	%f792, %f791;
	mul.ftz.f32 	%f793, %f792, 0fBF317218;
	mul.ftz.f32 	%f1096, %f793, %f223;

$L__BB0_81:
	ld.local.v4.f32 	{%f803, %f804, %f805, %f806}, [%rd5+68];
	mov.u32 	%r696, 1;
	mov.u32 	%r699, 2;
	mov.f32 	%f802, 0f00000000;
	mov.u32 	%r701, 4;
	mov.u32 	%r705, -1;
	// begin inline asm
	call(%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683,%r684,%r685,%r686,%r687,%r688,%r689,%r690,%r691,%r692,%r693,%r694),_optix_trace_typed_32,(%r554,%rd10,%f803,%f804,%f805,%f1080,%f1081,%f1082,%f203,%f1096,%f802,%r696,%r554,%r554,%r699,%r554,%r701,%r123,%r124,%r705,%r705,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554);
	// end inline asm
	ld.local.u32 	%r734, [%rd5+16];
	add.s32 	%r163, %r734, 1;
	st.local.u32 	[%rd5+16], %r163;
	setp.ne.s32 	%p65, %r734, 0;
	@%p65 bra 	$L__BB0_83;

	ld.local.v4.f32 	{%f807, %f808, %f809, %f810}, [%rd5+68];
	add.ftz.f32 	%f1095, %f1095, %f807;
	add.ftz.f32 	%f1094, %f1094, %f808;
	add.ftz.f32 	%f1093, %f1093, %f809;
	mov.u32 	%r787, %r666;
	mov.u32 	%r788, %r665;

$L__BB0_83:
	ld.local.u32 	%r168, [%rd5+-16];
	and.b32  	%r783, %r168, -805306369;
	st.local.u32 	[%rd5+-16], %r783;
	and.b32  	%r735, %r168, 4096;
	setp.eq.s32 	%p66, %r735, 0;
	@%p66 bra 	$L__BB0_91;

	and.b32  	%r170, %r168, 512;
	setp.eq.s32 	%p67, %r170, 0;
	@%p67 bra 	$L__BB0_87;
	bra.uni 	$L__BB0_85;

$L__BB0_87:
	ld.local.f32 	%f1096, [%rd5+80];
	bra.uni 	$L__BB0_88;

$L__BB0_85:
	st.local.f32 	[%rd5+80], %f1096;
	ld.local.v4.f32 	{%f814, %f815, %f816, %f817}, [%rd5+100];
	ld.local.v4.f32 	{%f821, %f822, %f823, %f824}, [%rd5+68];
	fma.rn.ftz.f32 	%f828, %f1096, %f815, %f822;
	fma.rn.ftz.f32 	%f829, %f1096, %f814, %f821;
	st.local.v2.f32 	[%rd5+68], {%f829, %f828};
	fma.rn.ftz.f32 	%f830, %f1096, %f816, %f823;
	st.local.f32 	[%rd5+76], %f830;
	setp.lt.u32 	%p68, %r163, %r8;
	@%p68 bra 	$L__BB0_88;

	ld.local.v4.f32 	{%f831, %f832, %f833, %f834}, [%rd5+-28];
	add.ftz.f32 	%f838, %f765, %f832;
	add.ftz.f32 	%f839, %f764, %f831;
	st.local.v2.f32 	[%rd5+-28], {%f839, %f838};
	add.ftz.f32 	%f840, %f206, %f833;
	st.local.f32 	[%rd5+-20], %f840;

$L__BB0_88:
	ld.local.v4.f32 	{%f841, %f842, %f843, %f844}, [%rd5+36];
	add.ftz.f32 	%f848, %f841, 0f38D1B717;
	add.ftz.f32 	%f849, %f842, 0f38D1B717;
	add.ftz.f32 	%f850, %f843, 0f38D1B717;
	neg.ftz.f32 	%f851, %f1096;
	div.approx.ftz.f32 	%f852, %f851, %f848;
	div.approx.ftz.f32 	%f853, %f851, %f849;
	div.approx.ftz.f32 	%f854, %f851, %f850;
	mul.ftz.f32 	%f855, %f852, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f234, %f855;
	mul.ftz.f32 	%f856, %f853, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f235, %f856;
	mul.ftz.f32 	%f857, %f854, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f236, %f857;
	mul.ftz.f32 	%f1097, %f1097, %f234;
	mul.ftz.f32 	%f1098, %f1098, %f235;
	mul.ftz.f32 	%f1099, %f1099, %f236;
	and.b32  	%r736, %r168, 16777216;
	setp.eq.s32 	%p69, %r736, 0;
	@%p69 bra 	$L__BB0_91;

	ld.local.v4.f32 	{%f858, %f859, %f860, %f861}, [%rd5+-12];
	mul.ftz.f32 	%f865, %f235, %f859;
	mul.ftz.f32 	%f866, %f234, %f858;
	st.local.v2.f32 	[%rd5+-12], {%f866, %f865};
	mul.ftz.f32 	%f867, %f236, %f860;
	st.local.f32 	[%rd5+-4], %f867;
	@%p67 bra 	$L__BB0_91;

	and.b32  	%r783, %r168, -822083585;
	st.local.u32 	[%rd5+-16], %r783;

$L__BB0_91:
	ld.local.v4.f32 	{%f868, %f869, %f870, %f871}, [%rd5+-28];
	fma.rn.ftz.f32 	%f1083, %f1097, %f868, %f1083;
	fma.rn.ftz.f32 	%f1084, %f1098, %f869, %f1084;
	fma.rn.ftz.f32 	%f1085, %f1099, %f870, %f1085;
	ld.local.f32 	%f875, [%rd5+32];
	setp.le.ftz.f32 	%p71, %f875, 0f00000000;
	setp.lt.s32 	%p72, %r783, 0;
	or.pred  	%p73, %p72, %p71;
	@%p73 bra 	$L__BB0_102;

	ld.local.v4.f32 	{%f876, %f877, %f878, %f879}, [%rd5+20];
	setp.eq.ftz.f32 	%p74, %f876, 0f00000000;
	setp.eq.ftz.f32 	%p75, %f877, 0f00000000;
	setp.eq.ftz.f32 	%p76, %f878, 0f00000000;
	and.pred  	%p77, %p74, %p75;
	and.pred  	%p78, %p76, %p77;
	@%p78 bra 	$L__BB0_102;

	mul.ftz.f32 	%f1097, %f1097, %f876;
	mul.ftz.f32 	%f1098, %f1098, %f877;
	mul.ftz.f32 	%f1099, %f1099, %f878;
	setp.ge.u32 	%p79, %r125, %r163;
	@%p79 bra 	$L__BB0_96;

	max.ftz.f32 	%f880, %f1097, %f1098;
	max.ftz.f32 	%f252, %f880, %f1099;
	ld.local.u32 	%r737, [%rd5];
	mad.lo.s32 	%r738, %r737, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r738;
	and.b32  	%r739, %r738, 16777215;
	cvt.rn.f32.u32 	%f881, %r739;
	div.approx.ftz.f32 	%f883, %f881, %f333;
	setp.lt.ftz.f32 	%p80, %f252, %f883;
	@%p80 bra 	$L__BB0_102;

	rcp.approx.ftz.f32 	%f884, %f252;
	mul.ftz.f32 	%f1097, %f1097, %f884;
	mul.ftz.f32 	%f1098, %f1098, %f884;
	mul.ftz.f32 	%f1099, %f1099, %f884;

$L__BB0_96:
	and.b32  	%r740, %r783, 288;
	setp.ne.s32 	%p81, %r740, 256;
	@%p81 bra 	$L__BB0_100;

	and.b32  	%r741, %r783, 16;
	setp.eq.s32 	%p82, %r741, 0;
	@%p82 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_98;

$L__BB0_99:
	add.s32 	%r751, %r790, -1;
	max.s32 	%r790, %r751, -1;
	bra.uni 	$L__BB0_100;

$L__BB0_98:
	add.s32 	%r742, %r790, 1;
	min.s32 	%r790, %r742, 3;
	mul.wide.s32 	%rd57, %r790, 16;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.v4.u32 	{%r743, %r744, %r745, %r746}, [%rd5+116];
	st.local.v4.u32 	[%rd58], {%r743, %r744, %r745, %r746};
	ld.local.v4.f32 	{%f885, %f886, %f887, %f888}, [%rd5+52];
	add.s64 	%rd59, %rd2, %rd57;
	st.local.v4.f32 	[%rd59], {%f885, %f886, %f887, %f888};
	ld.local.f32 	%f893, [%rd5+48];
	mul.wide.s32 	%rd60, %r790, 4;
	add.s64 	%rd61, %rd3, %rd60;
	st.local.f32 	[%rd61], %f893;

$L__BB0_100:
	setp.ge.u32 	%p83, %r163, %r8;
	@%p83 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_101;

$L__BB0_102:
	ld.local.f32 	%f1109, [%rd5+96];
	setp.eq.ftz.f32 	%p84, %f1078, %f1079;
	@%p84 bra 	$L__BB0_104;

	mul.ftz.f32 	%f1109, %f1109, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1109;

$L__BB0_104:
	add.ftz.f32 	%f898, %f1078, %f1079;
	add.ftz.f32 	%f899, %f898, %f1109;
	rcp.approx.ftz.f32 	%f900, %f899;
	mul.ftz.f32 	%f901, %f1052, %f1079;
	fma.rn.ftz.f32 	%f902, %f1026, %f1078, %f901;
	mul.ftz.f32 	%f903, %f1053, %f1079;
	fma.rn.ftz.f32 	%f904, %f1027, %f1078, %f903;
	mul.ftz.f32 	%f905, %f1054, %f1079;
	fma.rn.ftz.f32 	%f906, %f1028, %f1078, %f905;
	fma.rn.ftz.f32 	%f907, %f1083, %f1109, %f902;
	fma.rn.ftz.f32 	%f908, %f1084, %f1109, %f904;
	fma.rn.ftz.f32 	%f909, %f1085, %f1109, %f906;
	mul.ftz.f32 	%f1026, %f900, %f907;
	mul.ftz.f32 	%f1027, %f900, %f908;
	mul.ftz.f32 	%f1028, %f900, %f909;
	mul.ftz.f32 	%f910, %f749, %f1079;
	fma.rn.ftz.f32 	%f911, %f1118, %f1078, %f910;
	mul.ftz.f32 	%f912, %f750, %f1079;
	fma.rn.ftz.f32 	%f913, %f1117, %f1078, %f912;
	mul.ftz.f32 	%f914, %f751, %f1079;
	fma.rn.ftz.f32 	%f915, %f1116, %f1078, %f914;
	ld.local.v4.f32 	{%f916, %f917, %f918, %f919}, [%rd5+-12];
	fma.rn.ftz.f32 	%f923, %f1109, %f916, %f911;
	fma.rn.ftz.f32 	%f924, %f1109, %f917, %f913;
	fma.rn.ftz.f32 	%f925, %f1109, %f918, %f915;
	mul.ftz.f32 	%f1118, %f900, %f923;
	mul.ftz.f32 	%f1117, %f900, %f924;
	mul.ftz.f32 	%f1116, %f900, %f925;
	mul.ftz.f32 	%f926, %f753, %f1079;
	fma.rn.ftz.f32 	%f927, %f1121, %f1078, %f926;
	mul.ftz.f32 	%f928, %f754, %f1079;
	fma.rn.ftz.f32 	%f929, %f1120, %f1078, %f928;
	mul.ftz.f32 	%f930, %f755, %f1079;
	fma.rn.ftz.f32 	%f931, %f1119, %f1078, %f930;
	ld.local.v4.f32 	{%f932, %f933, %f934, %f935}, [%rd5+4];
	fma.rn.ftz.f32 	%f939, %f1109, %f932, %f927;
	fma.rn.ftz.f32 	%f940, %f1109, %f933, %f929;
	fma.rn.ftz.f32 	%f941, %f1109, %f934, %f931;
	mul.ftz.f32 	%f1121, %f900, %f939;
	mul.ftz.f32 	%f1120, %f900, %f940;
	mul.ftz.f32 	%f1119, %f900, %f941;
	mul.ftz.f32 	%f1095, %f1095, 0f3EAAAAAB;
	mul.ftz.f32 	%f1094, %f1094, 0f3EAAAAAB;
	mul.ftz.f32 	%f1093, %f1093, 0f3EAAAAAB;

$L__BB0_105:
	cvt.u64.u32 	%rd78, %r181;
	mul.ftz.f32 	%f946, %f1121, %f1121;
	fma.rn.ftz.f32 	%f947, %f1120, %f1120, %f946;
	fma.rn.ftz.f32 	%f948, %f1119, %f1119, %f947;
	rsqrt.approx.ftz.f32 	%f949, %f948;
	mul.ftz.f32 	%f296, %f1121, %f949;
	mul.ftz.f32 	%f297, %f1120, %f949;
	mul.ftz.f32 	%f298, %f1119, %f949;
	ld.const.u32 	%r180, [params];
	setp.eq.s32 	%p85, %r180, 0;
	ld.const.u64 	%rd62, [params+24];
	cvta.to.global.u64 	%rd63, %rd62;
	shl.b64 	%rd64, %rd78, 4;
	add.s64 	%rd12, %rd63, %rd64;
	mov.f32 	%f1122, 0f00000000;
	mov.f32 	%f1123, %f1122;
	mov.f32 	%f1124, %f1122;
	mov.f32 	%f1125, %f1122;
	@%p85 bra 	$L__BB0_107;

	ld.global.v4.f32 	{%f1122, %f1123, %f1124, %f1125}, [%rd12];

$L__BB0_107:
	abs.ftz.f32 	%f954, %f1026;
	abs.ftz.f32 	%f955, %f1027;
	abs.ftz.f32 	%f956, %f1028;
	setp.eq.ftz.f32 	%p86, %f956, 0f7F800000;
	setp.eq.ftz.f32 	%p87, %f955, 0f7F800000;
	setp.eq.ftz.f32 	%p88, %f954, 0f7F800000;
	setp.gtu.ftz.f32 	%p89, %f956, 0f7F800000;
	setp.gtu.ftz.f32 	%p90, %f955, 0f7F800000;
	setp.gtu.ftz.f32 	%p91, %f954, 0f7F800000;
	or.pred  	%p92, %p91, %p90;
	or.pred  	%p93, %p92, %p89;
	or.pred  	%p94, %p93, %p88;
	or.pred  	%p95, %p94, %p87;
	or.pred  	%p96, %p95, %p86;
	selp.f32 	%f957, 0f00000000, %f1026, %p96;
	selp.f32 	%f958, 0f00000000, %f1027, %p96;
	selp.f32 	%f959, 0f00000000, %f1028, %p96;
	selp.f32 	%f960, 0f00000000, 0f3F800000, %p96;
	add.ftz.f32 	%f961, %f960, %f1125;
	add.ftz.f32 	%f962, %f959, %f1124;
	add.ftz.f32 	%f963, %f958, %f1123;
	add.ftz.f32 	%f964, %f957, %f1122;
	st.global.v4.f32 	[%rd12], {%f964, %f963, %f962, %f961};
	ld.const.u64 	%rd13, [params+32];
	setp.eq.s64 	%p97, %rd13, 0;
	@%p97 bra 	$L__BB0_111;

	cvta.to.global.u64 	%rd65, %rd13;
	add.s64 	%rd14, %rd65, %rd64;
	mov.f32 	%f1126, 0f00000000;
	mov.f32 	%f1127, %f1126;
	mov.f32 	%f1128, %f1126;
	mov.f32 	%f1129, %f1126;
	@%p85 bra 	$L__BB0_110;

	ld.global.v4.f32 	{%f1126, %f1127, %f1128, %f972}, [%rd14];
	add.ftz.f32 	%f1129, %f972, 0f00000000;

$L__BB0_110:
	abs.ftz.f32 	%f974, %f1118;
	abs.ftz.f32 	%f975, %f1117;
	abs.ftz.f32 	%f976, %f1116;
	setp.eq.ftz.f32 	%p99, %f976, 0f7F800000;
	setp.eq.ftz.f32 	%p100, %f975, 0f7F800000;
	setp.eq.ftz.f32 	%p101, %f974, 0f7F800000;
	setp.gtu.ftz.f32 	%p102, %f976, 0f7F800000;
	setp.gtu.ftz.f32 	%p103, %f975, 0f7F800000;
	setp.gtu.ftz.f32 	%p104, %f974, 0f7F800000;
	or.pred  	%p105, %p104, %p103;
	or.pred  	%p106, %p105, %p102;
	or.pred  	%p107, %p106, %p101;
	or.pred  	%p108, %p107, %p100;
	or.pred  	%p109, %p108, %p99;
	selp.f32 	%f977, 0f00000000, %f1118, %p109;
	selp.f32 	%f978, 0f00000000, %f1117, %p109;
	selp.f32 	%f979, 0f00000000, %f1116, %p109;
	add.ftz.f32 	%f980, %f979, %f1128;
	add.ftz.f32 	%f981, %f978, %f1127;
	add.ftz.f32 	%f982, %f977, %f1126;
	st.global.v4.f32 	[%rd14], {%f982, %f981, %f980, %f1129};

$L__BB0_111:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p110, %rd15, 0;
	@%p110 bra 	$L__BB0_115;

	cvta.to.global.u64 	%rd67, %rd15;
	add.s64 	%rd16, %rd67, %rd64;
	mov.f32 	%f1130, 0f00000000;
	mov.f32 	%f1131, %f1130;
	mov.f32 	%f1132, %f1130;
	mov.f32 	%f1133, %f1130;
	@%p85 bra 	$L__BB0_114;

	ld.global.v4.f32 	{%f1130, %f1131, %f1132, %f990}, [%rd16];
	add.ftz.f32 	%f1133, %f990, 0f00000000;

$L__BB0_114:
	abs.ftz.f32 	%f992, %f296;
	abs.ftz.f32 	%f993, %f297;
	abs.ftz.f32 	%f994, %f298;
	setp.eq.ftz.f32 	%p112, %f994, 0f7F800000;
	setp.eq.ftz.f32 	%p113, %f993, 0f7F800000;
	setp.eq.ftz.f32 	%p114, %f992, 0f7F800000;
	setp.gtu.ftz.f32 	%p115, %f994, 0f7F800000;
	setp.gtu.ftz.f32 	%p116, %f993, 0f7F800000;
	setp.gtu.ftz.f32 	%p117, %f992, 0f7F800000;
	or.pred  	%p118, %p117, %p116;
	or.pred  	%p119, %p118, %p115;
	or.pred  	%p120, %p119, %p114;
	or.pred  	%p121, %p120, %p113;
	or.pred  	%p122, %p121, %p112;
	selp.f32 	%f995, 0f00000000, %f296, %p122;
	selp.f32 	%f996, 0f00000000, %f297, %p122;
	selp.f32 	%f997, 0f00000000, %f298, %p122;
	add.ftz.f32 	%f998, %f997, %f1132;
	add.ftz.f32 	%f999, %f996, %f1131;
	add.ftz.f32 	%f1000, %f995, %f1130;
	st.global.v4.f32 	[%rd16], {%f1000, %f999, %f998, %f1133};

$L__BB0_115:
	ld.const.u32 	%r752, [params+4];
	setp.eq.s32 	%p123, %r752, 0;
	@%p123 bra 	$L__BB0_117;

	not.b32 	%r753, %r187;
	add.s32 	%r754, %r185, %r753;
	mad.lo.s32 	%r755, %r754, %r184, %r186;
	sub.ftz.f32 	%f1001, %f1095, %f390;
	sub.ftz.f32 	%f1002, %f1094, %f391;
	mul.ftz.f32 	%f1003, %f1002, %f1002;
	fma.rn.ftz.f32 	%f1004, %f1001, %f1001, %f1003;
	mov.b32 	%r756, %f392;
	mov.b64 	%rd69, {%r756, %r757};
	cvt.u32.u64 	%r758, %rd69;
	mov.b32 	%f1005, %r758;
	sub.ftz.f32 	%f1006, %f1093, %f1005;
	fma.rn.ftz.f32 	%f1007, %f1006, %f1006, %f1004;
	sqrt.approx.ftz.f32 	%f1008, %f1007;
	mul.ftz.f32 	%f1009, %f37, %f369;
	neg.ftz.f32 	%f1010, %f1009;
	mul.ftz.f32 	%f1011, %f36, %f368;
	sub.ftz.f32 	%f1012, %f1010, %f1011;
	mul.ftz.f32 	%f1013, %f38, %f335;
	sub.ftz.f32 	%f1014, %f1012, %f1013;
	ld.const.u64 	%rd70, [params+48];
	cvta.to.global.u64 	%rd71, %rd70;
	mul.wide.u32 	%rd72, %r755, 16;
	add.s64 	%rd73, %rd71, %rd72;
	mul.ftz.f32 	%f1015, %f1008, %f1014;
	st.global.v4.f32 	[%rd73], {%f1095, %f1094, %f1093, %f1015};
	ld.const.u64 	%rd74, [params+56];
	cvta.to.global.u64 	%rd75, %rd74;
	mul.wide.u32 	%rd76, %r755, 8;
	add.s64 	%rd77, %rd75, %rd76;
	st.global.v2.u32 	[%rd77], {%r788, %r787};

$L__BB0_117:
	ret;

}

