// Seed: 650632115
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    output tri  id_2
);
  logic id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3,
    inout supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    output wire id_8,
    input tri id_9,
    input wand id_10,
    input wire id_11,
    input supply1 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input supply0 module_1,
    input tri id_16,
    output tri1 id_17
);
  assign id_17 = -1;
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4
  );
endmodule
