5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (nedge1.vcd) 2 -o (nedge1.cdd) 2 -v (nedge1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 nedge1.v 8 25 1 
2 1 12 12 12 1e001e 0 1 1000 0 0 1 1 b
2 2 12 12 12 16001e 0 28 1000 1 0 1 18 0 1 0 0 0 0
2 3 12 12 12 110011 0 1 1000 0 0 1 1 a
2 4 12 12 12 90011 0 28 1000 3 0 1 18 0 1 0 0 0 0
2 5 12 12 12 9001e 1 2b 1002 2 4 1 18 0 1 0 0 0 0
2 6 13 13 13 80008 0 1 1010 0 0 1 1 d
2 7 13 13 13 70008 0 1b 1020 6 0 1 18 0 1 0 0 0 0
2 8 13 13 13 20002 0 1 1400 0 0 1 1 c
2 9 13 13 13 20008 0 38 22 7 8
1 a 1 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 10 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 10 7000a 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 10 7000d 1 0 0 0 1 17 0 1 0 0 0 0
4 5 1 9 0 5
4 9 6 5 5 5
3 1 main.u$0 "main.u$0" 0 nedge1.v 15 23 1 
